1994

MCT/IGBTs/Diodes

HARRIS

DB 309

MCT/IGBTs/Diodes

1994

$5.00

HARRIS SEMICONDUCTOR

This MCT/IGBT/DIODES Databook represents the full line of these products made by Harris Semiconductor Discrete Power products for Commercial applications. For a complete listing of all Harris Semiconductor products, please refer to the Product Selection Guide (PSG-201.21; ordering information below).

For complete, current and detailed technical specifications on any Harris devices please contact the nearest Harris sales, representative or distributor office. Literature requests may also be directed to:

Harris Semiconductor Literature Department
P.O. Box 883, MS 53-204
Melbourne, FL 32902
Phone: 1-800-442-7747
Fax: 407-724-7240

See Section 11 for Information Available on AnswerFAX, 407-724-7800

U.S. HEADQUARTERS
Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321

EUROPEAN HEADQUARTERS
Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: 32 2 724 21 11

SOUTH ASIA
Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon Hong Kong
TEL: (852) 723-6339

NORTH ASIA
Harris K.K.
Kojimachi-Nakata Bldg. 4F
5-3-5 Kojimachi
Chiyoda-ku, Tokyo 102 Japan
TEL: (81) 3-3265-7571
TEL: (81) 3-3265-7572 (Sales)

See our specs in CAPS

Copyright © Harris Corporation 1994
(All Rights Reserved)
Printed in USA, 1/1994

MCT/IGBT/DIODES PRODUCTS

Harris Semiconductor is a pioneer in developing and producing Discrete Power products for the most demanding Commercial applications in this world and beyond.

This databook fully describes Harris Semiconductor's line of MOS Controlled Thyistors, Insulated Gate Bipolar Transistors (IGBTs) and Power Diodes/Rectifiers. It includes a complete set of datasheets for product specifications, application notes with design details for specific applications of Harris products, and a description of the Harris Quality and Reliability program. A New AnswerFAX section has been added to allow Users to request the latest datasheets and have them delivered immediately to your FAX machine. A detailed listing of product Packaging dimensions provides a wide variety of information at your fingertips.

Harris offers an extensive line of MCT/IGBT/DIODES components including; • MOS Controlled Thyristors • Insulated Gate Bipolar Transistors (IGBTs) • IGBTs with Anti-Parallel Diodes • Current Sensing IGBTs • Voltage Clamping IGBTs • Ultrafast Diodes • Hyperfast Diodes found in Sections 2 through 7.

It is our intention to provide you with the most up-to-date information on MCT/IGBT/DIODE Products. For complete, current and detailed technical specifications on any Harris devices please contact the nearest Harris sales, representative or distributor office, listed at the end of the databook; or direct literature requests to:

Harris Semiconductor Literature Department
P.O. Box 883, MS 53-204
Melbourne, FL 32902
Phone: 1-800-442-7747
Fax: 407-724-7240

See Section 11 for Information Available on AnswerFAX, 407-724-7800

Harris Semiconductor products are sold by description only. All specifications in this product guide are applicable only to packaged products; specifications for die are available upon request. Harris reserves the right to make changes in circuit design, specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that information in this publication is current before placing orders. Reference to products of other manufacturers are solely for convenience of comparison and do not imply total equivalency of design, performance, or otherwise.

MCT/IGBT/DIODES

FOR COMMERCIAL APPLICATIONS

General Information 1

* MOS Controlled Thyristors (MCTs) 2

* Insulated Gate Bipolar Transistors (IGBTs) 3

* General Purpose Diodes 4

* Ultrafast Single Diodes 5

* Ultrafast Dual Diodes 6

* Hyperfast Single and Dual Diodes 7

Application Notes 8

Harris Quality and Reliability 9

Packaging and Ordering Information 10

How to Use Harris AnswerFAX 11

Sales Offices 12

* Product Selection Guide located at the beginning of section.

TECHNICAL ASSISTANCE

For technical assistance on the Harris products listed in this databook, please contact the Field Applications Engineering staff available at one of the following Harris Sales Offices:

UNITED STATES		
CALIFORNIA	Calabasas	818-878-7950
	Costa Mesa	714-433-0600
	San Jose	408-985-7322
FLORIDA	Palm Bay	407-729-4984
GEORGIA	Duluth	404-476-2035
ILLINOIS	Schaumburg	708-240-3480
INDIANA	Carmel	317-843-5180
MASSACHUSETTS	Burlington	617-221-1850
NEW JERSEY	Voorhees	609-751-3425
NEW YORK	Hauppauge	516-342-0291
	Wappingers Falls	914-298-1920
TEXAS	Dallas	214-733-0800

INTERNATIONAL		
FRANCE	Paris	33-1-346-54046
GERMANY	Munich	49-89-63813-0
HONG KONG	Kowloon	852-723-6339
ITALY	Milano	39-2-262-0761
JAPAN	Tokyo	81-3-3265-7571
KOREA	Seoul	82-2-551-0931
SINGAPORE	Singapore	65-291-0203
TAIWAN	Taipei	886-2-716-9310
UNITED KINGDOM	Camberley	44-2-766-86886

For literature requests, please contact Harris at 1-800-442-7747 (1-800-4HARRIS) or call Harris AnswerFAX for immediate fax service at 407-724-7800

MCT/IGBT/DIODES 1

GENERAL INFORMATION

ALPHA NUMERIC PRODUCT INDEX

		PAGE
1N4245	1A, 200V - 1000V Diodes	4-3
1N4246	1A, 200V - 1000V Diodes	4-3
1N4247	1A, 200V - 1000V Diodes	4-3
1N4248	1A, 200V - 1000V Diodes	4-3
1N4249	1A, 200V - 1000V Diodes	4-3
1N5059	1A, 200V - 800V Diodes	4-6
1N5060	1A, 200V - 800V Diodes	4-6
1N5061	1A, 200V - 800V Diodes	4-6
1N5062	1A, 200V - 800V Diodes	4-6
1N5624	3A, 200V - 800V Diodes	4-9
1N5625	3A, 200V - 800V Diodes	4-9
1N5626	3A, 200V - 800V Diodes	4-9
1N5627	3A, 200V - 800V Diodes	4-9
2N6975	5A, 400V and 500V N-Channel IGBTs	3-69
2N6976	5A, 400V and 500V N-Channel IGBTs	3-69
2N6977	5A, 400V and 500V N-Channel IGBTs	3-69
2N6978	5A, 400V and 500V N-Channel IGBTs	3-69
A14A	1A, 50V - 1000V Diodes	4-12
A14C	1A, 50V - 1000V Diodes	4-12
A14E	1A, 50V - 1000V Diodes	4-12
A14F	1A, 50V - 1000V Diodes	4-12
A14P	1A, 50V - 1000V Diodes	4-12
A15A	3A, 50V - 100V Diodes	4-15
A15F	3A, 50V - 100V Diodes	4-15
A114 Series	1A, 50V - 600V Diodes	4-18
A115 Series	3A, 50V - 600V Diodes	4-21
A214 Series	2A, 50V - 200V Ultrafast Diodes	5-5

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
A315 Series	3A, 50V - 200V Ultrafast Diodes	5-8
BYW51-100	8A, 100V - 200V Ultrafast Dual Diodes	6-5
BYW51-150	8A, 100V - 200V Ultrafast Dual Diodes	6-5
BYW51-200	8A, 100V - 200V Ultrafast Dual Diodes	6-5
DB1 Series	1A, 50V - 1000V Single-Phase Full-Wave Bridge Rectifiers	4-24
GE1001	1A, 50V - 200V Ultrafast Diodes	5-11
GE1002	1A, 50V - 200V Ultrafast Diodes	5-11
GE1003	1A, 50V - 200V Ultrafast Diodes	5-11
GE1004	1A, 50V - 200V Ultrafast Diodes	5-11
GE1101	2.5A, 50V - 200V Ultrafast Diodes	5-14
GE1102	2.5A, 50V - 200V Ultrafast Diodes	5-14
GE1103	2.5A, 50V - 200V Ultrafast Diodes	5-14
GE1104	2.5A, 50V - 200V Ultrafast Diodes	5-14
GE1301	6A, 50V - 200V Ultrafast Diodes	5-17
GE1302	6A, 50V - 200V Ultrafast Diodes	5-17
GE1303	6A, 50V - 200V Ultrafast Diodes	5-17
GE1304	6A, 50V - 200V Ultrafast Diodes	5-17
GER4001	1A, 50V - 1000V Diodes	4-27
GER4002	1A, 50V - 1000V Diodes	4-27
GER4003	1A, 50V - 1000V Diodes	4-27
GER4004	1A, 50V - 1000V Diodes	4-27
GER4005	1A, 50V - 1000V Diodes	4-27
GER4006	1A, 50V - 1000V Diodes	4-27
GER4007	1A, 50V - 1000V Diodes	4-27
HGTA32N60E2	32A, 600V N-Channel IGBT	3-56
HGTB12N60D1C	12A, 600V Current Sensing N-Channel IGBT	3-73
HGTD6N40E1	6A, 400V and 500V N-Channel IGBTs	3-7
HGTD6N40E1S	6A, 400V and 500V N-Channel IGBTs	3-7
HGTD6N50E1	6A, 400V and 500V N-Channel IGBTs	3-7
HGTD6N50E1S	6A, 400V and 500V N-Channel IGBTs	3-7
HGTD10N40F1	10A, 400V and 500V N-Channel IGBTs	3-11
HGTD10N40F1S	10A, 400V and 500V N-Channel IGBTs	3-11
HGTD10N50F1	10A, 400V and 500V N-Channel IGBTs	3-11
HGTD10N50F1S	10A, 400V and 500V N-Channel IGBTs	3-11
HGTG12N60D1D	12A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-102
HGTG20N50C1D	20A, 500V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-106

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
HGTG20N100D2	20A, 1000V N-Channel IGBT	3-33
HGTG20N120E2	34A, 1200V N-Channel IGBT	3-38
HGTG24N60D1	24A, 600V N-Channel IGBT	3-43
HGTG24N60D1D	24A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-116
HGTG30N120D2	30A, 1200V N-Channel IGBT	3-51
HGTG32N60E2	32A, 600V N-Channel IGBT	3-60
HGTG34N100E2	34A, 1000V N-Channel IGBT	3-64
HGTH12N40C1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTH12N40C1D	12A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-97
HGTH12N40E1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTH12N40E1D	12A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-97
HGTH12N50C1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTH12N50C1D	12A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-97
HGTH12N50E1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTH12N50E1D	12A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-97
HGTH20N40C1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTH20N40C1D	20A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-111
HGTH20N40E1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTH20N40E1D	20A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-111
HGTH20N50C1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTH20N50C1D	20A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-111
HGTH20N50E1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTH20N50E1D	20A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-111
HGTM12N40C1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTM12N40E1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTM12N50C1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTM12N50E1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTM12N60D1	12A, 600V N-Channel IGBT	3-20
HGTM20N40C1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTM20N40E1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTM20N50C1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTM20N50E1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTM24N60D1	24A, 600V N-Channel IGBT	3-47
HGTP6N40E1D	6A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-82
HGTP6N50E1D	6A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-82
HGTP10N40C1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
HGTP10N40C1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-87
HGTP10N40E1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTP10N40E1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-87
HGTP10N40F1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-92
HGTP10N50C1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTP10N50C1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-87
HGTP10N50E1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTP10N50E1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-87
HGTP10N50F1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-92
HGTP12N60D1	12A, 600V N-Channel IGBT	3-24
HGTP14N40F3VL	14A, 400V N-Channel, Voltage Clamping IGBT	3-77
HGTP15N40C1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTP15N40E1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTP15N50C1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTP15N50E1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
MCTA65P100F1	65A, 1000V P-Type MOS Controlled Thyristor (MCT)	2-8
MCTA75P60E1	75A, 600V P-Type MOS Controlled Thyristor (MCT)	2-13
MCTG35P60F1	35A, 600V P-Type MOS Controlled Thyristor (MCT)	2-3
MCTV65P100F1	65A, 1000V P-Type MOS Controlled Thyristor (MCT)	2-8
MCTV75P60E1	75A, 600V P-Type MOS Controlled Thyristor (MCT)	2-13
MUR810	8A, 100V - 200V Ultrafast Diodes	5-28
MUR815	8A, 100V - 200V Ultrafast Diodes	5-28
MUR820	8A, 100V - 200V Ultrafast Diodes	5-28
MUR840	8A, 400V - 600V Ultrafast Diodes	5-30
MUR850	8A, 400V - 600V Ultrafast Diodes	5-30
MUR860	8A, 400V - 600V Ultrafast Diodes	5-30
MUR870E	8A, 700V - 1000V Ultrafast Diodes	5-33
MUR880E	8A, 700V - 1000V Ultrafast Diodes	5-33
MUR890E	8A, 700V - 1000V Ultrafast Diodes	5-33
MUR1510	15A, 100V - 200V Ultrafast Diodes	5-36
MUR1515	15A, 100V - 200V Ultrafast Diodes	5-36
MUR1520	15A, 100V - 200V Ultrafast Diodes	5-36
MUR1540	15A, 400V - 600V Ultrafast Diodes	5-39
MUR1550	15A, 400V - 600V Ultrafast Diodes	5-39
MUR1560	15A, 400V - 600V Ultrafast Diodes	5-39

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
MUR1610CT	16A, 100V - 200V Ultrafast Dual Diodes	6-34
MUR1615CT	16A, 100V - 200V Ultrafast Dual Diodes	6-34
MUR1620CT	16A, 100V - 200V Ultrafast Dual Diodes	6-34
MUR3010PT	15A, 100V - 200V Ultrafast Dual Diodes	6-39
MUR3015PT	15A, 100V - 200V Ultrafast Dual Diodes	6-39
MUR3020PT	15A, 100V - 200V Ultrafast Dual Diodes	6-39
MUR3040PT	15A, 400V - 600V Ultrafast Dual Diodes	6-42
MUR3050PT	15A, 400V - 600V Ultrafast Dual Diodes	6-42
MUR3060PT	15A, 400V - 600V Ultrafast Dual Diodes	6-42
MUR8100E	8A, 700V - 1000V Ultrafast Diodes	5-33
RHRD440	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD440S	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD450	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD450S	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD460	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD460S	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD4120	4A, 1200V Hyperfast Diodes	7-9
RHRD4120S	4A, 1200V Hyperfast Diodes	7-9
RHRG30120	30A, 1200V Hyperfast Diode	7-13
RHRG30120CC	30A, 1200V Hyperfast Dual Diode	7-40
RHRG5070	50A, 700V - 1000V Hyperfast Diodes	7-19
RHRG5080	50A, 700V - 1000V Hyperfast Diodes	7-19
RHRG5090	50A, 700V - 1000V Hyperfast Diodes	7-19
RHRG50100	50A, 700V - 1000V Hyperfast Diodes	7-19
RHRG75120	75A, 1200V Hyperfast Diode	7-22
RHRP30120	30A, 1200V Hyperfast Diode	7-16
RHRU10040	100A, 400V - 600V Hyperfast Diodes	7-28
RHRU10050	100A, 400V - 600V Hyperfast Diodes	7-28
RHRU10060	100A, 400V - 600V Hyperfast Diodes	7-28
RHRU100120	100A, 1200V Hyperfast Diode	7-31
RHRU15040	150A, 400V - 600V Hyperfast Diodes	7-34
RHRU15050	150A, 400V - 600V Hyperfast Diodes	7-34
RHRU15060	150A, 400V - 600V Hyperfast Diodes	7-34
RHRU15090	150A, 900V - 1000V Hyperfast Diodes	7-37
RHRU150100	150A, 900V - 1000V Hyperfast Diodes	7-37

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RHRU75120	75A, 1200V Hyperfast Diode	7-25
RURD410	4A, 100V - 200V Ultrafast Diodes	5-20
RURD410S	4A, 100V - 200V Ultrafast Diodes	5-20
RURD415	4A, 100V - 200V Ultrafast Diodes	5-20
RURD415S	4A, 100V - 200V Ultrafast Diodes	5-20
RURD420	4A, 100V - 200V Ultrafast Diodes	5-20
RURD420S	4A, 100V - 200V Ultrafast Diodes	5-20
RURD440	4A, 400V - 600V Ultrafast Diodes	5-24
RURD440S	4A, 400V - 600V Ultrafast Diodes	5-24
RURD450	4A, 400V - 600V Ultrafast Diodes	5-24
RURD450S	4A, 400V - 600V Ultrafast Diodes	5-24
RURD460	4A, 400V - 600V Ultrafast Diodes	5-24
RURD460S	4A, 400V - 600V Ultrafast Diodes	5-24
RURG1510CC	15A, 100V - 200V Ultrafast Dual Diodes	6-10
RURG1515CC	15A, 100V - 200V Ultrafast Dual Diodes	6-10
RURG1520CC	15A, 100V - 200V Ultrafast Dual Diodes	6-10
RURG1540CC	15A, 400V - 600V Ultrafast Dual Diodes	6-13
RURG1550CC	15A, 400V - 600V Ultrafast Dual Diodes	6-13
RURG1560CC	15A, 400V - 600V Ultrafast Dual Diodes	6-13
RURG1570CC	15A, 700V -1000V Dual Ultrafast Diodes	6-16
RURG1580CC	15A, 700V -1000V Dual Ultrafast Diodes	6-16
RURG1590CC	15A, 700V -1000V Dual Ultrafast Diodes	6-16
RURG15100CC	15A, 700V -1000V Dual Ultrafast Diodes	6-16
RURG3010	30A, 100V - 200V Ultrafast Diodes	5-57
RURG3010CC	30A, 100V - 200V Ultrafast Dual Diodes	6-19
RURG3015	30A, 100V - 200V Ultrafast Diodes	5-57
RURG3015CC	30A, 100V - 200V Ultrafast Dual Diodes	6-19
RURG3020	30A, 100V - 200V Ultrafast Diodes	5-57
RURG3020CC	30A, 100V - 200V Ultrafast Dual Diodes	6-19
RURG3040	30A, 400V - 600V Ultrafast Diodes	5-60
RURG3040CC	30A, 400V - 600V Ultrafast Dual Diodes	6-22
RURG3050	30A, 400V - 600V Ultrafast Diodes	5-60
RURG3050CC	30A, 400V - 600V Ultrafast Dual Diodes	6-22
RURG3060	30A, 400V - 600V Ultrafast Diodes	5-60
RURG3060CC	30A, 400V - 600V Ultrafast Dual Diodes	6-22
RURG3070	30A, 700V - 1000V Ultrafast Diodes	5-63

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RURG3070CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-25
RURG3080	30A, 700V - 1000V Ultrafast Diodes	5-63
RURG3080CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-25
RURG3090	30A, 700V - 1000V Ultrafast Diodes	5-63
RURG3090CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-25
RURG30100	30A, 700V - 1000V Ultrafast Diodes	5-63
RURG30100CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-25
RURG30120	30A, 1200V Ultrafast Diodes	5-66
RURG30120CC	30A, 1200V Ultrafast Dual Diodes	6-28
RURG5040	50A, 400V - 600V Ultrafast Diodes	5-69
RURG5050	50A, 400V - 600V Ultrafast Diodes	5-69
RURG5060	50A, 400V - 600V Ultrafast Diodes	5-69
RURG5070	50A, 700V - 1000V Ultrafast Diodes	5-72
RURG5080	50A, 700V - 1000V Ultrafast Diodes	5-72
RURG5090	50A, 700V - 1000V Ultrafast Diodes	5-72
RURG50100	50A, 700V - 1000V Ultrafast Diodes	5-72
RURG75120	75A, 1200V Ultrafast Diode	5-75
RURG8040	80A, 400V - 600V Ultrafast Diodes	5-78
RURG8050	80A, 400V - 600V Ultrafast Diodes	5-78
RURG8060	80A, 400V - 600V Ultrafast Diodes	5-78
RURG8070	80A, 700V - 1000V Ultrafast Diodes	5-81
RURG8080	80A, 700V - 1000V Ultrafast Diodes	5-81
RURG8090	80A, 700V - 1000V Ultrafast Diodes	5-81
RURG80100	80A, 700V - 1000V Ultrafast Diodes	5-81
RURH1510CC	15A, 100V - 200V Ultrafast Dual Diodes	6-39
RURH1515CC	15A, 100V - 200V Ultrafast Dual Diodes	6-39
RURH1520CC	15A, 100V - 200V Ultrafast Dual Diodes	6-39
RURH1540CC	15A, 400V - 600V Ultrafast Dual Diodes	6-42
RURH1550CC	15A, 400V - 600V Ultrafast Dual Diodes	6-42
RURH1560CC	15A, 400V - 600V Ultrafast Dual Diodes	6-42
RURH1570CC	15A, 700V - 1000V Ultrafast Dual Diodes	6-31
RURH1580CC	15A, 700V - 1000V Ultrafast Dual Diodes	6-31
RURH1590CC	15A, 700V - 1000V Ultrafast Dual Diodes	6-31
RURH15100CC	15A, 700V - 1000V Ultrafast Dual Diodes	6-31
RURH3010CC	30A, 100V - 200V Ultrafast Dual Diodes	6-45
RURH3015CC	30A, 100V - 200V Ultrafast Dual Diodes	6-45

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RURH3020CC	30A, 100V - 200V Ultrafast Dual Diodes	6-45
RURH3040CC	30A, 400V - 600V Ultrafast Dual Diodes	6-48
RURH3050CC	30A, 400V - 600V Ultrafast Dual Diodes	6-48
RURH3060CC	30A, 400V - 600V Ultrafast Dual Diodes	6-48
RURH3070CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-51
RURH3080CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-51
RURH3090CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-51
RURH30100CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-51
RURM1610CC	16A ,100V - 200V Ultrafast Dual Diodes	6-54
RURM1615CC	16A ,100V - 200V Ultrafast Dual Diodes	6-54
RURM1620CC	16A ,100V - 200V Ultrafast Dual Diodes	6-54
RURP810	8A, 100V - 200V Ultrafast Diodes	5-28
RURP810CC	8A, 100V - 200V Ultrafast Dual Diodes	6-8
RURP815	8A, 100V - 200V Ultrafast Diodes	5-28
RURP815CC	8A, 100V - 200V Ultrafast Dual Diodes	6-8
RURP820	8A, 100V - 200V Ultrafast Diodes	5-28
RURP820CC	8A, 100V - 200V Ultrafast Dual Diodes	6-8
RURP840	8A, 400V - 600V Ultrafast Diodes	5-30
RURP850	8A, 400V - 600V Ultrafast Diodes	5-30
RURP860	8A, 400V - 600V Ultrafast Diodes	5-30
RURP870	8A, 700V - 1000V Ultrafast Diodes	5-33
RURP880	8A, 700V - 1000V Ultrafast Diodes	5-33
RURP890	8A, 700V - 1000V Ultrafast Diodes	5-33
RURP1510	15A, 100V - 200V Ultrafast Diodes	5-36
RURP1515	15A, 100V - 200V Ultrafast Diodes	5-36
RURP1520	15A, 100V - 200V Ultrafast Diodes	5-36
RURP1540	15A, 400V - 600V Ultrafast Diodes	5-39
RURP1550	15A, 400V - 600V Ultrafast Diodes	5-39
RURP1560	15A, 400V - 600V Ultrafast Diodes	5-39
RURP1570	15A, 700V - 1000V Ultrafast Diodes	5-42
RURP1580	15A, 700V - 1000V Ultrafast Diodes	5-42
RURP1590	15A, 700V - 1000V Ultrafast Diodes	5-42
RURP3010	30A, 100V - 200V Ultrafast Diodes	5-45
RURP3015	30A, 100V - 200V Ultrafast Diodes	5-45
RURP3020	30A, 100V - 200V Ultrafast Diodes	5-45
RURP3040	30A, 400V - 600V Ultrafast Diodes	5-48

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RURP3050	30A, 400V - 600V Ultrafast Diodes	5-48
RURP3060	30A, 400V - 600V Ultrafast Diodes	5-48
RURP3070	30A, 700V - 1000V Ultrafast Diodes	5-51
RURP3080	30A, 700V - 1000V Ultrafast Diodes	5-51
RURP3090	30A, 700V - 1000V Ultrafast Diodes	5-51
RURP8100	8A, 700V - 1000V Ultrafast Diodes	5-33
RURP15100	15A, 700V - 1000V Ultrafast Diodes	5-42
RURP30100	30A, 700V - 1000V Ultrafast Diodes	5-51
RURP30120	30A, 1200V Ultrafast Diode	5-54
RURU5040	50A, 400V - 600V Ultrafast Diodes	5-84
RURU5050	50A, 400V - 600V Ultrafast Diodes	5-84
RURU5060	50A, 400V - 600V Ultrafast Diodes	5-84
RURU5070	50A, 700V - 1000V Ultrafast Diodes	5-87
RURU5080	50A, 700V - 1000V Ultrafast Diodes	5-87
RURU5090	50A, 700V - 1000V Ultrafast Diodes	5-87
RURU8040	80A, 400V - 600V Ultrafast Diodes	5-93
RURU8050	80A, 400V - 600V Ultrafast Diodes	5-93
RURU8060	80A, 400V - 600V Ultrafast Diodes	5-93
RURU8070	80A, 700V - 1000V Ultrafast Diodes	5-96
RURU8080	80A, 700V - 1000V Ultrafast Diodes	5-96
RURU8090	80A, 700V - 1000V Ultrafast Diodes	5-96
RURU10040	100A, 400V - 600V Ultrafast Diodes	5-99
RURU10050	100A, 400V - 600V Ultrafast Diodes	5-99
RURU10060	100A, 400V - 600V Ultrafast Diodes	5-99
RURU15040	150A, 400V - 600V Ultrafast Diodes	5-105
RURU15050	150A, 400V - 600V Ultrafast Diodes	5-105
RURU15060	150A, 400V - 600V Ultrafast Diodes	5-105
RURU15070	150A, 700V - 1000V Ultrafast Diodes	5-108
RURU15080	150A, 700V - 1000V Ultrafast Diodes	5-108
RURU15090	150A, 700V - 1000V Ultrafast Diodes	5-108
RURU50100	50A, 700V - 1000V Ultrafast Diodes	5-87
RURU75120	75A, 1200V Ultrafast Diode	5-90
RURU80100	80A, 700V - 1000V Ultrafast Diodes	5-96
RURU100120	100A, 1200V Ultrafast Diode	5-102
RURU150100	150A, 700V - 1000V Ultrafast Diodes	5-108

PRODUCT INDEX BY FAMILY

		PAGE

GENERAL PURPOSE DIODES

1N4245, 1N4246, 1N4247, 1N4248, 1N4249	1A, 200V - 1000V Diodes	4-3
1N5059, 1N5060, 1N5061, 1N5062	1A, 200V - 800V Diodes	4-6
1N5624, 1N5625, 1N5626, 1N5627	3A, 200V - 800V Diodes	4-9
A14A, A14C, A14E, A14F, A14P	1A, 50V - 1000V Diodes	4-12
A15A, A15F	3A, 50V - 100V Diodes	4-15
A114 Series	1A, 50V - 600V Diodes	4-18
A115 Series	3A, 50V - 600V Diodes	4-21
DB1 Series	1A, 50V - 1000V Single-Phase Full-Wave Bridge Rectifiers	4-24
GER4001 thru GER4007	1A, 50V - 1000V Diodes	4-27

HYPERFAST SINGLE AND DUAL DIODES

RHRD440, RHRD450, RHRD460, RHRD440S, RHRD450S, RHRD460S	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD4120, RHRD4120S	4A, 1200V Hyperfast Diodes	7-9
RHRG30120	30A, 1200V Hyperfast Diode	7-13
RHRP30120	30A, 1200V Hyperfast Diode	7-16
RHRG5070, RHRG5080, RHRG5090, RHRG50100	50A, 700V - 1000V Hyperfast Diodes	7-19
RHRG75120	75A, 1200V Hyperfast Diode	7-22
RHRU75120	75A, 1200V Hyperfast Diode	7-25
RHRU10040, RHRU10050, RHRU10060	100A, 400V - 600V Hyperfast Diodes	7-28
RHRU100120	100A, 1200V Hyperfast Diode	7-31
RHRU15040, RHRU15050, RHRU15060	150A, 400V - 600V Hyperfast Diodes	7-34
RHRU15090, RHRU150100	150A, 900V - 1000V Hyperfast Diodes	7-37
RHRG30120CC	30A, 1200V Hyperfast Dual Diode	7-40

PRODUCT INDEX BY FAMILY (Continued)

PAGE

INSULATED GATE BIPOLAR TRANSISTORS (IGBTs)

HGTD6N40E1, E1S, HGTD6N50E1, E1S	6A, 400V and 500V N-Channel IGBTs	3-7
HGTD10N40F1, F1S, HGTD10N50F1, F1S	10A, 400V and 500V N-Channel IGBTs	3-11
HGTH12N40C1, 40E1, 50C1, 50E1, HGTM12N40C1, 40E1, 50C1, 50E1, HGTP10N40C1, 40E1, 50C1, 50E1	10A, 12A, 400V and 500V N-Channel IGBTs	3-15
HGTM12N60D1	12A, 600V N-Channel IGBT	3-20
HGTP12N60D1	12A, 600V N-Channel IGBT	3-24
HGTH20N40C1, 40E1, 50C1, 50E1, HGTM20N40C1, 40E1, 50C1, 50E1, HGTP15N40C1, 40E1, 50C1, 50E1	15A, 20A, 400V and 500V N-Channel IGBTs	3-28
HGTG20N100D2	20A, 1000V N-Channel IGBT	3-33
HGTG20N120E2	34A, 1200V N-Channel IGBT	3-38
HGTG24N60D1	24A, 600V N-Channel IGBT	3-43
HGTM24N60D1	24A, 600V N-Channel IGBT	3-47
HGTG30N120D2	30A, 1200V N-Channel IGBT	3-51
HGTA32N60E2	32A, 600V N-Channel IGBT	3-56
HGTG32N60E2	32A, 600V N-Channel IGBT	3-60
HGTG34N100E2	34A, 1000V N-Channel IGBT	3-64
2N6975, 2N6976, 2N6977, 2N6978	5A, 400V and 500V N-Channel IGBTs	3-69
HGTB12N60D1C	12A, 600V Current Sensing N-Channel IGBT	3-73
HGTP14N40F3VL	14A, 400V N-Channel, Voltage Clamping IGBT	3-77
HGTP6N40E1D, HGTP6N50E1D	6A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-82
HGTP10N40C1D, E1D, HGTP10N50C1D, E1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-87
HGTP10N40F1D, HGTP10N50F1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-92
HGTH12N40C1D, E1D, HGTH12N50C1D, E1D	12A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-97

PRODUCT INDEX BY FAMILY (Continued)

		PAGE
HGTG12N60D1D	12A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-102
HGTG20N50C1D	20A, 500V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-106
HGTH20N40C1D, E1D, HGTH20N50C1D, E1D	20A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-111
HGTG24N60D1D	24A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-116

MOS CONTROLLED THYRISTORS (MCTs)

MCTG35P60F1	35A, 600V P-Type MOS Controlled Thyristor (MCT)	2-3
MCTV65P100F1, MCTA65P100F1	65A, 1000V P-Type MOS Controlled Thyristor (MCT)	2-8
MCTV75P60E1, MCTA75P60E1	75A, 600V P-Type MOS Controlled Thyristor (MCT)	2-13

ULTRAFAST DUAL DIODES

BYW51-100, BYW51-150, BYW51-200	8A, 100V - 200V Ultrafast Dual Diodes	6-5
RURP810CC, RURP815CC, RURP820CC	8A, 100V - 200V Ultrafast Dual Diodes	6-8
RURG1510CC, RURG1515CC, RURG1520CC	15A, 100V - 200V Ultrafast Dual Diodes	6-10
RURG1540CC, RURG1550CC, RURG1560CC	15A, 400V - 600V Ultrafast Dual Diodes	6-13
RURG1570CC, RURG1580CC, RURG1590CC, RURG15100CC	15A, 700V -1000V Dual Ultrafast Diodes	6-16
RURG3010CC, RURG3015CC, RURG3020CC	30A, 100V - 200V Ultrafast Dual Diodes	6-19
RURG3040CC, RURG3050CC, RURG3060CC	30A, 400V - 600V Ultrafast Dual Diodes	6-22
RURG3070CC, RURG3080CC, RURG3090CC, RURG30100CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-25
RURG30120CC	30A, 1200V Ultrafast Dual Diode	6-28
RURH1570CC, RURH1580CC, RURH1590CC, RURH15100CC	15A, 700V - 1000V Ultrafast Dual Diodes	6-31
MUR1610CT, MUR1615CT, MUR1620CT	16A, 100V - 200V Ultrafast Dual Diodes	6-34
MUR3010PT, RURH1510CC, MUR3015PT, RURH1515CC, MUR3020PT, RURH1520CC	15A, 100V - 200V Ultrafast Dual Diodes	6-39

		PAGE
MUR3040PT, RURH1540CC, MUR3050PT, RURH1550CC, MUR3060PT, RURH1560CC	15A, 400V - 600V Ultrafast Dual Diodes	6-42
RURH3010CC, RURH3015CC, RURH3020CC	30A, 100V - 200V Ultrafast Dual Diodes	6-45
RURH3040CC, RURH3050CC, RURH3060CC	30A, 400V - 600V Ultrafast Dual Diodes	6-48
RURH3070CC, RURH3080CC, RURH3090CC, RURH30100CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-51
RURM1610CC, RURM1615CC, RURM1620CC	16A ,100V - 200V Ultrafast Dual Diodes	6-54

ULTRAFAST SINGLE DIODES

A214 Series	2A, 50V - 200V Ultrafast Diodes	5-5
A315 Series	3A, 50V - 200V Ultrafast Diodes	5-8
GE1001, GE1002, GE1003, GE1004	1A, 50V - 200V Ultrafast Diodes	5-11
GE1101, GE1102, GE1103, GE1104	2.5A, 50V - 200V Ultrafast Diodes	5-14
GE1301, GE1302, GE1303, GE1304	6A, 50V - 200V Ultrafast Diodes	5-17
RURD410, RURD415, RURD420, RURD410S, RURD415S, RURD420S	4A, 100V - 200V Ultrafast Diodes	5-20
RURD440, RURD450, RURD460, RURD440S, RURD450S, RURD460S	4A, 400V - 600V Ultrafast Diodes	5-24
MUR810, RURP810, MUR815, RURP815, MUR820, RURP820	8A, 100V - 200V Ultrafast Diodes	5-28
MUR840, RURP840, MUR850, RURP850, MUR860, RURP860	8A, 400V - 600V Ultrafast Diodes	5-30
MUR870E, MUR880E, MUR890E, MUR8100E, RURP870, RURP880, RURP890, RURP8100	8A, 700V - 1000V Ultrafast Diodes	5-33
MUR1510, RURP1510, MUR1515, RURP1515, MUR1520, RURP1520	15A, 100V - 200V Ultrafast Diodes	5-36
MUR1540, RURP1540, MUR1550, RURP1550, MUR1560, RURP1560	15A, 400V - 600V Ultrafast Diodes	5-39

PRODUCT INDEX BY FAMILY (Continued)

		PAGE
RURP1570, RURP1580, RURP1590, RURP15100	15A, 700V - 1000V Ultrafast Diodes	5-42
RURP3010, RURP3015, RURP3020	30A, 100V - 200V Ultrafast Diodes	5-45
RURP3040, RURP3050, RURP3060	30A, 400V - 600V Ultrafast Diodes	5-48
RURP3070, RURP3080, RURP3090, RURP30100	30A, 700V - 1000V Ultrafast Diodes	5-51
RURP30120	30A, 1200V Ultrafast Diode	5-54
RURG3010, RURG3015, RURG3020	30A, 100V - 200V Ultrafast Diodes	5-57
RURG3040, RURG3050, RURG3060	30A, 400V - 600V Ultrafast Diodes	5-60
RURG3070, RURG3080, RURG3090, RURG30100	30A, 700V - 1000V Ultrafast Diodes	5-63
RURG30120	30A, 1200V Ultrafast Diode	5-66
RURG5040, RURG5050, RURG5060	50A, 400V - 600V Ultrafast Diodes	5-69
RURG5070, RURG5080, RURG5090, RURG50100	50A, 700V - 1000V Ultrafast Diodes	5-72
RURG75120	75A, 1200V Ultrafast Diode	5-75
RURG8040, RURG8050, RURG8060	80A, 400V - 600V Ultrafast Diodes	5-78
RURG8070, RURG8080, RURG8090, RURG80100	80A, 700V - 1000V Ultrafast Diodes	5-81
RURU5040, RURU5050, RURU5060	50A, 400V - 600V Ultrafast Diodes	5-84
RURU5070, RURU5080, RURU5090, RURU50100	50A, 700V - 1000V Ultrafast Diodes	5-87
RURU75120	75A, 1200V Ultrafast Diode	5-90
RURU8040, RURU8050, RURU8060	80A, 400V - 600V Ultrafast Diodes	5-93
RURU8070, RURU8080, RURU8090, RURU80100	80A, 700V - 1000V Ultrafast Diodes	5-96
RURU10040, RURU10050, RURU10060	100A, 400V - 600V Ultrafast Diodes	5-99
RURU100120	100A, 1200V Ultrafast Diode	5-102
RURU15040, RURU15050, RURU15060	150A, 400V - 600V Ultrafast Diodes	5-105
RURU15070, RURU15080, RURU15090, RURU150100	150A, 700V - 1000V Ultrafast Diodes	5-108

MCT/IGBT/DIODES 2

MOS CONTROLLED THYRISTORS (MCTs)

PAGE

SELECTION GUIDE 2-2

MOS CONTROLLED THYRISTORS (MCTs) DATA SHEETS

MCTG35P60F1 35A, 600V P-Type MOS Controlled Thyristor (MCT) 2-3

MCTV65P100F1, MCTA65P100F1 65A, 1000V P-Type MOS Controlled Thyristor (MCT) 2-8

MCTV75P60E1, MCTA75P60E1 75A, 600V P-Type MOS Controlled Thyristor (MCT) 2-13

MOS CONTROLLED THYRISTOR PRODUCT MATRIX

	TO-247	MO-093AA		5 LEAD TO-247		
	MCTG35P60F1	MCTA75P60E1	MCTA65P100E1	MCTV75P60E1	MCTV75P100E1	UNITS
BV_{DSS}	600	600	1000	600	1000	V
I_{K90}	35†	75	65	75	65	A
I_{KM}	50	120	100	120	100	A
V_{TM} at I_{K90}	1.35†	1.3	1.4	1.3	1.4	V
t_{FI}	1.4	1.4	1.9	1.4	1.9	μs

† I_{K115}; Continuous Cathode Current rated at $T_C = +115^oC$.

MCTG35P60F1

35A, 600V
P-Type MOS Controlled Thyristor (MCT)

December 1993

Features

- **35A, -600V**
- **V_{TM} = -1.3V(Maximum) at I = 35A and +150°C**
- **800A Surge Current Capability**
- **800A/µs di/dt Capability**
- **MOS Insulated Gate Control**
- **50A Gate Turn-Off Capability at +150°C**

Description

The MCT is an MOS Controlled Thyristor designed for switching currents on and off by negative and positive pulsed control of an insulated MOS gate. It is designed for use in motor controls, inverters, line switches and other power switching applications.

The MCT is especially suited for resonant (zero voltage or zero current switching) applications. The SCR like forward drop greatly reduces conduction power loss.

MCTs allow the control of high power circuits with very small amounts of input energy. They feature the high peak current capability common to SCR type thyristors, and operate at junction temperatures up to +150°C with active switching.

The MCTG35P60F1 (formerly TA9789) is supplied in the JEDEC Style TO-247 package.

Due to space limitations, the brand on this part is abbreviated to G35P60F1. To order this part use the full part number.

Packaging

JEDEC STYLE TO-247
TOP VIEW



Symbol



2

MCTs

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		MCTG35P60F1	UNITS
Peak Off-State Voltage (See Figure 11)	V_{DRM}	-600	V
Peak Reverse Voltage	V_{RRM}	+5	V
Continuous Cathode Current (See Figure 2)			
T_C = +25°C (Package Limited)	I_{K25}	60	A
T_C = +115°C	I_{K115}	35	A
Non-repetitive Peak Cathode Current (Note 1)	I_{KSM}	800	A
Peak Controllable Current (See Figure 10)	I_{KC}	50	A
Gate-Anode Voltage (Continuous)	V_{GA}	±20	V
Gate-Anode Voltage (Peak)	V_{GAM}	±25	V
Rate of Change of Voltage	dv/dt	See Figure 11	
Rate of Change of Current	di/dt	800	A/µs
Maximum Power Dissipation	P_T	178	W
Linear Derating Factor		1.43	W/°C
Operating and Storage Temperature	T_J,T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L	260	°C

NOTE:

1. Maximum Pulse Width of 250µs (Half Sine) Assume T_J (Initial) = +90°C and T_J (Final) = T_J (Max) = +150°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **3602.2**

Electrical Specifications At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Peak Off-State Blocking Current	I_{DRM}	V_{KA} = -600V, V_{GA} = +18V	T_C = +150°C	-	-	1.5	mA
			T_C = +25°C	-	-	50	μA
Peak Reverse Blocking Current	I_{RRM}	V_{KA} = +5V V_{GA} = +18V	T_C = +150°C	-	-	2	mA
			T_C = +25°C	-	-	50	μA
On-State Voltage	V_{TM}	$I_K = I_{K115}$, V_{GA} = -10V	T_C = +150°C	-	-	1.35	V
			T_C = +25°C	-	-	1.4	V
Gate-Anode Leakage Current	I_{GAS}	V_{GA} = ±20V		-	-	100	nA
Input Capacitance	C_{ISS}	V_{KA} = -20V, T_J = +25°C V_{GA} = +18V		-	5	-	nF
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 200μH, $I_K = I_{K115}$ R_G = 1Ω, V_{GA} = +18V, -7V T_J = +125°C V_{KA} = -300V		-	140	-	ns
Current Rise Time	t_{RI}			-	180	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	640	-	ns
Current Fall Time	t_{FI}			-	1.1	1.4	μs
Turn-off Energy	E_{OFF}			-	5.6	-	mJ
Thermal Resistance	$R_{θJC}$			-	0.6	0.7	°C/W

Typical Performance Curves



FIGURE 1. CATHODE CURRENT vs SATURATION VOLTAGE (TYPICAL)



FIGURE 2. MAXIMUM CONTINUOUS CATHODE CURRENT

Typical Performance Curves (Continued)



FIGURE 3. TURN-ON DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 4. TURN-OFF DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 5. TURN-ON RISE TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 6. TURN-OFF FALL TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 7. TURN-ON ENERGY LOSS vs CATHODE CURRENT (TYPICAL)



FIGURE 8. TURN-OFF ENERGY LOSS vs CATHODE CURRENT (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 9. OPERATING FREQUENCY vs CATHODE CURRENT (TYPICAL)



FIGURE 10. TURN-OFF CAPABILITY vs ANODE-CATHODE VOLTAGE



FIGURE 11. BLOCKING VOLTAGE vs dv/dt



FIGURE 12. SPIKE VOLTAGE vs dI/dt (TYPICAL)

Operating Frequency Information

Operating frequency information for a typical device (Figure 9) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs cathode current (i_{AK}) plots are possible using the information shown for a typical unit in Figure 3 to Figure 8. The operating frequency plot (Figure 9) of a typical device shows f_{MAX1} or f_{MAX2} whichever is lower at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05 / (t_{D(ON)I} + t_{D(OFF)I})$. $t_{D(ON)I} + t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(ON)I}$ is defined as the 10% point of the leading edge of the input pulse and the point where the cathode current rises to 10% of its maximum value. $t_{D(OFF)I}$ is defined as the 90% point of the trailing edge of the input pulse and the point where the cathode current falls to 90% of its maximum value. Device delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C) / (E_{ON}+E_{OFF})$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C) / R_{θJC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by PC = (V_{AK} • I_{AK}) / (duty factor/100). E_{ON} is defined as the sum of the instantaneous power loss starting at the leading edge of the input pulse and ending at the point where the anode-cathode voltage equals saturation voltage ($V_{AK} = V_{TM}$). E_{OFF} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the cathode current equals zero (I_K = 0).

Test Circuits



FIGURE 13. SWITCHING TEST CIRCUIT



FIGURE 14. V_{SPIKE} TEST CIRCUIT



FIGURE 15. SWITCHING TEST WAVEFORMS



FIGURE 16. V_{SPIKE} TEST WAVEFORMS

Handling Precautions for MCTs

Mos Controlled Thyristors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. MCT's can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as *"ECCOSORB LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. Gate Voltage Rating - Never exceed the gate-voltage rating of V_{GA}. Exceeding the rated V_{GA} can result in permanent damage to the oxide layer in the gate region.
6. Gate Termination - The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
7. Gate Protection - These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

* Trademark Emerson and Cumming, Inc.

MCTV65P100F1
MCTA65P100F1

65A, 1000V
P-Type MOS Controlled Thyristor (MCT)

December 1993

Features

- 65A, -1000V
- $V_{TM} \leq -1.4V$ at I = 65A and +150°C
- 2000A Surge Current Capability
- 2000A/µs di/dt Capability
- MOS Insulated Gate Control
- 100A Gate Turn-Off Capability at +150°C

Description

The MCT is an MOS Controlled Thyristor designed for switching currents on and off by negative and positive voltage control of an insulated MOS gate. It is designed for use in motor controls, inverters, line switches and other power switching applications.

The MCT is especially suited for resonant (zero voltage or zero current switching) applications. The SCR like forward drop greatly reduces conduction power loss.

MCTs allow the control of high power circuits with very small amounts of input energy. They feature the high peak current capability common to SCR type thyristors, and operate at junction temperatures up to +150°C with active switching.

The MCTV65P100 is supplied in a 5-lead variation of the JEDEC Style TO-247 plastic package, and the MCTA65P100 in the JEDEC MO-093AA plastic package which is a 5-lead variation of the TO-218.

* Formerly TA9900

Package



Symbol





Absolute Maximum Ratings (T_C = +25°C) Unless Otherwise Specified

		MCTV65P100F1 MCTA65P100F1	UNITS
Peak Off-State Voltage (See Figure 11)	V_{DRM}	-1000	V
Peak Reverse Voltage	V_{RRM}	+5	V
Continuous Cathode Current (See Figure 2)			
T_C = +25°C (Package Limited)	I_{K25}	85	A
T_C = +90°C	I_{K90}	65	A
Non-repetitive Peak Cathode Current (Note 1)	I_{TSM}	2000	A
Peak Controllable Current (See Figure 10)	I_{TC}	100	A
Gate-Anode Voltage (Continuous)	V_{GA}	±20	V
Gate-Anode Voltage (Peak)	V_{GA}	±25	V
Rate of Change of Voltage	dv/dt	See Figure 11	
Rate of Change of Current	di/dt	2000	A/µs
Maximum Power Dissipation	P_T	208	W
Linear Derating Factor		1.67	W/°C
Operating and Storage Temperature	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L	260	°C

NOTE:

1. Maximum Pulse Width of 200µs (Half Sine) Assume T_J (Initial) = +90°C and T_J (Final) = T_J (Max) = +150°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number 3516.1

Electrical Specifications At Case Temperature (T_C) = +25°C Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Peak Off-State Blocking Current	I_{DRM}	V_{KA} = -1000V, V_{GA} = +18V	T_C = +150°C	-	-	3	mA
			T_C = +25°C	-	-	100	µA
Peak Reverse Blocking Current	I_{RRM}	V_{KA} = +5V, V_{GA} = +18V	T_C = +150°C	-	-	4	mA
			T_C = +25°C	-	-	100	µA
On-State Voltage	V_{TM}	$I_K = I_{K90}$, V_{GA} = -10V	T_C = +150°C	-	-	1.4	V
			T_C = +25°C	-	-	1.5	V
Gate-Anode Leakage Current	I_{GAS}	V_{GA} = ±20V		-	-	200	nA
Input Capacitance	C_{ISS}	V_{KA} = -20V, T_J = +25°C, V_{GA} = +18V		-	10	-	nF
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 200µH, $I_K = I_{K90}$ = 65A, R_g = 1Ω, V_{GA} = +18V, -7V, T_J = +125°C, V_{KA} = -400V		-	120	-	ns
Current Rise Time	t_{RI}			-	160	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	750	-	ns
Current Fall Time	t_{FI}			-	1.45	1.9	µs
Turn-off Energy	W_{OFF}			-	18	-	mJ
Thermal Resistance	$R_{θJC}$			-	0.5	0.6	°C/W

Typical Performance Curves



FIGURE 1. CATHODE CURRENT vs SATURATION VOLTAGE (TYPICAL)



FIGURE 2. MAXIMUM CONTINUOUS CATHODE CURRENT

Typical Performance Curves (Continued)



FIGURE 3. TURN-ON DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 4. TURN-OFF DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 5. TURN-ON RISE TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 6. TURN-OFF FALL TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 7. TURN-ON ENERGY LOSS vs CATHODE CURRENT (TYPICAL)



FIGURE 8. TURN-OFF ENERGY LOSS vs CATHODE CURRENT (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 9. OPERATING FREQUENCY vs CATHODE CURRENT (TYPICAL)

FIGURE 10. TURN-OFF CAPABILITY vs ANODE-CATHODE VOLTAGE



FIGURE 11. BLOCKING VOLTAGE vs dv/dt



FIGURE 12. SPIKE VOLTAGE vs di/dt (TYPICAL)

Operating Frequency Information

Operating frequency information for a typical device (Figure 9) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs cathode current (I_K) plots are possible using the information shown for a typical unit in Figures 3 to 8. The operating frequency plot (Figure 9) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05 / (t_{D(ON)I} + t_{D(OFF)I})$. $t_{D(ON)I}$ + $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(ON)I}$ is defined as the 10% point of the leading edge of the input pulse and the point where the cathode current rises to 10% of its maximum value. $t_{D(OFF)I}$ is defined as the 90% point of the trailing edge of the input pulse and the point where the cathode current falls to 90% of its maximum value.

Device delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition. f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C) / (E_{ON}+E_{OFF})$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C) / R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used and the conduction losses (P_C) are approximated by $P_C = (V_{KA} \bullet I_K) / 2$. E_{ON} is defined as the sum of the instantaneous power loss starting at the leading edge of the input pulse and ending at the point where the anode-cathode voltage equals saturation voltage ($V_{KA} = V_{TM}$). E_{OFF} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the cathode current equals zero ($I_K = 0$).

Test Circuits



FIGURE 13. SWITCHING TEST CIRCUIT



FIGURE 14. V_{SPIKE} TEST CIRCUIT



FIGURE 15. SWITCHING TEST WAVEFORMS



FIGURE 16. V_{SPIKE} TEST WAVEFORMS

Handling Precautions for MCT's

Mos Controlled Thyristors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. MCT's can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "*ECCOSORB LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. Gate Voltage Rating - Never exceed the gate-voltage rating of V_{GA}. Exceeding the rated V_{GA} can result in permanent damage to the oxide layer in the gate region.
6. Gate Termination - The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
7. Gate Protection - These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

* Trademark Emerson and Cumming, Inc.

MCTV75P60E1
MCTA75P60E1

75A, 600V
P-Type MOS Controlled Thyristor (MCT)

December 1993

Features

- 75A, -600V
- V_{TM} = -1.3V(Maximum) at I = 75A and +150°C
- 2000A Surge Current Capability
- 2000A/µs di/dt Capability
- MOS Insulated Gate Control
- 120A Gate Turn-Off Capability at +150°C

Description

The MCT is an MOS Controlled Thyristor designed for switching currents on and off by negative and positive pulsed control of an insulated MOS gate. It is designed for use in motor controls, inverters, line switches and other power switching applications.

The MCT is especially suited for resonant (zero voltage or zero current switching) applications. The SCR like forward drop greatly reduces conduction power loss.

MCTs allow the control of high power circuits with very small amounts of input energy. They feature the high peak current capability common to SCR type thyristors, and operate at junction temperatures up to +150°C with active switching.

The MCTV75P60 is supplied in a 5-lead variation of the JEDEC Style TO-247 plastic package, and the MCTA75P60 in the JEDEC MO-093AA plastic package which is a 5-lead variation of the TO-218.

* Formerly TA9836

Package



Symbol

ANODE
(ANODE KELVIN) GATE RETURN
GATE
CATHODE
CATHODE (TAB)
G A K

Absolute Maximum Ratings (T_C = +25°C) Unless Otherwise Specified

		MCTV75P60E1 MCTA75P60E1	UNITS
Peak Off-State Voltage (See Figure 11)	V_{DRM}	-600	V
Peak Reverse Voltage	V_{RRM}	+5	V
Continuous Cathode Current (See Figure 2)			
T_C = +25°C (Package Limited)	I_{K25}	85	A
T_C = +90°C	I_{K90}	75	A
Non-repetitive Peak Cathode Current (Note 1)	I_{KSM}	2000	A
Peak Controllable Current (See Figure 10)	I_{KC}	120	A
Gate-Anode Voltage (Continuous)	V_{GA}	±20	V
Gate-Anode Voltage (Peak)	V_{GAM}	±25	V
Rate of Change of Voltage	dv/dt	See Figure 11	
Rate of Change of Current	di/dt	2000	A/µs
Maximum Power Dissipation	P_T	208	W
Linear Derating Factor		1.67	W/°C
Operating and Storage Temperature	T_J,T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L	260	°C

NOTE:

1. Maximum Pulse Width of 250µs (Half Sine) Assume T_J (Initial) = +90°C and T_J (Final) = T_J (Max) = +150°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications

At Case Temperature (T_C) = +25°C Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Peak Off-State Blocking Current	I_{DRM}	V_{KA} = -600V,	T_C = +150°C	-	-	3	mA
		V_{GA} = +18V	T_C = +25°C	-	-	100	µA
Peak Reverse Blocking Current	I_{RRM}	V_{KA} = +5V	T_C = +150°C	-	-	4	mA
		V_{GA} = +18V	T_C = +25°C	-	-	100	µA
On-State Voltage	V_{TM}	$I_K = I_{K90}$,	T_C = +150°C	-	-	1.3	V
		V_{GA} = -10V	T_C = +25°C	-	-	1.4	V
Gate-Anode Leakage Current	I_{GAS}	V_{GA} = ±20V		-	-	200	nA
Input capacitance	C_{ISS}	V_{KA} = -20V, T_J = +25°C V_{GA} = +18V		-	10	-	nF
Current Turn-on Delay Time	$t_{D(ON)I}$	L = 200µH, $I_K = I_{K90}$ R_G = 1Ω, V_{GA} = +18V, -7V T_J = +125°C V_{KA} = -300V		-	300	-	ns
Current Rise Time	t_{RI}			-	200	-	ns
Current Turn-off Delay Time	$t_{D(OFF)I}$			-	700	-	ns
Current Fall Time	t_{FI}			-	1.15	1.4	µs
Turn-off Energy	E_{OFF}			-	10	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	.5	.6	°C/W

Typical Performance Curves



FIGURE 1. CATHODE CURRENT vs SATURATION VOLTAGE (TYPICAL)



FIGURE 2. MAXIMUM CONTINUOUS CATHODE CURRENT

Typical Performance Curves (Continued)



FIGURE 3. TURN-ON DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 4. TURN-OFF DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 5. TURN-ON RISE TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 6. TURN-OFF FALL TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 7. TURN-ON ENERGY LOSS vs CATHODE CURRENT (TYPICAL)



FIGURE 8. TURN-OFF ENERGY LOSS vs CATHODE CURRENT (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 9. OPERATING FREQUENCY vs CATHODE CURRENT (TYPICAL)



FIGURE 10. TURN-OFF CAPABILITY vs ANODE-CATHODE VOLTAGE



FIGURE 11. BLOCKING VOLTAGE vs dv/dt



FIGURE 12. SPIKE VOLTAGE vs dI/dt (TYPICAL)

Operating Frequency Information

Operating frequency information for a typical device (Figure 9) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs cathode current (I_{AK}) plots are possible using the information shown for a typical unit in Figures 3 to 8. The operating frequency plot (Figure 9) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05 / (t_{D(ON)I} + t_{D(OFF)I})$. $t_{D(ON)I} + t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(ON)I}$ is defined as the 10% point of the leading edge of the input pulse and the point where the cathode current rises to 10% of its maximum value. $t_{D(OFF)I}$ is defined as the 90% point of the trailing edge of the input pulse and the point where the cathode current falls to 90% of its maximum value. Device delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C) / (E_{ON} + E_{OFF})$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C) / R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{AK} \bullet I_{AK}) / (\text{duty factor}/100)$. E_{ON} is defined as the sum of the instantaneous power loss starting at the leading edge of the input pulse and ending at the point where the anode-cathode voltage equals saturation voltage ($V_{AK} = V_{TM}$). E_{OFF} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the cathode current equals zero ($I_K = 0$).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet (E_{ON} + E_{OFF})$. Because Turn-on switching losses can be greatly influenced by external circuit conditions and components, f_{MAX} curves are plotted both including and neglecting turn-on losses.

Test Circuits



FIGURE 13. SWITCHING TEST CIRCUIT



FIGURE 14. V_{SPIKE} TEST CIRCUIT



FIGURE 15. SWITCHING TEST WAVEFORMS



FIGURE 16. V_{SPIKE} TEST WAVEFORMS

Handling Precautions for MCT's

Mos Controlled Thyristors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. MCT's can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as *"ECCOSORB LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. Gate Voltage Rating - Never exceed the gate-voltage rating of V_{GA}. Exceeding the rated V_{GA} can result in permanent damage to the oxide layer in the gate region.
6. Gate Termination - The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
7. Gate Protection - These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

* Trademark Emerson and Cumming, Inc.

MCT/IGBT/DIODES 3

INSULATED GATE BIPOLAR TRANSISTORS (IGBTs)

PAGE

SELECTION GUIDE 3-3

INSULATED GATE BIPOLAR TRANSISTORS (IGBTs) DATA SHEETS

HGTD6N40E1, E1S, HGTD6N50E1, E1S — 6A, 400V and 500V N-Channel IGBTs 3-7

HGTD10N40F1, F1S, HGTD10N50F1, F1S — 10A, 400V and 500V N-Channel IGBTs 3-11

HGTH12N40C1, 40E1, 50C1, 50E1, HGTM12N40C1, 40E1, 50C1, 50E1, HGTP10N40C1, 40E1, 50C1, 50E1 — 10A, 12A, 400V and 500V N-Channel IGBTs 3-15

HGTM12N60D1 — 12A, 600V N-Channel IGBT 3-20

HGTP12N60D1 — 12A, 600V N-Channel IGBT 3-24

HGTH20N40C1, 40E1, 50C1, 50E1, HGTM20N40C1, 40E1, 50C1, 50E1, HGTP15N40C1, 40E1, 50C1, 50E1 — 15A, 20A, 400V and 500V N-Channel IGBTs 3-28

HGTG20N100D2 — 20A, 1000V N-Channel IGBT 3-33

HGTG20N120E2 — 34A, 1200V N-Channel IGBT 3-38

HGTG24N60D1 — 24A, 600V N-Channel IGBT 3-43

HGTM24N60D1 — 24A, 600V N-Channel IGBT 3-47

HGTG30N120D2 — 30A, 1200V N-Channel IGBT 3-51

HGTA32N60E2 — 32A, 600V N-Channel IGBT 3-56

HGTG32N60E2 — 32A, 600V N-Channel IGBT 3-60

Insulated Gate Bipolar Transistors (IGBTs) (Continued)

		PAGE
HGTG34N100E2	34A, 1000V N-Channel IGBT	3-64
2N6975, 2N6976, 2N6977, 2N6978	5A, 400V and 500V N-Channel IGBTs	3-69
HGTB12N60D1C	12A, 600V Current Sensing N-Channel IGBT	3-73
HGTP14N40F3VL	14A, 400V N-Channel, Voltage Clamping IGBT	3-77
HGTP6N40E1D, HGTP6N50E1D	6A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-82
HGTP10N40C1D, E1D, HGTP10N50C1D, E1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-87
HGTP10N40F1D, HGTP10N50F1D	10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-92
HGTH12N40C1D, E1D, HGTH12N50C1D, E1D	12A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-97
HGTG12N60D1D	12A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-102
HGTG20N50C1D	20A, 500V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-106
HGTH20N40C1D, E1D, HGTH20N50C1D, E1D	20A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes	3-111
HGTG24N60D1D	24A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode	3-116

HARRIS IGBT PRODUCT LINE

MAXIMUM RATINGS										
BV_{CES} (V)	I_{C90} (A)	I_{CM} (A)	t_F (µs)	TO-204AA	TO-220AB	TO-247	TO-218AC	TO-251AA	TO-252AA	MO-093AA
4002	5	10	1.0	2N6975						
			0.5	2N6977						
	6	7.5	1.0					HGTD6N40E1	HGTD6N40E1S	
	10	12	1.2					HGTD10N40F1	HGTD10N40F1S	
	10	17.5	1.0		HGTP10N40E1					
			0.5		HGTP10N40C1					
	12	17.5	1.0	HGTM12N40E1			HGTH12N40E1			
			0.5	HGTM12N40C1			HGTH12N40C1			
	15	35	1.0		HGTP15N40E1					
			0.5		HGTP15N40C1					
	20	35	1.0	HGTM20N40E1			HGTH20N40E1			
			0.5	HGTM20N40C1			HGTH20N40C1			
500	5	10	1.0	2N6976						
			0.5	2N6978						
	6	7.5	1.0					HGTD6N50E1	HGTD6N50E1S	
	10	12	1.2					HGTD10N50F1	HGTD10N50F1S	
	10	17.5	1.0		HGTP10N50E1					
			0.5		HGTP10N50C1					
	12	17.5	1.0	HGTM12N50E1			HGTH12N50E1			
			0.5	HGTM12N50C1			HGTH12N50C1			
	15	35	1.0		HGTP15N50E1					
			0.5		HGTP15N50C1					
	20	35	1.0	HGTM20N50E1			HGTH20N50E1			
			0.5	HGTM20N50C1			HGTH20N50C1			

HARRIS IGBT PRODUCT LINE (Continued)

MAXIMUM RATINGS										
BV_{CES} (V)	I_{C90} (A)	I_{CM} (A)	t_F (µs)	TO-204AA	TO-220AB	TO-247	TO-218AC	TO-251AA	TO-252AA	MO-093AA
600	12	48	0.6	HGTM12N60D1	HGTP12N60D1					
	24	96	0.6	HGTM24N60D1		HGTG24N60D1				
	32	200	0.8			HGTG32N60E2				HGTA32N60E2
1000	20	100	0.68			HGTG20N100D2				
	34	200	0.87			HGTG34N100E2				
1200	20	100	1.00			HGTG20N120E2				
	30	200	0.75			HGTG30N120D2				

SHADING indicates DEVELOPMENTAL PRODUCTS

NOTES:

1. I_{C90} = maximum continuous current rating at $T_C = +90^oC$.
2. I_{CM} = maximum pulsed current rating.
3. t_F measured at $T_C = +150^oC$.

Selection Guide

HARRIS IGBT'S WITH AN INTEGRAL REVERSE DIODE

MAXIMUM RATINGS						
BV_{CES} (V)	I_{C90} (A)	I_{CM} (A)	t_F (µs)	TO-220AB	TO-218AC	TO-247
400	6	7.5	1.0	HGTP6N40E1D		
	10	12	1.2	HGTP10N40F1D		
	10	17.5	1.0	HGTP10N40E1D		
			0.5	HGTP10N40C1D		
	12	17.5	1.0		HGTH12N40E1D	
			0.5		HGTH12N40C1D	
	20	35	1.0		HGTH20N40E1D	
			0.5		HGTH20N40C1D	
500	6	7.5	1.0	HGTP6N50E1D		
	10	12	1.2	HGTP10N50F1D		
	10	17.5	1.0	HGTP10N50E1D		
			0.5	HGTP10N50C1D		
	12	17.5	1.0		HGTH12N50E1D	
			0.5		HGTH12N50C1D	
	20	35	1.0		HGTH20N50E1D	
			0.5		HGTH20N50C1D	HGTG20N50C1D
600	12	48	0.6			HGTG12N60D1D
	24	96	0.6			HGTG24N60D1D

HARRIS IGBT'S WITH INTEGRAL CURRENT SENSING

MAXIMUM RATINGS				
BV_{CES} (V)	I_{C90} (A)	I_{CM} (A)	t_F (µs)	TS-001AA (5 LEAD TO-220)
600	12	40	1.0	HGTB12N60D1C

NOTES:

1. I_{C90} = maximum continuous current rating at T_C = +90°C.
2. I_{CM} = maximum pulsed current rating.
3. t_F measured at T_C = +150°C.

HGTD6N40E1, HGTD6N40E1S HGTD6N50E1, HGTD6N50E1S

December 1993

6A, 400V and 500V N-Channel IGBTs

Features

- 6 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ 2.5V Max.
- T_{FALL} 1.0μs
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

Applications

- Power Supplies
- Motor Drives
- Protective Circuits

Description

The HGTD6N40E1, HGTD6N40E1S, HGTD6N50E1, and HGTD6N50E1S are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low power integrated circuits.

The HGTD6N40E1 and the HGTD6N50E1 are supplied in the JEDEC TO-251AA plastic package. The HGTD6N40E1S and the HGTD6N50E1S are supplied in the JEDEC TO-252AA surface-mount plastic package.

Packages

HGTD6N40E1, HGTD6N50E1
JEDEC TO-251AA
TOP VIEW



HGTD6N40E1S, HGTD6N50E1S
JEDEC TO-252AA
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTD6N40E1 HGTD6N40E1S	HGTD6N50E1 HGTD6N50E1S	UNITS
Collector-Emitter Voltage	V_{CES}	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	V_{CGR}	400	500	V
Gate-Emitter Voltage	V_{GE}	±20	±20	V
Collector Current Continuous at T_C = +25°C	I_{C25}	7.5	7.5	A
at T_C = +90°C	I_{C90}	6.0	6.0	A
Power Dissipation Total at T_C = +25°C	P_D	60	60	W
Power Dissipation Derating T_C > +25°C		0.48	0.48	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

3

IGBTs

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2413.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTD6N40E1 HGTD6N40E1S		HGTD6N50E1 HGTD6N50E1S		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	T_J = +150°C, V_{CE} = 400V	-	250	-	-	μA
		T_J = +150°C, V_{CE} = 500V	-	-	-	250	μA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0V	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(ON)}$	T_J = +150°C, I_C = 3A, V_{GE} = 10V	-	2.9	-	2.9	V
		T_J = +150°C, I_C = 3A, V_{GE} = 15V	-	2.5	-	2.5	V
		T_J = +25°C, I_C = 3A, V_{GE} = 10V	-	2.5	-	2.5	V
		T_J = +25°C, I_C = 3A, V_{GE} = 15V	-	2.4	-	2.4	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 3A, V_{CE} = 10V	6.5 (typ)				V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 3A, V_{CE} = 10V	6.9 (typ)				nC
Turn-On Delay Time	$t_{D(ON)}$	Resistive Load, I_C = 3A, V_{CE} = 400V, R_L = 133Ω, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	90 (typ)				ns
Rise Time	t_R		32 (typ)				ns
Turn-Off Delay Time	$t_{D(OFF)}$		24 (typ)				ns
Fall Time	t_F		1100 (typ)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		0.29 (typ)				mJ
Turn-Off Delay Time	$t_{D(OFF)I}$	Inductive Load (See Figure 11), I_C = 3A, $V_{CE(CLP)}$ = 400V, R_L = 133Ω, L = 50μH, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	-	190	-	190	ns
Fall Time	t_{FI}		-	1	-	1	μs
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		-	0.43	-	0.43	mJ
Thermal Resistance Junction-to-Case (IGBT)	$R_{\theta JC}$		-	2.08	-	2.08	°C/W

Typical Performance Curves



FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS



FIGURE 2. TYPICAL SATURATION CHARACTERISTICS

Typical Performance Curves (Continued)

FIGURE 3. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT (TYPICAL)

FIGURE 4. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 5. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)

FIGURE 6. TURN-OFF DELAY vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)

FIGURE 7. FALL TIME vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 9. MAXIMUM OPERATING FREQUENCY vs COLLECTOR CURRENT AND VOLTAGE (TYPICAL)



FIGURE 10. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT

Test Circuit



FIGURE 11. INDUCTIVE SWITCHING TEST CIRCUIT

HGTD10N40F1, HGTD10N40F1S
HGTD10N50F1, HGTD10N50F1S

December 1993

10A, 400V and 500V N-Channel IGBTs

Features

- **10 Amp, 400 and 500 Volt**
- **$V_{CE(ON)}$ 2.5V Max.**
- **T_{FALL} 1.4μs**
- **Low On-State Voltage**
- **Fast Switching Speeds**
- **High Input Impedance**

Applications

- **Power Supplies**
- **Motor Drives**
- **Protective Circuits**

Description

The HGTD10N40F1, HGTD10N40F1S, HGTD10N50F1, and HGTD10N50F1S are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low power integrated circuits.

The HGTD10N40F1 and the HGTD10N50F1 are supplied in the JEDEC TO-251AA plastic package. The HGTD10N40F1S and the HGTD10N50F1S are supplied in the JEDEC TO-252AA surface-mount plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTD10N40F1 HGTD10N40F1S	HGTD10N50F1 HGTD10N50F1S	UNITS
Collector-Emitter Voltage	V_{CES}	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	V_{CGR}	400	500	V
Gate-Emitter Voltage	V_{GE}	±20	±20	V
Collector Current Continuous at T_C = +25°C	I_{C25}	12	12	A
at T_C = +90°C	I_{C90}	10	10	A
Power Dissipation Total at T_C = +25°C	P_D	75	75	W
Power Dissipation Derating T_C > +25°C		0.6	0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2425.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS HGTD10N40F1 HGTD10N40F1S MIN	LIMITS HGTD10N40F1 HGTD10N40F1S MAX	LIMITS HGTD10N50F1 HGTD10N50F1S MIN	LIMITS HGTD10N50F1 HGTD10N50F1S MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	T_J = +150°C, V_{CE} = 400V	-	250	-	-	μA
		T_J = +150°C, V_{CE} = 500V	-	-	-	250	μA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0V	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(ON)}$	T_J = +150°C, I_C = 5A, V_{GE} = 10V	-	2.5	-	2.5	V
		T_J = +150°C, I_C = 5A, V_{GE} = 15V	-	2.2	-	2.2	V
		T_J = +25°C, I_C = 5A, V_{GE} = 10V	-	2.5	-	2.5	V
		T_J = +25°C, I_C = 5A, V_{GE} = 15V	-	2.2	-	2.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 5A, V_{CE} = 10V	5.3 (typ)				V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 5A, V_{CE} = 10V	13.4 (typ)				nC
Turn-On Delay Time	$t_{D(ON)}$	Resistive Load, I_C = 5A, V_{CE} = 400V, R_L = 80Ω, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	45 (typ)				ns
Rise Time	t_{RI}		35 (typ)				ns
Turn-Off Delay Time	$t_{D(OFF)}$		130 (typ)				ns
Fall Time	t_{FI}		1400 (typ)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		0.64 (typ)				mJ
Turn-Off Delay Time	$t_{D(OFF)}$	Inductive Load (See Figure 11), I_C = 5A, $V_{CE(CLP)}$ = 400V, R_L = 80Ω, L = 50μH, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	-	375	-	375	ns
Fall Time	t_{FI}		-	1200	-	1200	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		-	1.2	-	1.2	mJ
Thermal ResistanceJunction-to-Case (IGBT)	$R_{\theta JC}$		-	1.67	-	1.67	°C/W

Typical Performance Curves



FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS



FIGURE 2. TYPICAL SATURATION CHARACTERISTICS



FIGURE 3. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT (TYPICAL)

FIGURE 4. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 5. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)

FIGURE 6. TURN-OFF DELAY vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)

FIGURE 7. FALL TIME vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 9. MAXIMUM OPERATING FREQUENCY vs COLLECTOR CURRENT AND VOLTAGE (TYPICAL)



FIGURE 10. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT

Test Circuit



FIGURE 11. INDUCTIVE SWITCHING TEST CIRCUIT

HGTH12N40C1, 40E1, 50C1, 50E1
HGTM12N40C1, 40E1, 50C1, 50E1
HGTP10N40C1, 40E1, 50C1, 50E1

December 1993

10A, 12A, 400V and 500V N-Channel IGBTs

Features

- 10A and 12A, 400V and 500V
- $V_{CE(ON)}$ 2.5V
- T_{FI} 1μs, 0.5μs
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- No Anti-Parallel Diode

Applications

- Power Supplies
- Motor Drives
- Protection Circuits

Description

The HGTH12N40C1, HGTH12N40E1, HGTH12N50C1, HGTH12N50E1, HGTM12N40C1, HGTM12N40E1, HGTM12N50C1, HGTM12N50E1, HGTP10N40C1, HGTP10N40E1, HGTP10N50C1 and HGTP10N50E1 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

The HGTH-types are supplied in the JEDEC TO-218AC plastic package and the HGTP-types in the JEDEC TO-220AB plastic package. The HGTM-types are supplied in the JEDEC TO-204AA steel package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	HGTH12N40C1 HGTM12N40C1 HGTH12N40E1 HGTM12N40E1	HGTH12N50C1 HGTM12N50C1 HGTH12N50E1 HGTM12N50E1	HGTP10N40C1 HGTP10N40E1	HGTP10N50C1 HGTP10N50E1	UNITS
Collector-Emitter Voltage . . . V_{CES}	400	500	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ . . . V_{CGR}	400	500	400	500	V
Reverse Collector-Emitter Voltage . . . V_{ECS}(rev.)	15	15 -5	-5	-5	V
Gate-Emitter Voltage . . . V_{GE}	±20	±20	±20	±20	V
Collector Current Continuous . . . I_C	12	12	10	10	A
Collector Current Pulsed . . . I_{CM}	17.5	17.5	17.5	17.5	A
Power Dissipation at T_C = +25°C . . . P_D	75	75	60	60	W
Power Dissipation Derating Above T_C > +25°C . . .	0.6	0.6	0.48	0.48	W/°C
Operating and Storage Junction Temperature Range . . . T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **1697.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS: HGTH12N40C1, E1, HGTM12N40C1, E1, HGTP10N40C1, E1		LIMITS: HGTH12N50C1, E1, HGTM12N50C1, E1, HGTP10N50C1, E1		UNITS
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1mA, V_{GE} = 0	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2.0	4.5 3 (typ)	2.0	4.5 3 (typ)	V
Zero Gate Voltage Collector Current	I_{CES}	V_{CE} = 400V, T_C = +25°C	-	250	-	-	μA
		V_{CE} = 500V, T_C = +25°C	-	-	-	250	μA
		V_{CE} = 400V, T_C = +125°C	-	1000	-	-	μA
		V_{CE} = 500V, T_C = +125°C	-	-	-	1000	μA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0	-	100	-	100	nA
Collector-Emitter on Voltage	$V_{CE(ON)}$	I_C = 10A, V_{GE} = 10V	-	2.5	-	2.5	V
		I_C = 17.5A, V_{GE} = 20V	-	3.2	-	3.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 5A, V_{CE} = 10V	-	6 (typ)	-	6 (typ)	V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 5A, V_{CE} = 10V	-	19 (typ)	-	19 (typ)	nC
Turn-On Delay Time	$t_{D(ON)I}$	I_C = 10A, $V_{CE(CLP)}$ = 300V, L = 50μH, T_J = +100°C, V_{GE} = 10V, R_G = 50Ω	-	50	-	50	ns
Rise Time	t_{RI}		-	50	-	50	ns
Turn-Off Delay Time	$t_{D(OFF)I}$		-	400	-	400	ns
Fall Time	t_{FI}						
40E1, 50E1			680 (typ)	1000	680 (typ)	1000	ns
40C1, 50C1			400	500	400	500	ns
Turn-Off Energy Loss per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}	I_C = 10A, $V_{CE(CLP)}$ = 300V, L = 50μH, T_J = +100°C, V_{GE} = 10V, R_G = 50Ω					
40E1, 50E1			680 (typ)				μJ
40C1, 50C1			400 (typ)				μJ
Thermal Resistance Junction-to-Case	$R_{θJC}$	HGTH, HGTM	-	1.67	-	1.67	°C/W
		HGTP	-	2.083	-	2.083	°C/W

Typical Performance Curves



FIGURE 1. MAX. SWITCHING CURRENT LEVEL. R_G = 50Ω, V_{GE} = 0V ARE THE MIN. ALLOWABLE VALUES



FIGURE 2. POWER DISSIPATION vs TEMPERATURE DERATING CURVE



FIGURE 3. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



FIGURE 4. NORMALIZED THERMAL RESPONSE CHARACTERISTICS



FIGURE 5. TYPICAL TRANSFER CHARACTERISTICS



FIGURE 6. TYPICAL SATURATION CHARACTERISTICS

Typical Performance Curves (Continued)



FIGURE 7. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE vs COLLECTOR CURRENT

FIGURE 8. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE

FIGURE 9. TYPICAL $V_{CE(ON)}$ vs TEMPERATURE

FIGURE 10. TYPICAL TURN-OFF DELAY TIME

FIGURE 11. TYPICAL INDUCTIVE SWITCHING WAVEFORMS

FIGURE 12. TYPICAL FALL TIME (I_C = 5A)

Typical Performance Curves (Continued)



FIGURE 13. TYPICAL FALL TIME (I_C = 10A)



FIGURE 14. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE



FIGURE 15. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT

Test Circuit



FIGURE 15. INDUCTIVE SWITCHING TEST CIRCUIT

HGTM12N60D1

December 1993

12A, 600V N-Channel IGBT

Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC TO-204AA package.

Package

JEDEC TO-204AA
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTM12N60D1	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	21	A
at V_{GE} = 15V at T_C = +90°C	I_{C90}	12	A
Collector Current Pulsed (Note 1)	I_{CM}	48	A
Gate-Emitter Voltage Continuous	V_{GES}	±25	V
Switching Safe Operating Area at T_J = +150°C	SSOA	30A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	75	W
Power Dissipation Derating T_C > +25°C		0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C

NOTE:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2829.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	1.0	μA
		V_{CE} = 0.8 BV_{CES}	T_C = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	1.9	2.5	V
			T_C = +125°C	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 250μA, $V_{CE} = V_{GE}$, T_C= +25°C		3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}		-	7.2	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}	V_{GE} = 15V	-	45	60	nC
			V_{GE} = 20V	-	70	90	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 500μH, $I_C = I_{C90}$, R_G = 25V, V_{GE} = 15V, T_J = +150°C, V_{CE} = 0.8 BV_{CES}		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off	$t_{D(OFF)I}$			-	430	600	ns
Current Fall Time	t_{FI}			-	430	600	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	1.8	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	-	1.67	°C/W

NOTE:

1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). The HGTM12N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE



FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT



FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE



FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT



FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs F COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temeprature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{OFF} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} - 0A).

The switching power loss (Figure 10) is defined as $f_{MAX1} \times W_{OFF}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTP12N60D1

December 1993

12A, 600V N-Channel IGBT

Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC TO-220AB style package.

Package

JEDEC TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTP12N60D1	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	21	A
at V_{GE} = 15V at T_C = +90°C	I_{C90}	12	A
Collector Current Pulsed (Note 1)	I_{CM}	48	A
Gate-Emitter Voltage Continuous	V_{GES}	±25	V
Switching Safe Operating Area at T_J = +150°C	SSOA	30A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	75	W
Power Dissipation Derating T_C > +25°C		0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C

NOTE:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2830.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	1.0	μA
		$V_{CE} = 0.8\ BV_{CES}$	T_C = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	1.9	2.5	V
			T_C = +125°C	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 250μA, $V_{CE} = V_{GE}$, T_C= +25°C		3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$		-	7.2	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$	V_{GE} = 15V	-	45	60	nC
			V_{GE} = 20V	-	70	90	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 500μH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 15V, T_J = +150°C, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off	$t_{D(OFF)I}$			-	430	600	ns
Current Fall Time	t_{FI}			-	430	600	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	1.8	-	mJ
Thermal Resistance IGBT	$R_{\theta JC}$			-	-	1.67	°C/W

NOTE:

1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing idge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). The HGTP12N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

3

IGBTs

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT

FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE

FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260)

FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{θJC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$. Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTH20N40C1, 40E1, 50C1, 50E1
HGTM20N40C1, 40E1, 50C1, 50E1
HGTP15N40C1, 40E1, 50C1, 50E1

December 1993

15A, 20A, 400V and 500V N-Channel IGBTs

Features

- 15A and 20A, 400V and 500V
- $V_{CE(ON)}$ 2.5V
- T_{FI} 1μs, 0.5μs
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- No Anti-Parallel Diode

Applications

- Power Supplies
- Motor Drives
- Protection Circuits

Description

The HGTH20N40C1, HGTH20N40E1, HGTH20N50C1, HGTH20N50E1, HGTM20N40C1, HGTM20N40E1, HGTM20N50C1, HGTM20N50E1, HGTP15N40C1, HGTP15N40E1, HGTP15N50C1 and HGTP15N50E1 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

The HGTH-types are supplied in the JEDEC TO-218AC plastic package and the HGTP-types in the JEDEC TO-220AB plastic package. The HGTM-types are supplied in the JEDEC TO-204AA steel package.

Packages

HGTH-TYPES JEDEC TO-218AC
TOP VIEW



HGTP-TYPES JEDEC TO-220AB
TOP VIEW



HGTM-TYPES JEDEC TO-204AA
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	HGTH20N40C1 HGTM20N40C1 HGTH20N40E1 HGTM20N40E1	HGTH20N50C1 HGTM20N50C1 HGTH20N50E1 HGTM20N50E1	HGTP15N40C1 HGTP15N40E1	HGTP15N50C1 HGTP15N50E1	UNITS
Collector-Emitter Voltage . . . V_{CES}	400	500	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ . . . V_{CGR}	400	500	400	500	V
Reverse Collector-Emitter Voltage . . . V_{CES}(rev.)	-5	-5	-5	-5	V
Gate-Emitter Voltage . . . V_{GE}	±20	±20	±20	±20	V
Collector Current Continuous . . . I_C	20	20	15	15	A
Collector Current Pulsed . . . I_{CM}	35	35	35	35	A
Power Dissipation at T_C = +25°C . . . P_D	100	100	75	75	W
Power Dissipation Derating T_C > +25°C . . .	0.8	0.8	0.6	0.6	W/°C
Operating and Storage Junction Temperature Range . . . T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

			LIMITS				
			HGTH20N40C1, E1, HGTM20N40C1, E1 HGTP15N40C1, E1		HGTH20N50C1, E1, HGTM20N50C1, E1, HGTP15N50C1, E1		
PARAMETERS	**SYMBOL**	**TEST CONDITIONS**	**MIN**	**MAX**	**MIN**	**MAX**	**UNITS**
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1mA, V_{GE} = 0	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero -Gate Voltage Collector Current	I_{CES}	V_{CE} = 400V, T_C = +25°C	-	250	-	-	µA
		V_{CE} = 500V, T_C = +25°C	-	-	-	250	µA
		V_{CE} = 400V, T_C = +125°C	-	1000	-	-	µA
		V_{CE} = 500V, T_C = +125°C	-	-	-	1000	µA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0	-	100	-	100	nA
Reverse Collector-Emitter Leakage Current	I_{CE}	R_{GE} = 0Ω, V_{EC} = 5V	-	-5	-	-5	mA
Collector-Emitter on Voltage	$V_{CE(ON)}$	I_C = 20A, V_{GE} = 10V	-	2.5	-	2.5	V
		I_C = 35A, V_{GE} = 20V	-	3.2	-	3.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 10A, V_{CE} = 10V	-	6 (Typ)	-	6 (Typ)	V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 10A, V_{CE} = 10V	-	33 (Typ)	-	33 (Typ)	nC
Turn-On Delay Time	$t_{D(ON)I}$	I_C = 20A, $V_{CE(CLP)}$ = 300V, L = 25µH, T_J = +100°C, V_{GE} = 10V, R_G = 25Ω	-	50	-	50	ns
Rise Time	t_{RI}		-	50	-	50	ns
Turn-Off Delay Time	$t_{D(OFF)I}$		-	400	-	400	ns
Fall Time	t_{FI}						
40E1, 50E1			680 (Typ)	1000	680 (Typ)	1000	ns
40C1, 50C1			400	500	400	500	ns
Turn-Off Energy Loss per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}	I_C = 10A, $V_{CE(CLP)}$ = 300V, L = 25µH, T_J = +100°C, V_{GE} = 10V, R_G = 25Ω					
40E1, 50E1			1810 (Typ)				µJ
40C1, 50C1			1070 (Typ)				µJ
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	HGTH, HGTM	-	1.25	-	1.25	°C/W
		HGTP	-	1.67	-	1.67	°C/W

Typical Performance Curves



FIGURE 1. MAX. SWITCHING CURRENT LEVEL. $R_G = 25\Omega$, $V_{GE} = 0V$ ARE THE MIN. ALLOWABLE VALUES

FIGURE 2. POWER DISSIPATION vs TEMPERATURE DERATING CURVE

FIGURE 3. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 4. TYPICAL TRANSFER CHARACTERISTICS

FIGURE 5. TYPICAL SATURATION CHARACTERISTICS

FIGURE 6. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE vs COLLECTOR CURRENT

Typical Performance Curves (Continued)



FIGURE 7. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE

FIGURE 8. TYPICAL $V_{CE(ON)}$ vs TEMPERATURE

FIGURE 9. TYPICAL TURN-OFF DELAY TIME

FIGURE 10. TYPICAL INDUCTIVE SWITCHING WAVEFORMS

FIGURE 11. TYPICAL FALL TIME (I_C = 10A)

FIGURE 12. TYPICAL FALL TIME (I_C = 20A)

Typical Performance Curves (Continued)



FIGURE 13. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE



FIGURE 14. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260 ON THE USE OF NORMALIZED SWITCHING WAVEFORMS)

Test Circuit



FIGURE 15. INDUCTIVE SWITCHING TEST CIRCUIT

HGTG20N100D2

December 1993

20A, 1000V N-Channel IGBT

Features

- 34 Amp, 1000 Volt
- Latch Free Operation
- Typical Fall Time 520ns
- High Input Impedance
- Low Conduction Loss

Description

The HGTG20N100D2 is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC style TO-247 package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



3

IGBTs

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTG20N100D2	UNITS
Collector-Emitter Voltage	BV_{CES}	1000	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	1000	V
Collector Current Continuous at T_C = +25°C	I_{C25}	34	A
at T_C = +90°C	I_{C90}	20	A
Collector Current Pulsed (Note 1)	I_{CM}	100	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Gate-Emitter Voltage Pulsed	V_{GEM}	±30	V
Switching Safe Operating Area at T_J = +150°C	SSOA	100A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	150	W
Power Dissipation Derating T_C > +25°C		1.20	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125 inch from case for 5 seconds)	T_L	260	°C
Short Circuit Withstand Time (Note 2) at V_{GE} = 15V	t_{SC}	3	µs
at V_{GE} = 10V	t_{SC}	15	µs

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. $V_{CE(PEAK)}$ = 600V, T_C = +125°C, R_{GE} = 25Ω.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2826.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250mA, V_{GE} = 0V		1000	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	250	µA
		$V_{CE} = 0.8\ BV_{CES}$	T_C = +125°C	-	-	1.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	3.1	3.8	V
			T_C = +125°C	-	2.9	3.6	V
		$I_C = I_{C90}$, V_{GE} = 10V	T_C = +25°C	-	3.3	4.1	V
			T_C = +125°C	-	3.2	4.0	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 500µA, $V_{CE} = V_{GE}$	T_C= +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±250	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$		-	7.1	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$	V_{GE} = 15V	-	120	160	nC
			V_{GE} = 20V	-	163	212	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 50µH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 15V, T_J = +125°C, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	500	650	ns
Current Fall Time	t_{FI}			-	520	680	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	3.7	-	mJ
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 50µH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 10V, T_J = +125°C, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off	$t_{D(OFF)I}$			-	410	530	ns
Current Fall Time	t_{FI}			-	520	680	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	3.7	-	mJ
Thermal Resistance	$R_{θJC}$			-	0.7	0.83	°C/W

NOTE: 1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing idge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTG20N100D2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE



FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT



FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE



FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT



FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE



FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE

Test Circuit



FIGURE 12. INDUCTIVE SWITCHING TEST CIRCUIT

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$. Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTG20N120E2

December 1993

34A, 1200V N-Channel IGBT

Features

- 34 Amp, 1200 Volt
- Latch Free Operation
- Typical Fall Time - 780ns
- High Input Impedance
- Low Conduction Loss

Description

The HGTG20N120E2 is a MOS gated, high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors. The development type number for this device is TA49009.

This type is supplied in the JEDEC style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTG20N120E2	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	1200	V
Collector-Gate Breakdown Voltage R_{GE} = 1MΩ	BV_{CGR}	1200	V
Collector Current Continuous			
At T_C = +25°C	I_{C25}	34	A
At T_C = +90°C	I_{C90}	20	A
Collector Current Pulsed (Note 1)	I_{CM}	100	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Gate-Emitter Voltage Pulsed	V_{GEM}	±30	V
Switching SOA at T_C = +150°C	SSOA	100A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	150	W
Power Dissipation Derating T_C > +25°C		1.20	W/°C
Operating and Storage Junction Temperature	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	T_L	260	°C
Short Circuit Withstand Time (Note 2)			
At V_{GE} = 15V	t_{SC}	3	µs
At V_{GE} = 10V	t_{SC}	15	µs

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. $V_{CE(PEAK)}$ = 720V, T_C = +125°C, R_{GE} = 25Ω

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.
Copyright © Harris Corporation 1992

Electrical Specifications At Case Temperature (T_C) = +25°C Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS			UNIT
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V		1200	-	-	V
Collector-Emitter Leakage Current	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	250	μA
		V_{CE} = 0.8 BV_{CES}	T_C = +125°C	-	-	1.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	2.9	3.5	V
			T_C = +125°C	-	3.0	3.6	V
		$I_C = I_{C90}$, V_{GE} = 10V	T_C = +25°C	-	3.1	3.8	V
			T_C = +125°C	-	3.3	4.0	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 500μA, $V_{CE} = V_{GE}$	T_C = +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±250	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}		-	7.0	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}	V_{GE} = 15V	-	110	150	nC
			V_{GE} = 20V	-	150	200	nC
Current Turn-on Delay Time	$t_{D(ON)}$	R_L = 48Ω	$I_C = I_{C90}$, V_{GE} = 15V, V_{CE} = 0.8 BV_{CES}, R_G = 25Ω, T_J = +125°C	-	100	-	ns
Current Rise Time	t_R			-	150	-	ns
Current Turn-off Delay Time	$t_{D(OFF)I}$	L = 50μH		-	520	620	ns
Current Fall Time	t_{FI}			-	780	1000	ns
Turn-off Energy (Note 1)	W_{OFF}			-	7.0	-	mJ
Current Turn-on Delay Time	$t_{D(ON)}$	R_L = 48Ω	$I_C = I_{C90}$, V_{GE} = 10V, V_{CE} = 0.8 BV_{CES}, R_G = 25Ω, T_J = +125°C	-	100	-	ns
Current Rise Time	t_R			-	150	-	ns
Current Turn-off Delay Time	$t_{D(OFF)I}$	L = 50μH		-	420	520	ns
Current Fall Time	t_{FI}			-	780	1000	ns
Turn-off Energy (Note 1)	W_{OFF}			-	7.0	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	0.70	0.83	°C/W

NOTE:

1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). The HGTG20N120E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)



FIGURE 3. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE



FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT



FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE



FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260)

Typical Performance Curves (Continued)



FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT



FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT



FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE



FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE

Test Circuit



FIGURE 12. INDUCTIVE SWITCHING TEST CIRCUIT

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition. f_{MAX2} is defined by $f_{MAX2} = (Pd - Pc)/W_{OFF}$. The allowable dissipation (Pd) is defined by $Pd = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed Pd. A 50% duty factor was used (Figure 10) and the conduction losses (Pc) are approximated by $Pc = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$. Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "*ECCOSORBD LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. **Gate Voltage Rating** - Never exceed the gate-voltage rating of VGEM. Exceeding the rated VGE can result in permanent damage to the oxide layer in the gate region.
6. **Gate Termination** - The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
7. **Gate Protection** - These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

* Trademark Emerson and Cumming, Inc.

HGTG24N60D1

December 1993

24A, 600V N-Channel IGBT

Features

- 24 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specific

		HGTG24N60D1	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	40	A
at V_{GE} = 15V at T_C = +90°C	I_{C90}	24	A
Collector Current Pulsed (Note 1)	I_{CM}	96	A
Gate-Emitter Voltage Continuous	V_{GES}	±25	V
Switching Safe Operating Area at T_J = +150°C	SSOA	60A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	125	W
Power Dissipation Derating T_C > +25°C		1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125 inch from case for 5 seconds)	T_L	260	°C

NOTE:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2831.2**

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A$, $V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = +25^oC$	-	-	1.0	mA
		$V_{CE} = 0.8\ BV_{CES}$	$T_C = +125^oC$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, $V_{GE} = 15V$	$T_C = +25^oC$	-	1.7	2.3	V
			$T_C = +125^oC$	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A$, $V_{CE} = V_{GE}$	$T_C = +25^oC$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$		-	6.3	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$	$V_{GE} = 15V$	-	120	155	nC
			$V_{GE} = 20V$	-	155	200	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	$L = 500\mu H$, $I_C = I_{C90}$, $R_G = 25\Omega$, $V_{GE} = 15V$, $T_J = +150^oC$, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	700	900	ns
Current Fall Time	t_{FI}			-	450	600	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	4.3	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	-	1.00	°C/W

NOTE: 1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing idge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$) The HGTG24N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE



FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT



FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE



FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT



FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$ The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$. Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTM24N60D1

December 1993

24A, 600V N-Channel IGBT

Features

- 24 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC TO-204AA package.

Package

JEDEC TO-204AA
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



3

IGBTs

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specific

		HGTG24N60D1	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	40	A
at V_{GE} = 15V at T_C = +90°C	I_{C90}	24	A
Collector Current Pulsed (Note 1)	I_{CM}	96	A
Gate-Emitter Voltage Continuous	V_{GES}	±25	V
Switching Safe Operating Area at T_J = +150°C	SSOA	60A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	125	W
Power Dissipation Derating T_C > +25°C		1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125 inches from case for 5 seconds)	T_L	260	°C

NOTE:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2832.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	1.0	mA
		V_{CE} = 0.8 BV_{CES}	T_C = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	1.7	2.3	V
			T_C = +125°C	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 250μA, $V_{CE} = V_{GE}$	T_C = +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}		-	6.3	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}	V_{GE} = 15V	-	120	155	nC
			V_{GE} = 20V	-	155	200	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 500μH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 15V, T_J = +150°C, V_{CE} = 0.8 BV_{CES}		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	700	900	ns
Current Fall Time	t_{FI}			-	450	600	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	4.3	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	-	1.00	°C/W

NOTE: 1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing idge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTM24N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE



FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT



FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE



FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT



FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$ The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{θJC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$ Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTG30N120D2

December 1993

30A, 1200V N-Channel IGBT

Features

- 30 Amp 1200 Volt
- Latch Free Operation
- Typical Fall Time - 580ns
- High Input Impedance
- Low Conduction Loss

Description

The HGTG30N120D2* is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

The IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

*Formerly Developmental Type TA49010

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



3

IGBTs

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTG30N120D2	UNITS
Collector-Emitter Voltage	BV_{CES}	1200	V
Collector-Gate Voltage, R_{GE} =1MΩ	V_{CGR}	1200	V
Collector Current Continuous at T_C = +25°C	I_{C25}	50	A
at V_{GE} =15V at T_C = +90°C	I_{C90}	30	A
Collector Current Pulsed (Note 1)	I_{CM}	200	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Gate-Emitter Voltage Pulsed	V_{GEM}	±30	V
Switching Safe Operating Area at T_J = +150°C	SSOA	200A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	208	W
Power Dissipation Total Derating T_C > +25°C		1.67	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C
Short Circuit Withstand Time (Note 2) at V_{GE} = 15V	t_{SC}	6	µS
at V_{GE} = 10V	t_{SC}	15	µS

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. $V_{CE(PEAK)}$ = 720V, T_C = +125°C, R_{GE} = 25Ω.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2834.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250µA, V_{GE} = 0V		1200	-	-	V
Zero Gate Voltage Collector Current	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	1.0	mA
		V_{CE} = 0.8 BV_{CES}	T_C = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	3.0	3.5	V
			T_C = +125°C	-	3.2	3.5	V
		$I_C = I_{C90}$, V_{GE} = 10V	T_C = +25°C	-	3.2	3.8	V
			T_C = +125°C	-	3.4	3.8	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$V_{GE} = V_{CE}$, I_C = 1mA	T_C = +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-		±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}		-	7.3	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}	V_{GE} = 15V	-	185	240	nC
			V_{GE} = 20V	-	240	315	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 50µH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 15V, T_J = +125°C, V_{CE} = 0.8 BV_{CES}		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	760	990	ns
Current Fall Time	t_{FI}			-	580	750	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	8.4	-	mJ
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 50µH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 10V, T_J = +125°C, V_{CE} = 0.8 BV_{CES}		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	610	790	ns
Current Fall Time	t_{FI}			-	580	750	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	8.4	-	mJ
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	0.5	0.6	°C/W

NOTE: 1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing idge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTG20N100D2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE



FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT



FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE



FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT



FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

3

IGBTs

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE



FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE

Test Circuit



FIGURE 12. INDUCTIVE SWITCHING TEST CIRCUIT

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$. Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTA32N60E2

December 1993

32A, 600V N-Channel IGBT

Features

- 32 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time 620ns
- High Input Impedance
- Low Conduction Loss

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC MO-093AA (5 lead TO-218) package.

Package

JEDEC MO-093AA (5 LEAD TO-218)
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTA32N60E2	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	V_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	50	A
at V_{GE} = 15V at T_C = +90°C	I_{C90}	32	A
Collector Current Pulsed (Note 1)	I_{CM}	200	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Gate-Emitter Voltage Pulsed	V_{GEM}	±30	V
Switching Sage Operating Area T_J = +150°C	SSOA	200A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	208	W
Power Dissipation Derating T_C > +25°C		1.67	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C
Short Circuit Withstand Time (Note 2) at V_{GE} = 15V	t_{SC}	3	µs
at V_{GE} = 10V	t_{SC}	15	µs

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junctions temperature.
2. $V_{CE(PEAK)}$ = 360V, T_C = +125°C, R_{GE} = 25Ω.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2833.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V		600	-	-	V
Collector-Emitter Leakage Current	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	250	μA
		$V_{CE} = 0.8\ BV_{CES}$	T_C = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	2.4	2.9	V
			T_C = +125°C	-	2.4	3.0	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 1.0mA, $V_{CE} = V_{GE}$	T_C = +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$		-	6.5	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$	V_{GE} = 15V	-	200	260	nC
			V_{GE} = 20V	-	265	345	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 500μH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 15V, T_J = +125°C, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	630	820	ns
Current Fall Time	t_{FI}			-	620	800	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	3.5	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	0.5	0.6	°C/W

NOTE:

1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTA32N60E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. MAXIMUM DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT

FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE

FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)

FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{OFF} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} - 0A).

The switching power loss (Figure 10) is defined as $f_{MAX1} \times W_{OFF}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTG32N60E2

December 1993

32A, 600V N-Channel IGBT

Features

- 32 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time - 600ns
- High Input Impedance
- Low Conduction Loss

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This device incorporates generation two design techniques which yield improved peak current capability and larger short circuit withstand capability than previous designs.

This type is supplied in the JEDEC style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTG32N60E2	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	V_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	50	A
at V_{GE} = 15V, at T_C = +90°C	I_{C90}	32	A
Collector Current Pulsed (Note 1)	I_{CM}	200	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Gate-Emitter Voltage Pulsed	V_{GEM}	±30	V
Switching Safe Operating Area at T_J = +150°C	SSOA	200A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	208	W
Power Dissipation Derating T_C > +25°C		1.67	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C
Short Circuit Withstand Time (Note 2) at V_{GE} = 15V	t_{SC}	3	µs
at V_{GE} = 10V	t_{SC}	15	µs

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. $V_{CE(PEAK)}$ = 360V, T_C = +125°C, R_{GE} = 25Ω.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A$, $V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = +25^oC$	-	-	250	µA
		$V_{CE} = 0.8\ BV_{CES}$	$T_C = +125^oC$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, $V_{GE} = 15V$	$T_C = +25^oC$	-	2.4	2.9	V
			$T_C = +125^oC$	-	2.4	3.0	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1mA$, $V_{CE} = V_{GE}$	$T_C = +25^oC$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$		-	6.5	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$	$V_{GE} = 15V$	-	200	260	nC
			$V_{GE} = 20V$	-	265	345	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	$L = 500\mu H$, $I_C = I_{C90}$, $R_G = 25\Omega$, $V_{GE} = 15V$, $T_J = +125^oC$, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	630	820	ns
Current Fall Time	t_{FI}			-	620	800	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	3.5	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	0.5	0.6	°C/W

NOTE:

1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing idge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTG32N60E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. MAXIMUM DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT

FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE

FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260).

FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{OFF} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} - 0A).

The switching power loss (Figure 10) is defined as $f_{MAX1} \times W_{OFF}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTG34N100E2

December 1993

34A, 1000V N-Channel IGBT

Features

- 34 Amp 1000 Volt
- Latch Free Operation
- Typical Fall Time - 710ns
- High Input Impedance
- Low Conduction Loss

Description

The HGTG34N100E2* is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

The IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

*Formerly Developmental Type TA9895

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

Parameter	Symbol	HGTG34N100E2	UNITS
Collector-Emitter Voltage	BV_{CES}	1000	V
Collector-Gate Voltage, R_{GE} =1MΩ	V_{CGR}	1000	V
Collector Current Continuous at T_C = +25°C	I_{C25}	55	A
at V_{GE} =15V, at T_C = +90°C	I_{C90}	34	A
Collector Current Pulsed (Note 1)	I_{CM}	200	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Gate-Emitter Voltage Pulsed	V_{GEM}	±30	V
Switching Safe Operating Area at T_J = +150°C	SSOA	200A at 0.8 BV_{CES}	-
Power Dissipation Total at T_C = +25°C	P_D	208	W
Power Dissipation Derating T_C > +25°C		1.67	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C
Short Circuit Withstand Time (Note 2) at V_{GE} =15V	t_{SC}	3	µs
at V_{GE}=10V	t_{SC}	10	µs

NOTE:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. $V_{CE(PEAK)}$ = 600V, T_C = +125°C, R_{GE} = 25Ω.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 250μA, V_{GE} = 0V		1000	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	1.0	mA
		$V_{CE} = 0.8\ BV_{CES}$	T_C = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	2.8	3.2	V
			T_C = +125°C	-	2.8	3.1	V
		$I_C = I_{C90}$, V_{GE} = 10V	T_C = +25°C	-	2.9	3.3	V
			T_C = +125°C	-	3.0	3.4	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 1mA, $V_{CE} = V_{GE}$	T_C = +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$		-	7.3	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, $V_{CE} = 0.5\ BV_{CES}$	V_{GE} = 15V	-	185	240	nC
			V_{GE} = 20V	-	240	315	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 50μH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 15V, T_J = +125°C, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	610	795	ns
Current Fall Time	t_{FI}			-	710	925	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	7.1	-	mJ
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 50μH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 10V, T_J = +125°C, $V_{CE} = 0.8\ BV_{CES}$		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off	$t_{D(OFF)I}$			-	460	600	ns
Current Fall Time	t_{FI}			-	670	870	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	6.5	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	0.5	0.6	°C/W

NOTE: 1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTG34N100E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)

FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT

FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE

FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)

Typical Performance Curves (Continued)



FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT



FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT

NOTE:
P_D = ALLOWABLE DISSIPATION P_C = CONDUCTION DISSIPATION



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE



FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE

Test Circuit



FIGURE 12. INDUCTION SWITCHING TEST CIRCUIT

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$ Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

2N6975, 2N6976 2N6977, 2N6978

December 1993

5A, 400V and 500V N-Channel IGBTs

Features

- 5A, 400V and 500V
- $V_{CE(ON)}$ 2V
- T_{FI} 1μs, 0.5μs
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

Applications

- Power Supplies
- Motor Drives
- Protection Circuits

Description

The 2N6975, 2N6976, 2N6977 and the 2N6978 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

These types are supplied in the JEDEC TO-204AA steel package.

Package

JEDEC TO-204AA
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



3

IGBTs

Absolute Maximum Ratings T_C = +25°C, Unless Otherwise Specified.

		2N6975/2N6977 (Note 1)	2N6976/2N6978 (Note 1)	UNITS
Collector-Emitter Voltage	V_{CES}	400	500	V
Collector-Gate Voltage (R_{GE} = 1 MΩ)	V_{CGR}	400	500	V
Reverse Collector-Emitter Voltage	$V_{CES(rev.)}$	5	5	V
Gate-Emitter Voltage	V_{GE}	±20	±20	V
Collector Current Continuous	I_C	5	5	A
Collector Current Pulsed	I_{CM}	10	10	A
Power Dissipation Total at T_C = +25°C	P_D	100	100	W
Power Dissipation Derating T_C > +25°C		0.8	0.8	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C

NOTE:
1. JEDEC registered value.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			2N6975/2N6977		2N6976/2N6978		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1 mA, V_{GE} = 0	400 (Note 1)	-	500 (Note 1)	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2 (Note 1)	4.5 (Note 1)	2 (Note 1)	4.5 (Note 1)	V
Zero Gate Voltage Collector Current	I_{CES}	V_{CE} = 400V	-	250 (Note 1)	-	-	µA
		V_{CE} = 500V	-	-	-	250 (Note 1)	µA
		T_C = +125°C	-	-	-	-	µA
		V_{CE} = 400V	-	1000 (Note 1)	-	-	µA
		V_{CE} = 500V	-	-	-	1000 (Note 1)	µA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0V	-	100 (Note 1)	-	100 (Note 1)	ns
Reverse Collector-Emitter Leakage Current	I_{ECS}	R_{GE} = 0Ω, V_{EC} = 5V	-	5 (Note 1)	-	5 (Note 1)	mA
Collector-Emitter On Voltage	$V_{CE(ON)}$	I_C = 5A, V_{GE} = 10V	-	2 (Note 1)	-	2 (Note 1)	V
		I_C = 10A, V_{GE} = 20V	-	2.5	-	2.5	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 5A, V_{CE} = 10V	3.4 (Note 1)	6.8 (Note 1)	3.4 (Note 1)	6.8 (Note 1)	V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 5A, V_{CE} = 10V	12 (Note 1)	25 (Note 1)	12 (Note 1)	25 (Note 1)	nC
Turn-On Delay Time	$t_{D(ON)}$	I_C = 5A, $V_{CE(CLP)}$ = 300V, L = 50µH, T_J = +125°C, V_{GE} = 10V, R_G = 50Ω	50 Max				ns
Rise Time	t_R		50 Max				ns
Turn-Off Delay Time	$t_{D(ON)}$		400 Max (Note 1)				ns
Fall Time	t_{FI}		2N6975 2N6976	1000 Max (Note 1)			ns
			2N6977 2N6978	500 Max (Note 1)			ns
Turn-Off Energy Loss per Cycle (Off Switching Dissipation= W_{OFF} x Frequency)	W_{OFF}	I_C = 5A, $V_{CE(CLP)}$ = 300V, L = 50µH, T_J = +125°C, V_{GE} = 10V, R_G = 50Ω	2N6975 2N6976	1000 Max (Note 1)			µJ
			2N6977 2N6978	500 Max (Note 1)			µJ
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		1.25 (Note 1)				°C/W

NOTE:

1. JEDEC registered value.

Typical Performance Curves



FIGURE 1. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE FOR ALL TYPES



FIGURE 2. NORMALIZED THERMAL RESPONSE CHARACTERISTICS FOR ALL TYPES



FIGURE 3. TYPICAL TRANSFER CHARACTERISTICS FOR ALL TYPES



FIGURE 4. TYPICAL SATURATION CHARACTERISTICS FOR ALL TYPES



FIGURE 5. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT FOR ALL TYPES



FIGURE 6. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE FOR ALL TYPES

Typical Performance Curves (Continued)



FIGURE 7. TYPICAL INDUCTIVE SWITCHING WAVEFORMS



P_D: ALLOWABLE DISSIPATION
P_C: CONDUCTION DISSIPATION

FIGURE 8. MAXIMUM OPERATING FREQUENCY vs COLLECTOR CURRENT (TYPICAL)



FIGURE 9. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 10. INDUCTIVE SWITCHING TEST CIRCUIT

HGTB12N60D1C

December 1993

12A, 600V Current Sensing N-Channel IGBT

Features

- 12A, 600V
- $r_{DS(ON)}$ 0.27V
- Low $V_{CE(SAT)}$ at 25A .... 2.5V (Typ)
- Ultra-Fast Turn-On .... 100ns (Typ)
- Polysilicon MOS Gate - Voltage Controlled Turn On/Off
- High Current Handling at +100°C 10A
- Current Sensing Pilot

Description

The HGTB12N60D1C Insulated-Gate Bipolar Transistor is a MOS-gate turn on/off power switching device combining the best advantages of power MOSFETs and bipolar transistors, and current sensing pilots. The result is a device that has the high input impedance of MOSFETs and the low on-state conduction losses similar to bipolar transistors. The device design and gate characteristics of the IGBT are also similar to power MOSFETs. An important difference is the equivalent $r_{DS(ON)}$ drain resistance which is modulated to a low value (ten times lower) when the gate is turned on. The much lower on-state voltage drop also varies only moderately between +25°C and +150°C, offering extended power handling capability.

The IGBT is ideal for many high-voltage switching applications operating at low frequencies and where low conduction losses are essential, such as AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

The HGTB12N60D1C is supplied in a JEDEC TS-001AA (5 lead TO-220) package.

Package

JEDEC TS-001AA (5 LEAD TO-220)
TOP VIEW



1 - Gate
2 - Sense
3 - Collector
4 - (Kelvin) Emitter
5 - Emitter

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



3

IGBTs

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTB12N60D1C	UNITS
Collector-Emitter Voltage (V_{GE} = 0V)	V_{CES}	600	V
Collector-Gate Voltage (R_{GE} = 1MΩ)	V_{CGR}	600	V
Collector Current Continuous at T_C = +100°C	I_C	12	A
at T_C = +25°C	I_C	18	A
Collector Current Pulsed (Note 1)	I_{CM}	40	A
Gate-Emitter Voltage	V_{GE}	±25	V
Power Dissipation Total at T_C = +25°C	P_D	75	W
Power Dissipation Derating T_C > +25°C		0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	°C/W
Maximum Lead Temperature for Soldering (1/8 inch from case for 5 seconds)	T_L	260	°C

NOTE: 1. Repetitive Rating: Pulse width limited by maximum junction temperature. Gate control turn-off not allowed above 50A.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
OFF CHARACTERISTICS							
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 25µA, V_{GE} = 0V		600	-	-	V
Collector Cut-Off Current	I_{CES}	T_C = +25°C, V_{GE} = 0V, V_{CE} = Maximum Rating		-	-	250	µA
		T_C = +150°C, V_{GE} = 0V, V_{CE} = Maximum Rating x 0.8 (Note 1)		-	-	4	mA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	$V_{GE(TH)}$	V_{CE} = V_{GE}, I_C = 250µA	T_C = +25°C	2	4	5	V
			T_C = +150°C	-	2.5	-	V
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	V_{GE} = 15V, I_C = 10A, T_C = +25°C		-	2.5	2.7	V
		V_{GE} = 15V, I_C = 10A, T_C = +150°C		-	2.8	-	V
		V_{GE} = 10V, I_C = 10A, T_C = +25°C		-	2.9	-	V
DYNAMIC CHARACTERISTICS							
Input Capacitance	C_{IES}	V_{GE} = 0V, V_{CE} = 25V, f = 1MHz		-	1050	-	pF
Output Capacitance	C_{OES}			-	340	-	pF
Reverse Transfer Capacitance	C_{RES}			-	10	-	pF
SWITCHING CHARACTERISTICS (See Figures 8 and 9) (Note 2)							
Turn-On Delay Time	$t_{D(ON)}$	Resistive Load, T_J = +125°C, I_C = 10A, V_{CE} = 500V, V_{GE} = 15V, $R_{G(ON)}$ = 50Ω, $R_{G(OFF)}$ = 100Ω		-	100	-	ns
Rise Time	t_R			-	100	-	ns
Turn-Off Delay Time	$t_{D(OFF)}$			-	0.4	-	µs
Fall Time	t_F			-	2.5	-	µs
Turn-Off Delay Time	$t_{D(OFF)I}$	Inductive Load, T_J = +125°C, L = 45µH, I_C = 10A, $V_{CE(CLAMP)}$ = 500V, V_{GE} = 15V, $R_{G(ON)}$ = 50Ω, $R_{G(OFF)}$ = 100Ω		-	0.8	1.2	µs
Fall Time	t_{FI}			-	0.8	1.0	µs
Equivalent Fall Time	$t_{F(EQ)}$			-	0.6	0.8	µs
Turn-Off Switching Losses	W_{OFF}			-	1.6	2.0	mJ
PILOT CHARACTERISTICS (Notes 2, 3 and 4)							
Pilot-Emitter Kelvin Voltage	V_{PEK}	V_{GE} = 15V_{DC}, R_P = 2kΩ					
I_C = 5A				-	1.25	-	V
I_C = 10A				1.4	1.67	1.8	V
I_C = 20A				-	2.06	-	V

NOTES:

1. Applies for 3.3°C per watt maximum thermal resistance, case-to-ambient.
2. Pulse test: Pulse widths ≤ 300µs, duty cycle ≤ 2%.
3. Refer to Figure 10.
4. When Not in Use Connect S to Emitter.

Typical Performance Curves



FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS

FIGURE 2. TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE

FIGURE 3. MAXIMUM ALLOWABLE CASE TEMPERATURE vs DC COLLECTOR CURRENT

PARAMETER	CONDITIONS	+25°C TYP. VALUE
$V_{GE(TH)}$	I_C = 250µA	4.0V
$V_{CE(SAT)}$	I_C = 10A, V_{GE} = 15V	2.5V
	I_C = 1A, V_{GE} = 15V	1.1V
BV_{CES}	I_C = 1mA	V_{CES} Rating

FIGURE 4. TYPICAL TEMPERATURE DEPENDENCE OF PARAMETERS

FIGURE 5. TYPICAL EMITTER PILOT CHARACTERISTICS 2kΩ PILOT RESISTOR

FIGURE 6. TURN-OFF SAFE OPERATING AREA

Typical Performance Curves (Continued)



FIGURE 6. TURN-ON SAFE OPERATING AREA



FIGURE 7. MAXIMUM TRANSIENT THERMAL IMPEDANCE

Test Circuits



$R_{G(ON)} = \frac{(R_{GEN} + R_S)(R_{GE})}{R_{GEN} + R_S + R_{GE}}$ PULSE WIDTH 60μs V_{CC}

$L\text{-}I_{C\ MAXIMUM}$, PULSE WIDTH

FIGURE 8. BASIC SWITCHING TEST CIRCUIT



(WAVEFORMS NOT TO SCALE)

FIGURE 9. SWITCHING WAVEFORMS



FIGURE 10. TYPICAL CIRCUIT UTILIZING THE EMITTER PILOT FOR OVERCURRENT PROTECTION

HGTP14N40F3VL

December 1993

14A, 400V N-Channel, Voltage Clamping IGBT

Features

- Logic Level Gate Drive
- Internal Voltage Clamp
- ESD Gate Protection
- T_J = +150°C
- Ignition Energy Capable

Applications

- Automotive Ignition
- Small Engine Ignition
- Fuel Ignitor

Description

This N-Channel IGBT is a MOS gated, logic level device which is intended to be used as an ignition coil driver in automotive ignition circuits. Unique features include an active voltage clamp between the drain and the gate and ESD protection for the logic level gate. Some specifications are unique to this automotive application and are intended to assure device survival in this harsh environment. The development type number for this device is TA49023.

All Devices are supplied in the JEDEC TO-220AB plastic package.

Package

JEDEC TO-220AB
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTP14N40F3VL	UNITS
Collector-Emitter Breakdown Voltage at 10mA	BV_{CES}	420	V
Collector-Gate Breakdown Voltage R_{GE} = 10KΩ	BV_{CGR}	420	V
Collector Current Continuous			
V_{GE} = 4.5V at T_C = +25°C	I_{C25}	19	A
V_{GE} = 4.5V at T_C = +90°C	I_{C90}	14	A
Gate-Emitter Voltage Continuous	V_{GES}	±10	V
Gate-Emitter Voltage Pulsed or	V_{GEM}	±12	V
Gate-Emitter Current Pulsed	I_{GEM}	±10	mA
Open Secondary Turn-Off Current			
L = 2.3mH at +25°C	I_{CO}	17	A
L = 2.3mH at +150°C	I_{CO}	12	A
Drain to Source Avalanche Energy at L = 2.3mH, T_C = +25°C	EAS	330	mJ
Power Dissipation Total at T_C = +25°C	P_T	83	W
Power Dissipation Derating T_C > +25°C		0.67	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-40 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C
Electrostatic Voltage at 100pF, 1500Ω	ESD	6	KV

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 10mA, V_{GE} = 0V	T_C = +150°C	345	370	415	V
			T_C = +25°C	350	375	420	V
			T_C = -40°C	355	380	425	V
Collector-Emitter Clamp Bkdn. Voltage	$BV_{CE(CL)}$	I_C = 10A	T_C = +150°C	350	385	430	V
Emitter-Collector Breakdown Voltage	BV_{ECS}	I_C = 1.0mA	T_C = +25°C	24	-	-	V
Collector-Emitter Leakage Current	I_{CES}	V_{CE} = 250V	T_C = +25°C	-	-	50	µA
		V_{CE} = 250V	T_C = +150°C	-	-	250	µA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	I_C = 10A, V_{GE} = 4.5V	T_C = +25°C	-	-	2.0	V
			T_C = +150°C	-	-	2.3	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 1.0mA, V_{CE} = V_{GE}	T_C = +25°C	1.0	1.5	2.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±10V		-	-	±10	µA
Gate-Emitter Breakdown Voltage	BV_{GES}	I_{GES} = ±1.0mA		±12	-	-	V
Current Turn-off Time-Inductive Load	$t_{D(OFF)I}$ + $t_{F(OFF)I}$	R_L = 32Ω, I_C = 10A, R_G =25Ω, L = 550µH, V_{CL} = 320V, V_{GE} = 5V, T_C= +125°C		-	12	16	µs
Inductive Use Test	UIS	L = 2.3mH, V_G = 5V, Figure 13	T_C = +150°C	12	-	-	A
			T_C = +25°C	17	-	-	A
Thermal Resistance	$R_{\theta JC}$			-	1.5	-	°C/W

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYP.)



FIGURE 2. SATURATION CHARACTERISTIC (TYP.)



FIGURE 3. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE



FIGURE 4. OPEN SECONDARY CURRENT AS A FUNCTION OF INDUCTANCE (TYP.)



FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR - EMITTER VOLTAGE (TYP.)



FIGURE 6. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE, vs PULSE DURATION

3

IGBTs

Typical Performance Curves (Continued)



FIGURE 7. COLLECTOR-EMITTER CURRENT AS A FUNCTION OF SATURATION VOLTAGE; T_J = +150°C (TYP.)



FIGURE 8. SATURATION VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE (TYP.)



FIGURE 9. COLLECTOR-EMITTER CURRENT AS A FUNCTION OF SATURATION VOLTAGE (TYP.)



FIGURE 10. INDUCTIVE CURRENT TURN-OFF TIME AS A FUNCTION OF JUNCTION TEMPERATURE (TYP.)



FIGURE 11. LEAKAGE CURRENTS AS A FUNCTION OF JUNCTION TEMPERATURE (TYP.)



FIGURE 12. THRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE (TYP.)

Test Circuits



FIGURE 13. USE TEST CIRCUIT



FIGURE 14. INDUCTIVE SWITCHING TEST CIRCUIT

Handling Precautions for IGBT's

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBT's are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBT's can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "*ECCOSORBD LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. **Gate Voltage Rating** - Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
6. **Gate Termination** - The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.

* Trademark Emerson and Cumming, Inc.

HGTP6N40E1D
HGTP6N50E1D

6A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes

December 1993

Features

- 6 Amp, 400 and 500 Volt
- Latch Free Operation
- Typical T_{FALL} < 1.0μs
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- t_{RR} < 60ns

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast (t_{RR} < 60ns) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

These devices are supplied in the JEDEC TO-220AB package.

Packages

JEDEC TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTP6N40E1D	HGTP6N50E1D	UNITS
Collector-Emitter Voltage	BV_{CES}	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	400	500	V
Collector Current Continuous at T_C = +25°C	I_{C25}	7.5	7.5	A
at T_C = +90°C	I_{C90}	6	6	A
Collector Current Pulsed (Note 1)	I_{CM}	7.5	7.5	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	±20	V
Diode Forward Current at T_C = +25°C	I_{F25}	10	10	A
at T_C = +90°C	I_{F90}	6	6	A
Power Dissipation Total at T_C = +25°C	P_D	75	75	W
Power Dissipation Derating T_C > +25°C		0.6	0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	260	°C

NOTE:
1. T_J = +150°C, Min. R_{GE} = 25Ω without latch.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTP6N40E1D		HGTP6N50E1D		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1.25mA, V_{GE} = 0V	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	T_J = +150°C, V_{CE} = 400V	-	1.25	-	-	mA
		T_J = +150°C, V_{CE} = 500V	-	-	-	1.25	mA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0V	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(ON)}$	T_J = +150°C, I_C = 3A, V_{GE} = 10V	-	2.9	-	2.9	V
		T_J = +150°C, I_C = 3A, V_{GE} = 15V	-	2.5	-	2.5	V
		T_J = +25°C, I_C = 3A, V_{GE} = 10V	-	2.5	-	2.5	V
		T_J = +25°C, I_C = 3A, V_{GE} = 15V	-	2.4	-	2.4	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 3A, V_{CE} = 10V	6.5 (typ)				V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 3A, V_{CE} = 10V	6.9 (typ)				nC
Turn-On Delay Time	$t_{D(ON)}$	Resistive Load, I_C = 3A, V_{CE} = 400V, R_L = 133Ω, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	90 (typ)				ns
Rise Time	t_R		32 (typ)				ns
Turn-Off Delay Time	$t_{D(OFF)}$		24 (typ)				ns
Fall Time	t_F		1100 (typ)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		0.29 (typ)				mJ
Turn-Off Delay Time	$t_{D(OFF)I}$	Inductive Load (See Figure 13), I_C = 3A, $V_{CE(CLP)}$ = 400V, R_L = 133Ω, L = 50µH, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	-	190	-	190	ns
Fall Time	t_{FI}		-	1	-	1	µs
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		-	0.43	-	0.43	mJ
Thermal Resistance Junction-to-Case (IGBT)	$R_{θJC}$		-	2.08	-	2.08	°C/W
Thermal Resistance of Diode	$R_{θJC}$		-	2.00	-	2.00	°C/W
Diode Forward Voltage	V_{EC}	I_{EC} = 6A	-	1.6	-	1.6	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 6A, dI_{EC}/dt = 100A/µs	-	60	-	60	ns

Typical Performance Curves



FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS

FIGURE 2. TYPICAL SATURATION CHARACTERISTICS

FIGURE 3. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT (TYPICAL)

FIGURE 4. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 5. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)

FIGURE 6. TURN-OFF DELAY vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 7. FALL TIME vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT (TYPICAL)

FIGURE 9. MAXIMUM OPERATING FREQUENCY vs COLLECTOR CURRENT AND VOLTAGE (TYPICAL)

FIGURE 10. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT

FIGURE 11. TYPICAL FORWARD VOLTAGE

FIGURE 12. TYPICAL REVERSE RECOVERY TIME

Test Circuit



FIGURE 13. INDUCTIVE SWITCHING TEST CIRCUIT

HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D

10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes

December 1993

IGBTs

Features

- 10 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ 2.5V Max.
- T_{FALL} 1μs, 0.5μs
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

Applications

- Power Supplies
- Motor Drives
- Protective Circuits

Description

The HGTP10N40C1D, HGTP10N40E1D, HGTP10N50C1D, and HGTP10N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.

They are supplied in the JEDEC TO-220AB plastic package.

Package

JEDEC TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTP10N40C1D HGTP10N40E1D	HGTP10N50C1D HGTP10N50E1D	UNITS
Collector-Emitter Voltage	V_{CES}	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	V_{CGR}	400	500	V
Gate-Emitter Voltage	V_{GE}	±20	±20	V
Collector Current Continuous at T_C = +25°C	I_{C25}	17.5	17.5	A
at T_C = +90°C	I_{C90}	10	10	
Power Dissipation Total at T_C = +25°C	P_D	75	75	W
Power Dissipation Derating T_C > +25°C		0.6	0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTP10N40C1D, HGTP10N40E1D		HGTP10N50C1D, HGTP10N50E1D		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1mA, V_{GE} = 0	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	V_{CE} = 400V, T_C = +25°C	-	250	-	-	μA
		V_{CE} = 500V, T_C = +25°C	-	-	-	250	μA
		V_{CE} = 400V, T_C = +125°C	-	1000	-	-	μA
		V_{CE} = 500V, T_C = +125°C	-	-	-	1000	μA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0	-	100	-	100	nA
Collector-Emitter On Voltage	$V_{CE(ON)}$	I_C = 10A, V_{GE} = 10V	-	2.5	-	2.5	V
		I_C = 17.5A, V_{GE} = 20V	-	3.2	-	3.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 5A, V_{CE} = 10V	-	6 (typ)	-	6 (typ)	V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 5A, V_{CE} = 10V	-	19 (typ)	-	19 (typ)	nC
Turn-On Delay Time	$t_{D(ON)I}$	I_C = 10A, $V_{CE(CLP)}$ = 300V, L = 50μH, T_J = +100°C, V_{GE} = 10V, R_G = 50Ω	-	50	-	50	ns
Rise Time	t_{RI}		-	50	-	50	ns
Turn-Off Delay Time	$t_{D(OFF)I}$		-	400	-	400	ns
Fall Time	t_{FI}						
40E1D, 50E1D			680 (typ)	1000	680 (typ)	1000	ns
40C1D, 50C1D			400 (typ)	500	400 (typ)	500	ns
Turn-Off Energy Loss per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}	I_C = 10A, $V_{CE(CLP)}$ = 300V, L = 50μH, T_J = +100°C, V_{GE} = 10V, R_G = 50Ω					
40E1D, 50E1D			1810 (typ)				μJ
40C1D, 50C1D			1070 (typ)				μJ
Thermal Resistance Junction-to-Case	$R_{θJC}$		-	1.67	-	1.67	°C/W
Diode Forward Voltage	V_{EC}	I_{EC} = 10A	-	2	-	2	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 10A, di/dt = 100A/μs	-	100	-	100	ns

Typical Performance Curves



FIGURE 1. MAX. SWITCHING CURRENT LEVEL. $R_G = 50\Omega$, $V_{GE} = 0V$ ARE THE MIN. ALLOWABLE VALUES



FIGURE 2. POWER DISSIPATION vs TEMPERATURE DERATING CURVE



FIGURE 3. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



FIGURE 4. TYPICAL TRANSFER CHARACTERISTICS



FIGURE 5. TYPICAL SATURATION CHARACTERISTICS



FIGURE 6. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE vs COLLECTOR CURRENT

Typical Performance Curves (Continued)



FIGURE 7. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE

FIGURE 8. TYPICAL $V_{CE(ON)}$ vs TEMPERATURE

FIGURE 9. TYPICAL TURN-OFF DELAY TIME

FIGURE 10. TYPICAL INDUCTIVE SWITCHING WAVEFORMS

FIGURE 11. TYPICAL FALL TIME (I_C = 5A)

FIGURE 12. TYPICAL FALL TIME (I_C = 10A)

Typical Performance Curves (Continued)



FIGURE 13. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE



FIGURE 14. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 15. TYPICAL DIODE EMITTER-TO-COLLECTOR VOLTAGE vs CURRENT FOR ALL TYPES



FIGURE 16. TYPICAL DIODE REVERSE-RECOVERY TIME FOR ALL TYPES

Test Circuit



FIGURE 17. INDUCTIVE SWITCHING TEST CIRCUIT

3

IGBTs

HGTP10N40F1D
HGTP10N50F1D

10A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes

December 1993

Features

- **10 Amp, 400 and 500 Volt**
- **Latch Free Operation**
- **Typical Fall Time < 1.4μs**
- **High Input Impedance**
- **Low Conduction Loss**
- **With Anti-Parallel Diode**
- **t_{RR} < 60ns**

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast (t_{RR} < 60ns) with soft recovery characteristic.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

These devices are supplied in the JEDEC TO-220AB package.

Packages

JEDEC TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTP10N40F1D	HGTP10N50F1D	UNITS
Collector-Emitter Voltage	BV_{CES}	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	400	500	V
Collector Current Continuous at T_C = +25°C	I_{C25}	12	12	A
at T_C = +90°C	I_{C90}	10	10	A
Collector Current Pulsed (Note 1)	I_{CM}	12	12	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	±20	V
Diode Forward Current at T_C = +25°C	I_{F25}	16	16	A
at T_C = +90°C	I_{F90}	10	10	A
Power Dissipation Total at T_C = +25°C	P_D	75	75	W
Power Dissipation Derating T_C > +25°C		0.6	0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	260	°C

NOTE:

1. T_J = +150°C, Min. R_{GE} = 25Ω without latch.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTP10N40F1D		HGTP10N50F1D		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1.25mA, V_{GE} = 0V	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	$V_{GE} = V_{CE}$, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	T_J = +150°C, V_{CE} = 400V	-	1.25	-	-	mA
		T_J = +150°C, V_{CE} = 500V	-	-	-	1.25	mA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0V	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(ON)}$	T_J = +150°C, I_C = 5A, V_{GE} = 10V	-	2.5	-	2.5	V
		T_J = +150°C, I_C = 5A, V_{GE} = 15V	-	2.2	-	2.2	V
		T_J = +25°C, I_C = 5A, V_{GE} = 10V	-	2.5	-	2.5	V
		T_J = +25°C, I_C = 5A, V_{GE} = 15V	-	2.2	-	2.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 5A, V_{CE} = 10V	5.3 (typ)				V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 5A, V_{CE} = 10V	13.4 (typ)				nC
Turn-On Delay Time	$t_{D(ON)}$	Resistive Load, I_C = 5A, V_{CE} = 400V, R_L = 80Ω, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	45 (typ)				ns
Rise Time	t_{RI}		35 (typ)				ns
Turn-Off Delay Time	$t_{D(OFF)}$		130 (typ)				ns
Fall Time	t_{FI}		1400 (typ)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		0.64 (typ)				mJ
Turn-Off Delay Time	$t_{D(OFF)I}$	Inductive Load (See Figure 13), I_C = 5A, $V_{CE(CLP)}$ = 400V, R_L = 80Ω, L = 50μH, T_J = +150°C, V_{GE} = 10V, R_G = 25Ω	-	375	-	375	ns
Fall Time	t_{FI}		-	1200	-	1200	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}		-	1.2	-	1.2	mJ
Thermal ResistanceJunction-to-Case (IGBT)	$R_{\theta JC}$		-	1.67	-	1.67	°C/W
Thermal Resistance of Diode	$R_{\theta JC}$		-	2.0	-	2.0	°C/W
Diode Forward Voltage	V_{EC}	I_{EC} = 10A	-	1.7	-	1.7	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 10A, dI_{EC}/dt = 100A/μs	-	60	-	60	ns

Typical Performance Curves



FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS

FIGURE 2. TYPICAL SATURATION CHARACTERISTICS

FIGURE 3. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT (TYPICAL)

FIGURE 4. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 5. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)

FIGURE 6. TURN-OFF DELAY vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 7. FALL TIME vs COLLECTOR-TO-EMITTER CURRENT (TYPICAL)



FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT (TYPICAL)

NOTE:
P_D = ALLOWABLE DISSIPATION P_C = CONDUCTION DISSIPATION



FIGURE 9. MAXIMUM OPERATING FREQUENCY vs COLLECTOR CURRENT AND VOLTAGE (TYPICAL)



FIGURE 10. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT



FIGURE 11. TYPICAL FORWARD VOLTAGE



FIGURE 12. TYPICAL REVERSE RECOVERY TIME

Test Circuit



FIGURE 13. INDUCTIVE SWITCHING TEST CIRCUIT

HGTH12N40C1D, HGTH12N40E1D HGTH12N50C1D, HGTH12N50E1D

12A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes

December 1993

Features

- 12 Amp, 400 and 500 Volt
- $V_{CE(ON)}$: 2.5V Max.
- T_{FALL}: 1μs, 0.5μs
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

Applications

- Power Supplies
- Motor Drives
- Protective Circuits

Description

The HGTH12N40C1D, HGTH12N40E1D, HGTH12N50C1D, and HGTH12N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.

They are supplied in the JEDEC TO-218AC plastic package.

Package

JEDEC TO-218AC
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



3

IGBTs

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTH12N40C1D HGTH12N40E1D	HGTH12N50C1D HGTH12N50E1D	UNITS
Collector-Emitter Voltage	V_{CES}	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	V_{CGR}	400	500	V
Gate-Emitter Voltage	V_{GE}	±20	±20	V
Collector Current Continuous	I_C	12	12	A
Collector Current Pulsed	I_{CM}	17.5	17.5	A
Power Dissipation Total at T_C = +25°C	P_D	75	75	W
Power Dissipation Derating T_C > +25°C		0.6	0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2273.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTH12N40C1D, HGTH12N40E1D		HGTH12N50C1D, HGTH12N50E1D		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1mA, V_{GE} = 0	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	$V_{GE} = V_{CE}$, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	V_{CE} = 400V, T_C = +25°C	-	250	-	-	µA
		V_{CE} = 500V, T_C = +25°C	-	-	-	250	µA
		V_{CE} = 400V, T_C = +125°C	-	1000	-	-	µA
		V_{CE} = 500V, T_C = +125°C	-	-	-	1000	µA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0	-	100	-	100	nA
Collector-Emitter On Voltage	$V_{CE(ON)}$	I_C = 10A, V_{GE} = 10V	-	2.5	-	2.5	V
		I_C = 17.5A, V_{GE} = 20V	-	3.2	-	3.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 5A, V_{CE} = 10V	-	6 (typ)	-	6 (typ)	V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 5A, V_{CE} = 10V	-	19 (typ)	-	19 (typ)	nC
Turn-On Delay Time	$t_{D(ON)I}$	I_C = 10A, $V_{CE(CLP)}$ = 300V, L = 50µH, T_J = +100°C, V_{GE} = 10V, R_G = 50Ω See Note 9	-	50	-	50	ns
Rise Time	t_{RI}		-	50	-	50	ns
Turn-Off Delay Time	$t_{D(OFF)I}$		-	400	-	400	ns
Fall Time	t_{FI}						
40E1D, 50E1D			680 (typ)	1000	680 (typ)	1000	ns
40C1D, 50C1D			400 (typ)	500	400 (typ)	500	ns
Turn-Off Energy Loss per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}	I_C = 10A, $V_{CE(CLP)}$ = 300V, L = 50µH, T_J = +100°C, V_{GE} = 10V, R_G = 50Ω					
40E1D, 50E1D			1810 (typ)				µJ
40C1D, 50C1D			1070 (typ)				µJ
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	1.67	-	1.67	°C/W
Diode Forward Voltage	V_{EC}	I_{EC} = 10A	-	2	-	2	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 10A, dI_{EC}/dt = 100A/µs	-	100	-	100	ns

Typical Performance Curves



FIGURE 1. MAX. SWITCHING CURRENT LEVEL. $R_G = 50\Omega$, $V_{GE} = 0V$ ARE THE MIN. ALLOWABLE VALUES



FIGURE 2. POWER DISSIPATION vs TEMPERATURE DERATING CURVE



FIGURE 3. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



FIGURE 4. TYPICAL TRANSFER CHARACTERISTICS



FIGURE 5. TYPICAL SATURATION CHARACTERISTICS



FIGURE 6. TYPICAL COLLECTOR-TO-EMITTER ON VOLTAGE vs COLLECTOR CURRENT

3

IGBTs

Typical Performance Curves (Continued)



FIGURE 7. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE

FIGURE 8. TYPICAL $V_{CE(ON)}$ vs TEMPERATURE

FIGURE 9. TYPICAL TURN-OFF DELAY TIME

FIGURE 10. TYPICAL INDUCTIVE SWITCHING WAVEFORMS

FIGURE 11. TYPICAL FALL TIME (I_C = 5A)

FIGURE 12. TYPICAL FALL TIME (I_C = 10A)

Typical Performance Curves (Continued)



FIGURE 13. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE



FIGURE 14. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 15. TYPICAL DIODE EMITTER-TO-COLLECTOR VOLTAGE vs CURRENT



FIGURE 16. TYPICAL DIODE REVERSE RECOVERY TIME

Test Circuit



FIGURE 15. INDUCTIVE SWITCHING TEST CIRCUIT

HGTG12N60D1D

12A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode

December 1993

Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- Low Conduction Loss
- With Anti-Parallel Diode
- t_{RR} < 60ns

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast (t_{RR} < 60ns) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTG12N60D1D	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	21	A
at T_C = +90°C	I_{C90}	12	A
Collector Current Pulsed (Note 1)	I_{CM}	48	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Switching Safe Operating Area at T_J = +150°C	SSOA	30A at 0.8 BV_{CES}	-
Diode Forward Current at T_C = +25°C	I_{F25}	21	A
at T_C = +90°C	I_{F90}	12	A
Power Dissipation Total at T_C = +25°C	P_D	75	W
Power Dissipation Derating T_C > +25°C		0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125 inches from case for 5 seconds)	T_L	260	°C

NOTE:
1. Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2800.3**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 280µA, V_{GE} = 0V		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	280	µA
		V_{CE} = 0.8 BV_{CES}	T_C = +125°C	-	-	5.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	1.9	2.5	V
			T_C = +125°C	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 250µA, $V_{CE} = V_{GE}$, T_C= +25°C		3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}		-	7.2	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}	V_{GE} = 15V	-	45	60	nC
			V_{GE} = 20V	-	70	90	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 500µH, $I_C = I_{C90}$, R_G = 25V, V_{GE} = 15V, T_J = +150°C, V_{CE} = 0.8 BV_{CES}		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off	$t_{D(OFF)I}$			-	430	600	ns
Current Fall Time	t_{FI}			-	430	600	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	1.8	-	mJ
Thermal Resistance IGBT	$R_{\theta JC}$			-	-	1.67	°C/W
Thermal Resistance Diode	$R_{\theta JC}$			-	-	1.5	°C/W
Diode Forward Voltage	V_{EC}	I_{EC} = 12A		-	-	1.50	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 12A, dI_{EC}/dt = 100A/µs		-	-	60	ns

NOTE:

1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). The HGTG12N60D1D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.

3

IGBTs

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT

FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE

FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260)

FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE



FIGURE 11. TYPICAL DIODE EMITTER-TO-COLLECTOR VOLTAGE



FIGURE 12. TYPICAL t_{RR}, t_A, t_B vs FORWARD CURRENT

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temeprature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$ The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{OFF} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} - 0A).

The switching power loss (Figure 10) is defined as $f_{MAX1} \times W_{OFF}$ Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTG20N50C1D

20A, 500V N-Channel IGBT with Anti-Parallel Ultrafast Diode

December 1993

Features

- 20 Amp, 500 Volt
- Latch Free Operation
- Typical Fall Time < 500ns
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- t_{RR} < 60ns

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast (t_{RR} < 60ns) with soft recovery characteristic.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contractors.

This type is supplied in the JEDEC style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram or Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

Parameter	Symbol	HGTG20N50C1D	UNITS
Collector-Emitter Voltage	BV_{CES}	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	500	V
Collector Current Continuous at T_C = +25°C	I_{C25}	26	A
at T_C = +90°C	I_{C90}	20	A
Collector Current Pulsed (Note 1)	I_{CM}	35	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Diode Forward Current at T_C = +25°C	I_{F25}	26	A
at T_C = +90°C	I_{F90}	20	A
Power Dissipation Total at T_C = +25°C	P_D	75	W
Power Dissipation Derating T_C > +25°C		0.8	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L	260	°C

NOTE: 1. T_J = +150°C, Minimum R_{GE} = 25Ω without latch

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2796.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1mA, V_{GE} = 0V	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	$V_{GE} = V_{CE}$, I_C = 1mA	2	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	V_{CE} = 500V	-	250	µA
		T_C = +125°C, V_{CE} = 500V	-	1000	µA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0V	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(SAT)}$	I_C = 20A, V_{GE} = 10V	-	2.5	V
		I_C = 35A, V_{GE} = 20V	-	3.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 10A, V_{CE} = 10V	-	6 (typ)	V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 10A, V_{CE} = 10V	-	33 (typ)	nC
Turn-On Delay Time	$t_{D(ON)I}$	I_C = 20A, $V_{CE(CLP)}$ = 300V, L = 25µH, T_J = +100°C, V_{GE} = 10V, R_G = 25Ω	-	50	ns
Rise Time	t_{RI}		-	50	ns
Turn-Off Delay Time	$t_{D(OFF)I}$		-	400	ns
Fall Time	t_{FI}		400 (typ)	500	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}	I_C = 20A, $V_{CE(CLP)}$ = 300V, L = 25µH, T_J = +100°C, V_{GE} = 10V, R_G = 25Ω	1070 (typ)		µJ
Thermal ReisstanceJunction-to-Case (IGBT)	$R_{\theta JC}$		-	1.25	°C/W
Thermal Resistance of Diode	$R_{\theta JC}$		-	1.5	ns
Diode Forward Voltage	V_{EC}	I_{EC} = 20A	-	1.8	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 20A, di_{EC}/dt = 100A/µs	-	60	ns

Typical Performance Curves



FIGURE 1. POWER DISSIPATION vs TEMPERATURE DERATING CURVE



FIGURE 2. TYPICAL NORMALIZED GATE-THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

3

IGBTs

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL TRANSFER CHARACTERISTICS

FIGURE 4. TYPICAL SATURATION CHARACTERISTCS

FIGURE 5. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE vs COLLECTOR CURRENT

FIGURE 6. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE

FIGURE 7. TYPICAL $V_{CE(ON)}$ vs TEMPERATURE

FIGURE 8. TYPICAL TURN-OFF DELAY TIME

Typical Performance Curves (Continued)



FIGURE 9. TYPICAL INDUCTIVE SWITCHING WAVEFORMS



FIGURE 10. TYPICAL FALL TIME (I_C = 10A)



FIGURE 11. TYPICAL FALL TIME (I_C = 20A)



FIGURE 12. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE



NOTE: For Turn-Off gate currents in excess of 3mA. V_{CE} Turn-Off is not accurately represented by this normalization.

FIGURE 13. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 14. TYPICAL t_{RR}, t_A, t_B vs FORWARD CURRENT

Typical Performance Curves (Continued)



FIGURE 15. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC

Test Circuit



FIGURE 16. INDUCTIVE SWITCHING TEST CIRCUIT

HGTH20N40C1D, HGTH20N40E1D
HGTH20N50C1D, HGTH20N50E1D

20A, 400V and 500V N-Channel IGBTs with Anti-Parallel Ultrafast Diodes

December 1993

Features

- 20 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ 2.5V Max.
- T_{FALL} 1µs, 0.5µs
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

Applications

- Power Supplies
- Motor Drives
- Protective Circuits

Description

The HGTH20N40C1D, HGTH20N40E1D, HGTH20N50C1D, and HGTH20N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.

They are supplied in the JEDEC TO-218AC plastic package.

Package

JEDEC TO-218AC
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		HGTH20N40C1D HGTH20N40E1D	HGTH20N50C1D HGTH20N50E1D	UNITS
Collector-Emitter Voltage	V_{CES}	400	500	V
Collector-Gate Voltage R_{GE} = 1MΩ	V_{CGR}	400	500	V
Gate-Emitter Voltage	V_{GE}	±20	±20	V
Collector Current Continuous	I_C	20	20	A
Collector Current Pulsed	I_{CM}	35	35	A
Diode Forward Current Continuous at T_C = +25°C	I_{F25}	35	35	A
at T_J = +90°C	I_{F90}	20	20	A
Power Dissipation Total at T_C = +25°C	P_D	100	100	W
Power Dissipation Derating T_C > +25°C		0.8	0.8	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	°C

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2271.3**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTH20N40C1D, HGTH20N40E1D		HGTH20N50C1D, HGTH20N50E1D		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 1mA, V_{GE} = 0	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(TH)}$	V_{GE} = V_{CE}, I_C = 1mA	2.0	4.5	2.0	4.5	V
Zero Gate Voltage Collector Current	I_{CES}	V_{CE} = 400V, T_C = +25°C	-	250	-	-	µA
		V_{CE} = 500V, T_C = +25°C	-	-	-	250	µA
		V_{CE} = 400V, T_C = +125°C	-	1000	-	-	µA
		V_{CE} = 500V, T_C = +125°C	-	-	-	1000	µA
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V, V_{CE} = 0	-	100	-	100	nA
Collector-Emitter On Voltage	$V_{CE(ON)}$	I_C = 20A, V_{GE} = 10V	-	2.5	-	2.5	V
		I_C = 35A, V_{GE} = 20V	-	3.2	-	3.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	I_C = 10A, V_{CE} = 10V	-	6 (typ)	-	6 (typ)	V
On-State Gate Charge	$Q_{G(ON)}$	I_C = 10A, V_{CE} = 10V	-	33 (typ)	-	33 (typ)	nC
Turn-On Delay Time	$t_{D(ON)I}$	I_C = 20A, $V_{CE(CLP)}$ = 300V, L = 25µH, T_J = +100°C, V_{GE} = 10V, R_G = 25Ω	-	50	-	50	ns
Rise Time	t_{RI}		-	50	-	50	ns
Turn-Off Delay Time	$t_{D(OFF)I}$		-	400	-	400	ns
Fall Time	t_{FI}						
40E1D, 50E1D			680 (typ)	1000	680 (typ)	1000	ns
40C1D, 50C1D			400 (typ)	500	400 (typ)	500	ns
Turn-Off Energy Loss per Cycle (Off Switching Dissipation = W_{OFF} x Frequency)	W_{OFF}	I_C = 20A, $V_{CE(CLP)}$ = 300V, L = 25µH, T_J = +100°C, V_{GE} = 10V, R_G = 25Ω					
40E1D, 50E1D			1810 (typ)				µJ
40C1D, 50C1D			1070 (typ)				µJ
Thermal Resistance Junction-to-Case	$R_{θJC}$		-	1.25	-	1.25	°C/W
Diode Forward Voltage	V_{EC}	I_{EC} = 20A	-	2	-	2	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 20A, dI_{EC}/dt = 100A/µs	-	100	-	100	ns

Typical Performance Curves



FIGURE 1. MAX. SWITCHING CURRENT LEVEL. $R_G = 50\Omega$, $V_{GE} = 0V$ ARE THE MIN. ALLOWABLE VALUES



FIGURE 2. POWER DISSIPATION vs TEMPERATURE DERATING CURVE



FIGURE 3. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



FIGURE 4. TYPICAL TRANSFER CHARACTERISTICS



FIGURE 5. TYPICAL SATURATION CHARACTERISTICS



FIGURE 6. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE vs COLLECTOR CURRENT

Typical Performance Curves (Continued)



FIGURE 7. CAPACITANCE vs COLLECTOR-TO-EMITTER VOLTAGE

FIGURE 8. TYPICAL $V_{CE(ON)}$ vs TEMPERATURE

FIGURE 9. TYPICAL TURN-OFF DELAY TIME

FIGURE 10. TYPICAL INDUCTIVE SWITCHING WAVEFORMS

FIGURE 11. TYPICAL FALL TIME (I_C = 10A)

FIGURE 12. TYPICAL FALL TIME (I_C = 20A)

Typical Performance Curves (Continued)



FIGURE 13. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE



NOTE: For Turn-Off gate currents in excess of 3mA. V_{CE} Turn-Off is not accurately represented by this normalization.

FIGURE 14. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)



FIGURE 15. TYPICAL DIODE EMITTER-COLLECTOR VOLTAGE vs CURRENT



FIGURE 16. TYPICAL DIODE REVERSE RECOVERY TIME

Test Circuit



FIGURE 17. INDUCTIVE SWITCHING TEST CIRCUIT

HGTG24N60D1D

December 1993

24A, 600V N-Channel IGBT with Anti-Parallel Ultrafast Diode

Features

- **24 Amp, 600 Volt**
- **Latch Free Operation**
- **Typical Fall Time <500ns**
- **Low Conduction Loss**
- **With Anti-Parallel Diode**
- **t_{RR} < 60ns**

Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast (t_{RR} < 60ns) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specific

		HGTG24N60D1D	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector-Gate Voltage R_{GE} = 1MΩ	BV_{CGR}	600	V
Collector Current Continuous at T_C = +25°C	I_{C25}	40	A
at T_C = +90°C	I_{C90}	24	A
Collector Current Pulsed (Note 1)	I_{CM}	96	A
Gate-Emitter Voltage Continuous	V_{GES}	±25	V
Switching Safe Operating Area at T_J = +150°C	SSOA	60A at 0.8 BV_{CES}	-
Diode Forward Current at T_C = +25°C	I_{F25}	40	A
at T_C = +90°C	I_{F90}	24	A
Power Dissipation Total at T_C = +25°C	P_D	125	W
Power Dissipation Derating T_C > +25°C		1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125 inch from case for 5 seconds)	T_L	260	°C

NOTE: 1. Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2797.3**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	I_C = 280µA, V_{GE} = 0V		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	T_C = +25°C	-	-	280	µA
		V_{CE} = 0.8 BV_{CES}	T_C = +125°C	-	-	5.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}$, V_{GE} = 15V	T_C = +25°C	-	1.7	2.3	V
			T_C = +125°C	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	I_C = 250µA, $V_{CE} = V_{GE}$	T_C= +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	V_{GE} = ±20V		-	-	±500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}		-	6.3	-	V
On-State Gate Charge	$Q_{G(ON)}$	$I_C = I_{C90}$, V_{CE} = 0.5 BV_{CES}	V_{GE} = 15V	-	120	155	nC
			V_{GE} = 20V	-	155	200	nC
Current Turn-On Delay Time	$t_{D(ON)I}$	L = 500µH, $I_C = I_{C90}$, R_G = 25Ω, V_{GE} = 15V, T_J = +150°C, V_{CE} = 0.8 BV_{CES}		-	100	-	ns
Current Rise Time	t_{RI}			-	150	-	ns
Current Turn-Off Delay Time	$t_{D(OFF)I}$			-	700	900	ns
Current Fall Time	t_{FI}			-	450	600	ns
Turn-Off Energy (Note 1)	W_{OFF}			-	4.3	-	mJ
Thermal Resistance (IGBT)	$R_{\theta JC}$			-	-	1.00	°C/W
Thermal Resistance Diode	$R_{\theta JC}$			-	-	1.50	°C/W
Diode Forward Voltage	V_{EC}	I_{EC} = 24A		-	-	1.50	V
Diode Reverse Recovery Time	t_{RR}	I_{EC} = 24A, di/dt = 100A/µs		-	-	60	ns

NOTE: 1. Turn-off Energy Loss (W_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing idge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTG24N60D1D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)



FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

Typical Performance Curves (Continued)



FIGURE 3. DC COLLECTOR CURRENT vs CASE TEMPERATURE

FIGURE 4. FALL TIME vs COLLECTOR-EMITTER CURRENT

FIGURE 5. CAPACITANCE vs COLLECTOR-EMITTER VOLTAGE

FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)

FIGURE 7. SATURATION VOLTAGE vs COLLECTOR-EMITTER CURRENT

FIGURE 8. TURN-OFF SWITCHING LOSS vs COLLECTOR-EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 9. TURN-OFF DELAY vs COLLECTOR-EMITTER CURRENT



NOTE:
P_D = ALLOWABLE DISSIPATION P_C = CONDUCTION DISSIPATION

FIGURE 10. OPERATING FREQUENCY vs COLLECTOR-EMITTER CURRENT AND VOLTAGE



FIGURE 11. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 12. TYPICAL t_{RR}, t_A, t_B vs FORWARD CURRENT

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/t_{D(OFF)I}$. $t_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/W_{OFF}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{θJC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \bullet I_{CE})/2$. W_{OFF} is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A).

The switching power loss (Figure 10) is defined as $f_{MAX2} \bullet W_{OFF}$ Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

MCT/IGBT/DIODES 4

GENERAL PURPOSE DIODES

		PAGE
SELECTION GUIDE		4-2
GENERAL PURPOSE DIODE DATA SHEETS		
1N4245, 1N4246, 1N4247, 1N4248, 1N4249	1A, 200V - 1000V Diodes	4-3
1N5059, 1N5060, 1N5061, 1N5062	1A, 200V - 800V Diodes	4-6
1N5624, 1N5625, 1N5626, 1N5627	3A, 200V - 800V Diodes	4-9
A14A, A14C, A14E, A14F, A14P	1A, 50V - 1000V Diodes	4-12
A15A, A15F	3A, 50V - 100V Diodes	4-15
A114 Series	1A, 50V - 600V Diodes	4-18
A115 Series	3A, 50V - 600V Diodes	4-21
DB1 Series	1A, 50V - 1000V Single-Phase Full-Wave Bridge Rectifiers	4-24
GER4001 thru GER4007	1A, 50V - 1000V Diodes	4-27

Selection Guide

HARRIS STANDARD AND FAST RECOVERY RECTIFIER PRODUCT LINE

	DO-204				AL-3		BR-4
	$I_{F(AVG)}$				$I_{F(AVG)}$		$I_{F(AVG)}$
V_{RRM}	1A	1A	1A	1A	3A	3A	1A
50V	A14F		GER4001	A114F	A15F	A115F	DB1F
100V	A14A		GER4002	A114A	A15A	A115A	DB1A
150V							
200V	1N5059	1N4245	GER4003	A114B	1N5624	A115B	DB1B
300V	A14C			A114C		A115C	
400V	1N5060	1N4246	GER4004	A114D	1N5625	A115D	DB1D
500V	A14E			A114E		A115E	
600V	1N5061	1N4247	GER4005	A114M	1N5626	A115M	DB1M
800V	1N5062	1N4248	GER4006		1N5627		DB1N
1000V	A14P	1N4249	GER4007				DB1P
t_{RR}(μsec)	5/6	5		0.2	5	0.15/0.25	

1N4245, 1N4246, 1N4247 1N4248, 1N4249

December 1993

1A, 200V - 1000V Diodes

Features

- **High-Temperature Metallurgically Bonded, No Compression Contacts as Found in Diode-Constructed Rectifiers**
- **Glass-Passivated Junction**
- **1A Operation at T_A = 55°C with No Thermal Runaway**
- **Typical Reverse Current Less than 0. 5μA**
- **Exceeds Environmental Standard of MIL-STD-19500**
- **Hermetically Sealed Package**
- **High-Temperature Soldering Guaranteed: 350°C/10s/ 0.375 in. (9.5 mm) Lead Length**

Description

The 1N4245, 1N4246, 1N4247, 1N4248, and 1N4249 are glass-passivated "transient voltage protected", silicon rectifiers intended for general-purpose applications.

These rectifiers will dissipate up to 1000 watts in reverse direction without damage. Voltage transients generated by household or industrial power lines are dissipated.

These rectifiers are supplied in a JEDEC style DO-204 package.

Package

JEDEC STYLE DO-204
TOP VIEW



Symbol

4

GENERAL PURPOSE DIODES

Absolute Maximum Ratings Supply Frequency of 60Hz, Resistive or Inductive Loads (Note 1)

		1N4245	1N4246	1N4247	1N4248	1H4249	UNITS
Maximum Peak (Repetitive) Reverse Voltage	V_{RRM}	200	400	600	800	1000	V
Maximum RMS Input (Supply) Voltage For Resistive or Inductive Loads	V_{RMS}	140	280	420	560	700	V
Maximum DC Reverse (Blocking) Voltage	$V_{R(DC)}$	200	400	600	800	1000	V
Maximum Average Forward Current For Resistive or Inductive Loads, T_A = 55°C	I_O	1	1	1	1	1	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load, T_A = 55° C	I_{FSM}	50	50	50	50	50	A
Operating Temperature Range	T_{OPR}	-65 to +160	-65 to +160	-65 to +160	-65 to +160	-65 to +160	°C
Storage Temperature Range	T_{STG}	-65 to +200	-65 to +200	-65 to +200	-65 to +200	-65 to +200	°C

NOTE:

1. In accordance with JEDEC registration format.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2093.1**

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES MIN	TYP	MAX	UNITS
Maximum Instantaneous Forward-Voltage Drop (at 1A) (Note 1)	V_F	-	-	1.2	V
Maximum Reverse Current: (Note 1)					
At Maximum DC Reverse (Blocking) Voltage, T_A = +25°C	I_R	-	-	1	μA
At Maximum DC Reverse (Blocking) Voltage, T_A = +125°C	I_R	-	-	25	μA
At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm), T_A = 55°C	I_R	-	-	50	μA
Junction Capacitance (at 1MHz and Applied Reverse Voltage = 4V)	C_J	-	15	-	pF

NOTE:

1. In accordance with JEDEC registration format.

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC

4
GENERAL PURPOSE DIODES

1N5059, 1N5060 1N5061, 1N5062

December 1993

1A, 200V - 800V Diodes

Features

- **High-Temperature Metallurgically Bonded, No Compression Contacts as Found in Diode-Constructed Rectifiers**
- **Glass-Passivated Junction**
- **1A Operation at T_A = 100°C with No Thermal Runaway**
- **Low Reverse Current**
- **Exceeds Environmental Standard of MIL-STD-19500**
- **Hermetically Sealed Package**
- **High-Temperature Soldering Guaranteed: 300°C/10s/ 0.375 in. (9.5 mm) Lead Length**

Description

The 1N5059, 1N5060, 1N5061, and 1N5062 are glass-passivated "transient voltage protected," silicon rectifiers intended for general-purpose applications.

These rectifiers will dissipate up to 800 watts in reverse direction without damage. Voltage transients generated by household or industrial power lines are dissipated.

These rectifiers are supplied in a JEDEC style DO-204 pack-

Package

JEDEC STYLE DO-204
TOP VIEW

Symbol

Absolute Maximum Ratings Supply Frequency of 60Hz, Resistive or Inductive Loads

		1N5059	1N5060	1N5061	1N5062	UNITS
Maximum Peak (Repetitive) Reverse Voltage (Note 1)	V_{RRM}	200	400	600	800	V
Maximum RMS Input (Supply) Voltage For Resistive or Inductive Loads	V_{RMS}	140	280	420	560	V
Maximum DC Reverse (Blocking) Voltage (Note 1)	$V_{R(DC)}$	200	400	600	800	V
Maximum Average Forward Current (Note 1) For Resistive or Inductive Loads, T_A = +75°C	I_O	1	1	1	1	A
Maximum Peak Surge (Non Repetitive) Forward Current (Note 1) For 8.3ms Half Sine Wave, Superimposed on Rated Load	I_{FSM}	50	50	50	50	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

NOTE:

1. In accordance with JEDEC registration format.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2176.1**

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop (Note 1) At 1A, T_A = +75°C	V_F	-	-	1.2	V
Maximum Full-Load Reverse Current					
At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = +25°C	I_R	-	-	5	μA
At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = +175°C	I_R	-	-	150 (Note 2)	μA
Maximum Reverse Current: (Note 1)					
At Average DC Reverse (Blocking) Voltage, T_A = +25°C	I_R	-	-	5	μA
At Maximum DC Reverse (Blocking) Voltage, T_A = +175°C	I_R	-	-	300 (Note 3)	μA
Maximum Reverse Recovery Time					
At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	I_R	-	-	2	μs
Typical Junction Capacitance At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	15	-	pF

NOTES:

1. In accordance with JEDEC registration format.
2. 100μA for 1N5061 and 1N5062.
3. 200μA for 1N5061 and 1N5062.

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. MAXIMUM NON-REPETITIVE REVERSE AVALANCHE POWER



FIGURE 6. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC

1N5624, 1N5625 1N5626, 1N5627

December 1993

3A, 200V - 800V Diodes

Features

- **High Temperature Metallurgically Bbonded, No Compression Contacts as Found in Diode-Constructed Rectifiers**
- **Glass Passivated Junction**
- **3A Operation at T_A +70°C with No Thermal Runaway**
- **Low Reverse Leakage Current**
- **Exceeds Environmental Standard of MIL-STD-19500**
- **Hermetically Sealed Package**
- **High Temperature Soldering: 350° C/10s/0.375 In. (9.5mm) Lead Length**

Description

The 1N5624, 1N5625, 1N5626, and 1N5627 are glass-passivated "transient voltage protected," silicon rectifiers intended for general-purpose applications.

These rectifiers will dissipate up to 800 watts in reverse direction without damage. Voltage transients generated by household or industrial power lines are dissipated.

These rectifiers are supplied in a AL-3 package.

Package

AL-3
TOP VIEW



Symbol

4 GENERAL PURPOSE DIODES

Absolute Maximum Ratings For Single Phase, 60Hz, Half-Wave Resistive or Inductive Loads (Note 1)

		1N5624	1N5625	1N5626	1N5627	UNITS
Maximum Peak (Repetitive) Reverse Voltage (Note 2)	V_{RRM}	200	400	600	800	V
Maximum RMS Input (Supply) Voltage For Resistive or Inductive Loads	V_{RMS}	140	280	420	560	V
Maximum DC Reverse (Blocking) Voltage (Note 2)	$V_{R(DC)}$	200	400	600	800	V
Maximum Average Forward Current (Note 2) For Resistive or Inductive Loads, T_A = +75°C	I_O	3	3	3	3	A
Maximum Peak Surge Forward Current (Note 2) For 8.3ms Half Sine Wave, Superimposed on Rated Load	I_{FSM}	125	125	125	125	A
Operating Junction Temperature (Note 2)	T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C
Storage Temperature (Note 2)	T_{STG}	-65 to +200	-65 to +200	-65 to +200	-65 to +200	°C

NOTES:

1. For capacitive load derate current by 20%.
2. In accordance with JEDEC registration format.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2181.1**

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop (Note 1)					
At 3A, T_A = +25°C	V_F	-	-	1.0	V
At 3A, T_A = +70°C	V_F	-	-	0.95	V
Maximum Full-Load Reverse Current (Note 1) At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = +70°C	I_R	-	-	150 (Note 2)	µA
Maximum Reverse Current (Note 1)					
At Maximum DC Reverse (Blocking) Voltage, T_A = +25°C	I_R	-	-	5	µA
At Maximum DC Reverse (Blocking) Voltage, T_A = +175°C	I_R	-	-	300 (Note 3)	µA
Typical Junction Capacitance At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	40	-	pF

NOTES:

1. In accordance with JEDEC registration format.
2. 100µA for 1N5626 and 1N5627.
3. 200µA for 1N5624 and 1N5625.

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC

A14A, A14C, A14E A14F, A14P

December 1993

1A, 50V - 1000V Diodes

Features

- **High-Temperature Metallurgically Bonded, No Compression Contacts as Found in Diode-Constructed Rectifiers**
- **Glass-Passivated Junction**
- **1A Operation at T_A = 100°C with No Thermal Runaway**
- **Typical Reverse Current Less than 0. 5μA**
- **Exceeds Environmental Standard of MIL-STD-19500**
- **Hermetically Sealed Package**
- **High-Temperature Soldering Guaranteed: 350°C/10s/ 0.375 in. (9.5 mm) Lead Length**

Description

The Harris A14A, A14C, A14E, A14P are glass-passivated "transient voltage protected", silicon rectifiers intended for general-purpose applications.

These rectifiers will dissipate up to 1000 watts in reverse direction without damage. Voltage transients generated by household or industrial power lines are dissipated.

These rectifiers are supplied in a JEDEC style DO-204 package.

Package

JEDEC STYLE DO-204
TOP VIEW

Symbol



Absolute Maximum Ratings

For Single Phase, 60Hz, Half-Wave Resistive or Inductive Loads (Note 1)

	A14F	A14A	A14C	A14E	A14P	UNITS
Maximum Peak (Repetitive) Reverse Voltage . . . . V_{RRM}	50	100	300	500	1000	V
Maximum RMS Input (Supply) Voltage For Resistive or Inductive Loads. . . . . V_{RMS}	35	70	210	350	700	V
Maximum DC Reverse (Blocking) Voltage. . . . . $V_{R(DC)}$	50	100	300	500	1000	V
Maximum Average Forward Output Current For Resistive or Inductive Loads; T_A = 100°C. . . . . I_O	1	1	1	1	1	A
Maximum Peak Surge (Non-Repetitive) Forward Current: For 8.3ms Half Sine Wave, Superimposed on Rated Load . . . . I_{FSM}	50	50	50	50	50	A
Operating Junction and Storage Temperature . . . . . T_J, T_{STG}	-65 to +175	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

NOTE:

1. For capactive load derate current by 20%.

Copyright © Harris Corporation 1993

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop At 1A	V_F	-	-	1.2 (Note 1)	V
Maximum Full-Load Reverse Current At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = 100°C	I_R	-	-	200	µA
Maximum Reverse Current At Maximum DC Reverse (Blocking) Voltage	I_R	-	-	2	µA
Maximum Reverse Recovery Time At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	2	µs
Typical Junction Capacitance At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	15	-	pF

NOTE:
1. 1.1V for A14C, A14E, and A14P

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE NON-REPETITIVE FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC

A15A, A15F

December 1993

3A, 50V - 100V Diodes

Features

- **High-Temperature Metallurgically Bonded, No Compression Contacts as Found in Diode-Constructed Rectifiers**
- **Glass-Passivated Junction**
- **3A Operation at T_A = 70°C with No Thermal Runaway**
- **Low Reverse Current**
- **Exceeds Environmental Standard of MIL-STD-19500**
- **Hermetically Sealed Package**
- **High-Temperature Soldering: 350°C/10s/0.375 in. (9.5 mm) Lead Length**

Description

The A15A and A15F are glass-passivated "transient voltage protected", silicon rectifiers intended for general-purpose applications.

These rectifiers will dissipate up to 100 watts in reverse direction without damage. Voltage transients generated by household or industrial power lines are dissipated.

These rectifiers are supplied in a AL-3 package.

Package

AL-3
TOP VIEW



Symbol

4

GENERAL PURPOSE DIODES

Absolute Maximum Ratings Supply Frequency of 60Hz, Resistive or Inductive Loads (Note 1)

		A15F	A15A	UNITS
Maximum Peak (Repetitive) Reverse Voltage	V_{RRM}	50	100	V
Maximum RMS Input (Supply) Voltage	V_{RMS}	35	70	V
Maximum DC Reverse (Blocking) Voltage	$V_{R(DC)}$	50	100	V
Maximum Average Forward Output Current Lead Length = 0.375 in. (9.5mm); T_A = 70°C	I_O	3	3	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load,	I_{FSM}	125	125	A
Operating Junction and Storage Temperature	T_J, T_{STG}	-65 to +175	-65 to +175	°C

NOTE:

1. For capacitive load derate current by 20%.

Copyright © Harris Corporation 1993

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop at 3A	V_F	-	-	1.2	V
Maximum Full-Load Reverse Current					
At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm), T_A = 70°C	I_R	-	-	200	µA
Maximum Reverse Current					
At Maximum DC Reverse (blocking) Voltage	I_R	-	-	5	µA
Maximum Reverse Recovery Time					
At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	3	µs
Typical Junction Capacitance					
At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	40	-	pF

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC

A114 Series

December 1993

1A, 50V - 600V Diodes

Features

- Glass Passivated Junction
- Fast Recovery Times
- Low Forward Voltage Drop, High-Current Capability
- Low Reverse Current Leakage
- High Surge Current Capability

Description

The Harris A114A, A114B, A114C, A114D, A114E, A114F, and A114M are fast-recovery silicon rectifiers (t_{RR} = 200ns max.) featuring low forward voltage drop, high-current capability. They use glass passivated epitaxial construction.

These rectifiers are intended for TV deflection, inverter, high-frequency power supplies, energy recovery, and output rectification.

These types are supplied in unitized-glass hermetically-sealed JEDEC Style DO-204 package.

Package



Symbol

Absolute Maximum Ratings

For Single Phase, 60Hz, Half-Wave Resistive or Inductive Loads (Note 1)

	A114F	A114A	A114B	A114C	A114D	A114E	A114M	UNITS
Maximum Peak (Repetitive) Reverse Voltage .... V_{RRM}	50	100	200	300	400	500	600	V
Maximum RMS Input (Supply) Voltage .... V_{RMS}	35	70	140	210	280	350	420	V
Maximum DC Reverse (Blocking) Voltage .... $V_{R(DC)}$	50	100	200	300	400	500	600	V
Maximum Average Forward Output Current Lead Length = 0.375in. (9.5mm); T_A = -55°C.............................. I_O	1	1	1	1	1	1	1	A
Maximum Peak Surge (Non-Repetitive) Forward Current: For 8.3ms Half Sine Wave, Superimposed on Rated Load............. I_{FSM}	30	30	30	30	30	30	30	A
Operating Junction and Storage Temperature .... T_J, T_{STG}				-65 to +175				°C

NOTE:

1. For capacitive load derate current by 20%.

Copyright © Harris Corporation 1993

File Number **2179.1**

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop At 1A	V_F	-	-	1.3	V
Maximum Full-Load Reverse Current At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = +25°C	I_R	-	-	1	µA
At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = +150°C	I_R	-	-	100	µA
Maximum DC Reverse Current at Maximum DC Reverse (Blocking) Voltage	I_R	-	-	2	µA
Maximum Reverse Recovery Time At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	150 (Note 1)	µs
Typical Junction Capacitance At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	10	-	pF

NOTE:

1. 200ns for A115M

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC



FIGURE 6. REVERSE-RECOVERY TIME WAVEFORM



NOTES:
1. RISE TIME = 7ns MAX., INPUT IMPEDANCE = 1MΩ, 22pF
2. RISE TIME = 10ns MAX., SOURCE IMPEDANCE = 50Ω

FIGURE 7. REVERSE-RECOVERY TIME TEST CIRCUIT

A115 Series

December 1993

3A, 50V - 600V Diodes

Features

- **Glass Passivated Junction**
- **Fast Recovery Times**
- **Low Forward Voltage Drop, High-Current Capability**
- **Low Reverse Current Leakage**
- **High Surge Current Capability**

Description

The Harris A115A, A115B, A115C, A115D, A115E, A115F, and A115M are fast-recovery silicon rectifiers (t_{RR} = 250ns max.) featuring low forward voltage drop, high-current capability. They use glass passivated epitaxial construction.

These rectifiers are intended for TV deflection, inverter, high-frequency power supplies, energy recovery, and output rectification.

These types are supplied in unitized-glass hermetically-sealed AL-3 package.

Package



Symbol



4 GENERAL PURPOSE DIODES

Absolute Maximum Ratings For Single Phase, 60Hz, Half-Wave Resistive or Inductive Loads (Note 1)

	A115F	A115A	A115B	A115C	A115D	A115E	A115M	UNITS
Maximum Peak (Repetitive) Reverse Voltage ..... V_{RRM}	50	100	200	300	400	500	600	V
Maximum RMS Input (Supply) Voltage ..... V_{RMS}	35	70	140	210	280	350	420	V
Maximum DC Reverse (Blocking) Voltage ..... $V_{R(DC)}$	50	100	200	300	400	500	600	V
Maximum Average Forward Output Current Lead Length = 0.375in. (9.5mm); T_A = -55°C ..... I_O	3	3	3	3	3	3	3	A
Maximum Peak Surge (Non-Repetitive) Forward Current: For 8.3ms Half Sine Wave, Superimposed on Rated Load ..... I_{FSM}	100	100	100	100	100	100	100	A
Operating Junction and Storage Temperature ..... T_J, T_{STG}				-65 to +175				°C

NOTE:

1. For capacitive load derate current by 20%.

Copyright © Harris Corporation 1993

File Number **2180.1**

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES MIN	TYP	MAX	UNITS
Maximum Instantaneous Forward-Voltage Drop At 3A	V_F	-	-	1.3	V
Maximum Full-Load Reverse Current					
At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = +25°C	I_R	-	-	2	μA
At Average Full-Cycle, Lead Length = 0.375 in. (9.5mm) T_A = +150°C	I_R	-	-	100	μA
Maximum DC Reverse Current at Maximum DC Blocking Voltage	I_R	-	-	5	μA
Maximum Reverse Recovery Time					
At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	150 (Note 1)	μs
Typical Junction Capacitance At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	40	-	pF

NOTE:

1. 250ns for A115M

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC



FIGURE 6. REVERSE-RECOVERY TIME WAVEFORM



NOTES:
1. RISE TIME = 7ns MAX., INPUT IMPEDANCE = 1MΩ, 22pF
2. RISE TIME = 10ns MAX., SOURCE IMPEDANCE = 50Ω

FIGURE 7. REVERSE-RECOVERY TIME TEST CIRCUIT

DB1 Series

1A, 50V - 1000V Single-Phase Full-Wave Bridge Rectifiers

December 1993

Features

- **Glass-Passivated Construction**
- **Surge Ratings: 50A**
- **Designed for PC Board Mounting**
- **UL Recognized Package Material**
- **Exceeds Environmental Standard of MIL-STD-19500**

Description

The DB1 Series are full-wave bridge silicon rectifiers intended for low power rectification.

These bridge rectifiers are supplied in BR-4 compact plastic package.

Package

BR-4
TOP VIEW



Symbol



Absolute Maximum Ratings For Single Phase, 60Hz, Half-Wave Resistive or Inductive Loads (Note 1)

		DB1F	DB1A	DB1B	DB1D	DB1M	DB1N	DB1P	UNITS
Maximum Peak (Repetitive) Reverse Voltage	V_{RRM}	50	100	200	400	600	800	1000	V
Maximum RMS Bridge Input (Supply) Voltage	V_{RMS}	35	70	140	280	420	560	700	V
Maximum DC Reverse (Blocking) Voltage	$V_{R(DC)}$	50	100	200	400	600	800	1000	V
Maximum Average Forward Current For Resistive or Inductive Loads, $T_A = 40^oC$	I_O	1	1	1	1	1	1	1	A
Maximum Peak Surge Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load	I_{FSM}	50	50	50	50	50	50	50	A
Fusing Current (For Bridge Rectifier Protection) $T_J = -55^oC$, t = 1 to 8.35ms	I^2t	10	10	10	10	10	10	10	A^2s
Operating Junction and Storage Temperature	T_J, T_{STG}				-55 to +150				^oC

NOTE:

1. For capacitive load derate current by 20% or use conduction angle data (derating curve) Figure 5.

Copyright © Harris Corporation 1993

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop (per Bridge Element) At 1A	V_F	-	-	1.1	V
Maximum Reverse Current					
At Maximum DC Reverse (Blocking) Voltage T_J = +25°C		-	-	10	µA
At Maximum DC Reverse (Blocking) Voltage T_J = +125°C	I_R	-	-	0.5	mA
Typical Junction Capacitance (per Bridge Element)					
Measured at 2MHz, Applied Reverse Voltage = 4V	C_J	-	25	-	pF
Typical Thermal Resistance					
Junction-to-Ambient, PC Board Mounted	$R_{\theta JA}$	-	80	-	°C/W

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL PERCENT OF AVERAGE FORWARD CURRENT CHARACTERISTIC (DERATING CURVE FOR SHORTENED CONDUCTION ANGLE)

GER4001 thru GER4007

December 1993

1A, 50V - 1000V Diodes

Features

- **High-Temperature Metallurgically Bonded, No Compression Contacts as Found in Diode-Constructed Rectifiers**
- **Glass-Passivated Junction**
- **1A Operation at T_A = 100°C with No Thermal Runaway**
- **Low Reverse Current**
- **Exceeds Environmental Standard of MIL-STD-19500**
- **Hermetically Sealed Package**
- **High-Temperature Soldering 350°C/10s/0.375 in. (9.5 mm) Lead Length**

Description

The GER4001 - GER4007 are glass-passivated "transient voltage protected", silicon rectifiers intended for general-purpose applications.

These rectifiers will dissipate up to 1000 watts in reverse direction without damage. Voltage transients generated by household or industrial power lines are dissipated.

These rectifiers are supplied in a JEDEC style DO-204 package.

Package



Symbol

Absolute Maximum Ratings For Single Phase, 60Hz, Half-Wave Resistive or Inductive Loads

	GER4001	GER4002	GER4003	GER4004	GER4005	GER4006	GER4007	UNITS
Maximum Peak (Repetitive) Reverse Voltage . . . . . V_{RRM}	50	100	200	400	600	800	1000	V
Maximum RMS Supply Voltage For Resistive or Inductive Loads. . . . . V_{RMS}	35	70	140	280	420	560	700	V
Maximum DC Reverse (Blocking) Voltage . . . . . $V_{R(DC)}$	50	100	200	400	600	800	1000	V
Maximum Average Forward Output Current For Resistive or Inductive Loads, T_A = 100°C . . . . . I_O	1	1	1	1	1	1	1	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed On Rated Load . . . . . I_{FSM}	50	50	50	50	50	50	50	A
Operating Junction and Storage Temperature . . . . . T_J, T_{STG}				-65 to +175				°C

Copyright © Harris Corporation 1993

File Number **2177.1**

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop At 1A	V_F	-	-	1.2 (Note 1)	V
Maximum Full-Load Reverse Current At Average Full-Ccycle, Lead Length = 0.375 in. (9.5mm), T_A = 100°C	I_R	-	-	200	µA
Maximum Reverse Current At Maximum DC Reverse (Blocking) Voltage	I_R	-	-	2	µA
Maximum Reverse Recovery Time At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	2	µs
Typical Junction Capacitance At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	15	-	pF

NOTE:

1. 1.1V for GER4003 - GER4007

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC

MCT/IGBT/DIODES 5

ULTRAFAST SINGLE DIODES

		PAGE
SELECTION GUIDE		5-3
ULTRAFAST SINGLE DIODE DATA SHEETS		
A214 Series	2A, 50V - 200V Ultrafast Diodes	5-5
A315 Series	3A, 50V - 200V Ultrafast Diodes	5-8
GE1001, GE1002, GE1003, GE1004	1A, 50V - 200V Ultrafast Diodes	5-11
GE1101, GE1102, GE1103, GE1104	2.5A, 50V - 200V Ultrafast Diodes	5-14
GE1301, GE1302, GE1303, GE1304	6A, 50V - 200V Ultrafast Diodes	5-17
RURD410, RURD415, RURD420, RURD410S, RURD415S, RURD420S	4A, 100V - 200V Ultrafast Diodes	5-20
RURD440, RURD450, RURD460, RURD440S, RURD450S, RURD460S	4A, 400V - 600V Ultrafast Diodes	5-24
MUR810, RURP810, MUR815, RURP815, MUR820, RURP820	8A, 100V - 200V Ultrafast Diodes	5-28
MUR840, RURP840, MUR850, RURP850, MUR860, RURP860	8A, 400V - 600V Ultrafast Diodes	5-30
MUR870E, MUR880E, MUR890E, MUR8100E, RURP870, RURP880, RURP890, RURP8100	8A, 700V - 1000V Ultrafast Diodes	5-33
MUR1510, RURP1510, MUR1515, RURP1515, MUR1520, RURP1520	15A, 100V - 200V Ultrafast Diodes	5-36
MUR1540, RURP1540, MUR1550, RURP1550, MUR1560, RURP1560	15A, 400V - 600V Ultrafast Diodes	5-39
RURP1570, RURP1580, RURP1590, RURP15100	15A, 700V - 1000V Ultrafast Diodes	5-42

Ultrafast Single Diodes (Continued)

		PAGE
RURP3010, RURP3015, RURP3020	30A, 100V - 200V Ultrafast Diodes	5-45
RURP3040, RURP3050, RURP3060	30A, 400V - 600V Ultrafast Diodes	5-48
RURP3070, RURP3080, RURP3090, RURP30100	30A, 700V - 1000V Ultrafast Diodes	5-51
RURP30120	30A, 1200V Ultrafast Diode	5-54
RURG3010, RURG3015, RURG3020	30A, 100V - 200V Ultrafast Diodes	5-57
RURG3040, RURG3050, RURG3060	30A, 400V - 600V Ultrafast Diodes	5-60
RURG3070, RURG3080, RURG3090, RURG30100	30A, 700V - 1000V Ultrafast Diodes	5-63
RURG30120	30A, 1200V Ultrafast Diode	5-66
RURG5040, RURG5050, RURG5060	50A, 400V - 600V Ultrafast Diodes	5-69
RURG5070, RURG5080, RURG5090, RURG50100	50A, 700V - 1000V Ultrafast Diodes	5-72
RURG75120	75A, 1200V Ultrafast Diode	5-75
RURG8040, RURG8050, RURG8060	80A, 400V - 600V Ultrafast Diodes	5-78
RURG8070, RURG8080, RURG8090, RURG80100	80A, 700V - 1000V Ultrafast Diodes	5-81
RURU5040, RURU5050, RURU5060	50A, 400V - 600V Ultrafast Diodes	5-84
RURU5070, RURU5080, RURU5090, RURU50100	50A, 700V - 1000V Ultrafast Diodes	5-87
RURU75120	75A, 1200V Ultrafast Diode	5-90
RURU8040, RURU8050, RURU8060	80A, 400V - 600V Ultrafast Diodes	5-93
RURU8070, RURU8080, RURU8090, RURU80100	80A, 700V - 1000V Ultrafast Diodes	5-96
RURU10040, RURU10050, RURU10060	100A, 400V - 600V Ultrafast Diodes	5-99
RURU100120	100A, 1200V Ultrafast Diode	5-102
RURU15040, RURU15050, RURU15060	150A, 400V - 600V Ultrafast Diodes	5-105
RURU15070, RURU15080, RURU15090, RURU150100	150A, 700V - 1000V Ultrafast Diodes	5-108

Selection Guide

HARRIS ULTRAFAST RECOVERY RECTIFIER PRODUCT LINE

	DO-204			AL-4		TO-251		TO-252	
	$I_{F(AVG)}$			$I_{F(AVG)}$		$I_{F(AVG)}$	$I_{F(AVG)}$	$I_{F(AVG)}$	$I_{F(AVG)}$
V_{RRM}	1A	2A	2.5A	3A	6A/5A	4A	6A	4A	6A
50V	GE1001	A214F	GE1101	A315F	GE1301				
100V	GE1002	A214A	GE1102	A315A	GE1302	RURD410	RURD610	RURD410S	RURD610S
150V	GE1003	A214G	GE1103	A315G	GE1303	RURD415	RURD615	RURD415S	RURD615S
200V	GE1004	A214B	GE1104	A315B	GE1304	RURD420	RURD620	RURD420S	RURD620S
400V						RURD440	RURD640	RURD440S	RURD640S
500V						RURD450	RURD650	RURD450S	RURD650S
600V						RURD460	RURD660	RURD460S	RURD660S
700V									
800V									
900V									
1000V									
1200V						RURD4120	RURD6120	RURD4120S	RURD6120S

SHADING = Future Product Offerings

Selection Guide (Continued)

HARRIS ULTRAFAST RECOVERY RECTIFIER PRODUCT LINE

	TO-220AC			2 LEAD TO-247			SINGLE LEAD TO-218			
	$I_{F(AVG)}$			$I_{F(AVG)}$			$I_{F(AVG)}$			
V_{RRM}	8A	15A	30A	30A	50A	75A/80A	50A	75A/80A	100A	150A
100V	MUR810 RURP810	MUR1510 RURP1510	RURP3010	RURG3010						
150V	MUR815 RURP815	MUR1515 RURP1515	RURP3015	RURG3015						
200V	MUR820 RURP820	MUR1520 RURP1520	RURP3020	RURG3020						
400V	MUR840 RURP840	MUR1540 RURP1540	RURP3040	RURG3040	RURG5040	RURG8040	RURU5040	RURU8040	RURU10040	RURU15040
500V	MUR850 RURP850	MUR1550 RURP1550	RURP3050	RURG3050	RURG5050	RURG8050	RURU5050	RURU8050	RURU10050	RURU15050
600V	MUR860 RURP860	MUR1560 RURP1560	RURP3060	RURG3060	RURG5060	RURG8060	RURU5060	RURU8060	RURU10060	RURU15060
700V	MUR870E RURP870	RURP1570	RURP3070	RURG3070	RURG5070	RURG8070	RURU5070	RURU8070	RURU10070	RURU15070
800V	MUR880E RURP880	RURP1580	RURP3080	RURG3080	RURG5080	RURG8080	RURU5080	RURU8080	RURU10080	RURU15080
900V	MUR890E RURP890	RURP1590	RURP3090	RURG3090	RURG5090	RURG8090	RURU5090	RURU8090	RURU10090	RURU15090
1000V	MUR8100E RURP8100	RURP15100	RURP30100	RURG30100	RURG50100	RURG80100	RURU50100	RURU80100	RURU100100	RURU150100
1200V	RURP8120	RURP15120	RURP30120	RURG30120	RURG50120	RURG75120	RURU50120	RURU75120	RURU100120	RURU150120

SHADING = Future Product Offerings

A214 Series

December 1993

2A, 50V - 200V Ultrafast Diodes

Features

- Glass-Passivated Junction
- Ultra-Fast Recovery Times
- Low Forward Voltage Drop, High-Current Capability
- Low Leakage Current
- High Surge Current Capability

Description

The A214A, A214B, A214F, and A214G are ultra-fast recovery silicon rectifiers (t_{RR} = 35ns max.) featuring low forward voltage drop, high-current capability. They use glass passivated epitaxial construction.

These rectifiers are intended for TV deflection, inverter, high-frequency power supplies, energy recovery, and output rectification.

These types are supplied in unitized-glass hermetically-sealed JEDEC style DO-204 package.

Package



Symbol

5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings

Supply Frequency of 60Hz, Resistive or Inductive Loads

		A214F	A214A	A214G	A214B	UNITS
Maximum Peak Repetitive Reverse Voltage	V_{RRM}	50	100	150	200	V
Maximum RMS Input (Supply) Voltage	V_{RMS}	35	70	105	105	V
Maximum DC Reverse (Blocking) Voltage	$V_{R(DC)}$	50	100	150	200	V
Maximum Average Forward Current Lead Length = 0.375 in. (9.5mm); T_A = 55°C	I_O	2	2	2	2	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load,	I_{FSM}	50	50	50	50	A
Operating Junction and Storage Temperature	T_J, T_{STG}	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications $T_A = +25^oC$, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop at 2A	V_F	-	-	0.95	V
Maximum Reverse Current					
At Maximum DC Reverse (Blocking) Voltage, $T_A = +25^oC$	I_R	-	-	2	µA
At Maximum DC Reverse (Blocking) Voltage, $T_A = +150^oC$	I_R	-	-	50	µA
Maximum Reverse Recovery Time					
At $I_F = 0.5A$, $I_R = 1A$, $I_{RR} = 0.25A$	t_{RR}	-	-	35	ns
Typical Junction Capacitance					
At 1MHz and Applied Reverse Voltage = 4V	C_J	-	45	-	pF
Thermal Resistance					
Junction-to-Ambient at 0.375 in. (9.5mm) Lead Length	$R_{\theta JA}$	-	60	-	°C/W

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC

FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. REVERSE-RECOVERY TIME WAVEFORM



FIGURE 6. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC



NOTES:
1. RISE TIME = 7ns MAX., INPUT IMPEDANCE = 1MΩ, 22pF
2. RISE TIME = 10ns MAX., SOURCE IMPEDANCE = 50Ω

FIGURE 7. REVERSE-RECOVERY TIME TEST CIRCUIT

5

ULTRAFAST SINGLE DIODES

A315 Series

December 1993

3A, 50V - 200V Ultrafast Diodes

Features

- Glass Passivated Junction
- Ultra-Fast Recovery Times
- Low Forward Voltage Drop, High-Current Capability
- Low Leakage Current
- High Surge Current Capability

Description

The A315A, A315B, A315F, and A315G are ultra-fast recovery silicon rectifiers (t_{RR} = 35ns max.) featuring low forward voltage drop, high-current capability. They use glass passivated epitaxial construction.

These rectifiers are intended for TV deflection, inverter, high-frequency power supplies, energy recovery, and output rectification.

These types are supplied in unitized-glass hermetically-sealed AL-4 package.

Package



Symbol

Absolute Maximum Ratings

Supply Frequency of 60Hz, Resistive or Inductive Loads (Note 1)

	A315F	A315A	A315G	A315B	UNITS
Maximum Peak Repetitive Reverse Voltage . . . . . V_{RRM}	50	100	150	200	V
Maximum RMS Input (Supply) Voltage . . . . . V_{RMS}	35	70	105	105	V
Maximum DC Reverse (Blocking) Voltage . . . . . $V_{R(DC)}$	50	100	150	200	V
Maximum Average Forward Current Lead Length = 0.375 in. (9.5mm); T_A = 55°C . . . . . I_O	3	3	3	3	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load, T_L = 55°C . . . . . I_{FSM}	135	135	135	135	A
Operating Junction and Storage Temperature . . . . . T_J, T_{STG}	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

NOTE:

1. For capacitive load derate current by 20%.

Copyright © Harris Corporation 1993

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES MIN	TYP	MAX	UNITS
Maximum Instantaneous Forward-Voltage Drop At 3A	V_F	-	-	0.95	V
Maximum Reverse Current At Maximum DC Reverse (Blocking) Voltage, T_A = +25°C	I_R	-	-	3	µA
At Maximum DC Reverse (Blocking) Voltage, T_A = +150°C	I_R	-	-	50	µA
Maximum Reverse Recovery Time At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	35	ns
Typical Junction Capacitance At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	100	-	pF

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. REVERSE-RECOVERY TIME WAVEFORM



FIGURE 6. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC



NOTES:
1. RISE TIME = 7ns MAX., INPUT IMPEDANCE = 1MΩ, 22pF
2. RISE TIME = 10ns MAX., SOURCE IMPEDANCE = 50Ω

FIGURE 7. REVERSE-RECOVERY TIME TEST CIRCUIT

GE1001, GE1002 GE1003, GE1004

December 1993

1A, 50V - 200V Ultrafast Diodes

Features:

- Glass Passivated Junction
- Ultra-Fast Recovery Times
- Low Forward Voltage Drop, High-Current Capability
- Low Reverse Current Leakage
- High Surge Current Capability

Description

The GE1001, GE1002, GE1003, and GEI004 are ultra-fast-recovery silicon rectifiers (t_{RR} = 35ns max.) featuring low forward voltage drop, high-current capability. They use glass passivated epitaxial construction.

These rectifiers are intended for TV deflection, inverter, high-frequency power supplies, energy recovery, and output rectification.

These types are supplied in unitized-glass hermetically-sealed JEDEC style DO-204 package.

Package



Symbol

5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings Supply Frequency of 60Hz, Resistive or Inductive Loads, Note 1

		GE1001	GE1002	GE1003	GE1004	UNITS
Maximum Peak Repetitive Reverse Voltage	V_{RRM}	50	100	150	200	V
Maximum RMS Input (Supply) Voltage	V_{RMS}	35	70	105	140	V
Maximum DC Reverse (Blocking) Voltage	$V_{R(DC)}$	50	100	150	200	V
Maximum Average Forward Output Current Lead Length = 0.375 in. (9.5mm); T_A = 55°C	I_O	1	1	1	1	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load,	I_{FSM}	30	30	30	30	A
Operating Junction and Storage Temperature	T_J, T_{STG}	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

NOTE:

1. For capacitive load derate current by 20%.

Copyright © Harris Corporation 1993

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop at 1A	V_F	-	-	0.95	V
Maximum Reverse Current					
At Maximum DC Reverse (Blocking) Voltage, T_A = +25°C	I_R	-	-	2	µA
At Maximum DC Reverse (Blocking) Voltage, T_A = +150°C	I_R	-	-	50	µA
Maximum Reverse Recovery Time					
At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	35	ns
Typical Junction Capacitance					
At Frequency 1MHz and Applied Reverse Voltage = 4V	C_J	-	45	-	pF
Thermal Resistance					
Junction-to-Ambient at 0.375 in. (9.5mm) Lead Length	$R_{\theta JA}$	-	-	65	°C/W

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. JUNCTION CAPACITANCE vs REVERSE VOLTAGE

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. REVERSE-RECOVERY TIME WAVEFORM



FIGURE 6. PEAK SURGE CAPABILITY vs NUMBER OF CYCLES



NOTES:
1. RISE TIME = 7ns MAX., INPUT IMPEDANCE = 1MΩ, 22pF
2. RISE TIME = 10ns MAX., SOURCE IMPEDANCE = 50Ω

FIGURE 7. REVERSE-RECOVERY TIME TEST CIRCUIT

GE1101, GE1102 GE1103, GE1104

December 1993

2.5A, 50V - 200V Ultrafast Diodes

Features

- **Glass Passivated Junction**
- **Ultra-Fast Recovery Times**
- **Low Forward Voltage Drop, High-Current Capability**
- **Low Reverse Current Leakage**
- **High Surge Current Capability**

Description

The GE1101, GE1102, GE1103, and GE1104 are ultra-fast-recovery silicon rectifiers (t_{RR} = 35ns max.) featuring low forward voltage drop, high-current capability. They use glass passivated epitaxial construction.

These rectifiers are intended for TV deflection, inverter, high-frequency power supplies, energy recovery, and output rectification.

These types are supplied in unitized-glass hermetically-sealed JEDEC style DO-204 package.

Package

JEDEC STYLE DO-204
TOP VIEW



Symbol



Absolute Maximum Ratings Supply Frequency of 60Hz, Resistive or Inductive Loads (Note 1)

	GE1101	GE1102	GE1103	GE1104	UNITS
Maximum Peak Repetitive Reverse Voltage . . . . V_{RRM}	50	100	150	200	V
Maximum RMS Input (Supply) Voltage . . . . V_{RMS}	35	70	105	140	V
Maximum DC Reverse (Blocking) Voltage . . . . $V_{R(DC)}$	50	100	150	200	V
Maximum Average Forward Output Current Lead Length = 0.375 in. (9.5mm); T_A = +55°C . . . . I_O	2.5	2.5	2.5	2.5	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load . . . . . . I_{FSM}	50	50	50	50	A
Operating Junction and Storage Temperature . . . . T_J, T_{STG}	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

NOTE:

1. For capacitive load derate current by 20%.

Copyright © Harris Corporation 1993

File Number **2165.1**

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES MIN	TYP	MAX	UNITS
Maximum Instantaneous Forward-Voltage Drop at 2A	V_F	-	-	0.95	V
Maximum Reverse Current					
At Maximum DC Reverse (Blocking) Voltage, T_A = +25°C	I_R	-	-	2	μA
At Maximum DC Reverse (Blocking) Voltage, T_A = +150°C	I_R	-	-	50	μA
Maximum Reverse Recovery Time					
At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	35	ns
Typical Junction Capacitance					
At Frequency 1MHz and Applied Reverse Voltage = 4V	C_J	-	45	-	pF
Thermal Resistance					
Junction-to-Ambient at 0.375 in. (9.5mm) Lead Length	$R_{θJA}$	-	60	-	°C/W

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. REVERSE-RECOVERY TIME WAVEFORM



FIGURE 6. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC



NOTES:
1. RISE TIME = 7ns MAX., INPUT IMPEDANCE = 1MΩ, 22pF
2. RISE TIME = 10ns MAX., SOURCE IMPEDANCE = 50Ω

FIGURE 7. REVERSE-RECOVERY TIME TEST CIRCUIT

GE1301, GE1302 GE1303, GE1304

December 1993

6A, 50V - 200V Ultrafast Diodes

Features

- **Glass-Passivated Junction**
- **Ultra-Fast Recovery Times**
- **Low Forward Voltage Drop, High-Current Capability**
- **Low Leakage Current**
- **High Surge Current Capability**

Description

The GE1301, GE1302, GE1303, and GE1304 are ultra-fast recovery silicon rectifiers (t_{RR} = 35ns max.) featuring low forward voltage drop, high-current capability. They use glass-passivated epitaxial construction.

These rectifiers are intended for TV deflection, inverter, high-frequency power supplies, energy recovery, and output rectification.

These types are supplied in unitized-glass hermetically-sealed AL-4 package.

Package



Symbol

Absolute Maximum Ratings Supply Frequency of 60Hz, Resistive or Inductive Loads (Note 1)

	GE1301	GE1302	GE1303	GE1304	UNITS
Maximum Peak Repetitive Reverse Voltage .... V_{RRM}	50	100	150	200	V
Maximum RMS Input (Supply) Voltage .... V_{RMS}	35	70	105	140	V
Maximum DC Reverse (Blocking) Voltage.................. $V_{R(DC)}$	50	100	150	200	V
Maximum Average Forward Output Current Lead Length = 0.375 in. (9.5mm); T_A = +55°C .... I_O	6	6	6	6	A
Maximum Peak Surge (Non-Repetitive) Forward Current For 8.3ms Half Sine Wave, Superimposed on Rated Load ...... I_{FSM}	150	150	150	150	A
Operating Junction and Storage Temperature.............. T_J, T_{STG}	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

NOTE:

1. For capacitive load derate current by 20%.

5 ULTRAFAST SINGLE DIODES

Copyright © Harris Corporation 1993

Electrical Specifications T_A = +25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS FOR ALL TYPES			UNITS
		MIN	TYP	MAX	
Maximum Instantaneous Forward-Voltage Drop at 2A	V_F	-	-	0.975	V
Maximum Reverse Current					
At Maximum DC Reverse (Blocking) Voltage, T_A = +25°C	I_R	-	-	5	μA
At Maximum DC Reverse (Blocking) Voltage, T_A = +150°C	I_R	-	-	50	μA
Maximum Reverse Recovery Time					
At I_F = 0.5A, I_R = 1A, I_{RR} = 0.25A	t_{RR}	-	-	35	ns
Typical Junction Capacitance					
At Frequency = 1MHz and Applied Reverse Voltage = 4V	C_J	-	100	-	pF
Thermal Resistance					
Junction-to-Lead at 0.375 in. (9.5mm)	$R_{\theta JA}$	-	16	-	°C/W

Typical Performance Curves



FIGURE 1. MAXIMUM AVERAGE FORWARD OUTPUT CURRENT CHARACTERISTIC



FIGURE 2. MAXIMUM PEAK SURGE (NON-REPETITIVE) FORWARD CURRENT CHARACTERISTIC

Typical Performance Curves (Continued)



FIGURE 3. TYPICAL INSTANTANEOUS FORWARD CURRENT CHARACTERISTIC



FIGURE 4. TYPICAL REVERSE LEAKAGE CURRENT CHARACTERISTICS



FIGURE 5. REVERSE-RECOVERY TIME WAVEFORM



FIGURE 6. TYPICAL JUNCTION CAPACITANCE CHARACTERISTIC



NOTES:
1. RISE TIME = 7ns MAX., INPUT IMPEDANCE = 1MΩ, 22pF
2. RISE TIME = 10ns MAX., SOURCE IMPEDANCE = 50Ω

FIGURE 7. REVERSE-RECOVERY TIME TEST CIRCUIT

RURD410, RURD415, RURD420 RURD410S, RURD415S, RURD420S

December 1993

4A, 100V - 200V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery . . . . <30ns**
- **Operating Temperature . . . . +175°C**
- **Reverse Voltage Up to 200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURD410, RURD415, RURD420, RURD410S, RURD415S, and RURD420S (TA49034) are ultrafast diodes with soft recovery characteristics (t_{RR} < 30ns). They have low forward voltage drop and are ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RURD410, RURD415 and RURD420 are supplied in the 2 lead JEDEC style TO-251 package and the RURD410S, RURD415S and RURD420S are supplied in the 2 lead JEDEC style TO-252 package.

Due to space limitations, the brand on this part is abbreviated to UR410, UR415 or UR420.

To order this part use the full part number, e.g. RURD420.

Package

JEDEC STYLE TO-251
TOP VIEW

CATHODE (FLANGE) — ANODE — CATHODE

JEDEC STYLE TO-252
TOP VIEW

CATHODE (FLANGE) — ANODE — CATHODE

Symbol

K

A

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	RURD410 RURD410S	RURD415 RURD415S	RURD420 RURD420S	UNITS
Peak Repetitive Reverse Voltage . . . V_{RRM}	100	150	200	V
Working Peak Reverse Voltage . . . V_{RWM}	100	150	200	V
DC Blocking Voltage . . . V_R	100	150	200	V
Average Rectified Forward Current . . . $I_{F(AV)}$ (T_C = +159°C)	4	4	4	A
Repetitive Peak Surge Current . . . I_{FSM} (Square Wave, 20kHz)	8	8	8	A
Nonrepetitive Peak Surge Current . . . I_{FSM} (Halfwave, 1 Phase, 60Hz)	40	40	40	A
Maximum Power Dissipation . . . P_D	30	30	30	W
Avalanche Energy (L = 40mH) . . . W_{AVL}	10	10	10	mj
Operating and Storage Temperature . . . T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1992

File Number **3614.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURD410 RURD410S			RURD415 RURD415S			RURD420 RURD420S			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 4A, T_C = +25°C	-	-	1.0	-	-	1.0	-	-	1.0	V
V_F	I_F = 4A, T_C = +150°C	-	-	0.83	-	-	0.83	-	-	0.83	V
I_R	V_R = 100V, T_C = +25°C	-	-	5	-	-	-	-	-	-	µA
	V_R = 150V, T_C = +25°C	-	-	-	-	-	5	-	-	-	µA
	V_R = 200V, T_C = +25°C	-	-	-	-	-	-	-	-	5	µA
I_R	V_R = 100V, T_C = +150°C	-	-	250	-	-	-	-	-	-	µA
	V_R = 150V, T_C = +150°C	-	-	-	-	-	250	-	-	-	µA
	V_R = 200V, T_C = +150°C	-	-	-	-	-	-	-	-	250	µA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	30	-	-	30	-	-	30	ns
	I_F = 4A, dI_F/dt = 100A/µs	-	-	35	-	-	35	-	-	35	ns
t_A	I_F = 4A, dI_F/dt = 100A/µs	-	11	-	-	11	-	-	11	-	ns
t_B	I_F = 4A, dI_F/dt = 100A/µs	-	9	-	-	9	-	-	9	-	ns
Q_{RR}	I_F = 4A, dI_F/dt = 100A/µs	-	12	-	-	12	-	-	12	-	nC
C_J	V_R = 10V, I_F = 0A	-	15	-	-	15	-	-	15	-	pf
$R_{\theta JC}$		-	-	5	-	-	5	-	-	5	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 9 and 10).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP

FIGURE 4. TYPICAL REVERSE CURRENT vs REVERSE VOLTAGE

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 7. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 8. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 9. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 10. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURD440, RURD450, RURD460 RURD440S, RURD450S, RURD460S

January 1994

4A, 400V - 600V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery .... <55ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up To 600V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURD440, RURD450, RURD460, RURD440S, RURD450S and RURD460S (TA49035) are ultrafast diodes with soft recovery characteristics (t_{RR} < 55ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast soft recovery minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

The RURD440, RURD450 and RURD460 are supplied in the 2 lead JEDEC style TO-251 package and the RURD440S, RURD450S and RURD460S are supplied in the 2 lead JEDEC style TO-252 package.

Due to space limitations, the brand on this part is abbreviated to UR440, UR450 or UR450.

To order this part use the full part number, e.g. RURD460.

Package

JEDEC STYLE TO-251
TOP VIEW

CATHODE (FLANGE) **ANODE** **CATHODE**

JEDEC STYLE TO-252
TOP VIEW

CATHODE (FLANGE) **ANODE** **CATHODE**

Symbol

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	RURD440 RURD440S	RURD450 RURD450S	RURD460 RURD460S	UNITS
Peak Repetitive Reverse Voltage .... V_{RRM}	400	500	600	V
Working Peak Reverse Voltage .... V_{RWM}	400	500	600	V
DC Blocking Voltage .... V_R	400	500	600	V
Average Rectified Forward Current .... $I_{F(AV)}$ (T_C = +160°C)	4	4	4	A
Repetitive Peak Surge Current .... I_{FSM} (Square Wave, 20kHz)	8	8	8	A
Nonrepetitive Peak Surge Current .... I_{FSM} (Halfwave, 1 phase, 60Hz)	40	40	40	A
Maximum Power Dissipation .... P_D	50	50	50	W
Avalanche Energy (L = 40mH) .... W_{AVL}	10	10	10	mj
Operating and Storage Temperature .... T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1994

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURD440, RURD440S			RURD450, RURD450S			RURD460, RURD460S			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 4A, T_C = +25°C	-	-	1.5	-	-	1.5	-	-	1.5	V
V_F	I_F = 4A, T_C = +150°C	-	-	1.2	-	-	1.2	-	-	1.2	V
I_R	V_R = 400V, T_C = +25°C	-	-	10	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +25°C	-	-	-	-	-	10	-	-	-	µA
	V_R = 600V, T_C = +25°C	-	-	-	-	-	-	-	-	10	µA
I_R	V_R = 400V, T_C = +150°C	-	-	500	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +150°C	-	-	-	-	-	500	-	-	-	µA
	V_R = 600V, T_C = +150°C	-	-	-	-	-	-	-	-	500	µA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	55	-	-	55	-	-	55	ns
	I_F = 4A, dI_F/dt = 100A/µs	-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 4A, dI_F/dt = 100A/µs	-	32	-	-	32	-	-	32	-	ns
t_B	I_F = 4A, dI_F/dt = 100A/µs	-	15	-	-	15	-	-	15	-	ns
Q_{RR}	I_F = 4A, dI_F/dt = 100A/µs	-	50	-	-	50	-	-	50	-	nC
C_J	V_R = 10V, I_F = 0A	-	15	-	-	15	-	-	15	-	pF
$R_{\theta JC}$		-	-	3	-	-	3	-	-	3	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 9 and 10).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

5

ULTRAFAST SINGLE DIODES

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP

FIGURE 4. TYPICAL REVERSE CURRENT vs REVERSE VOLTAGE

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 7. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 8. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 9. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 10. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

5
ULTRAFAST SINGLE DIODES

MUR810, RURP810, MUR815, RURP815, MUR820, RURP820

December 1993

8A, 100V - 200V Ultrafast Diodes

Features

- Ultrafast Recovery Time (t_{RR} < 35ns)
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

Applications

- General Purpose
- Power Switching Circuits to 100kHz
- Output Rectification in Switching Power Supplies

Description

MUR810, MUR815, MUR820 and RURP810, RURP815, RURP820 are low forward voltage drop ultrafast recovery rectifiers (t_{RR} < 35ns). They use a glass-passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high-frequency pulse-width modulated switching regulators. Their low stored charge and attendant fast reverse-recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in JEDEC TO-220AC packages.

Package

JEDEC TO-220AC
TOP VIEW



Symbol

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		MUR810 RURP810	MUR815 RURP815	MUR820 RURP820	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	100	150	200	V
Average Rectified Forward Current					
T_A = +25°C (No Heat Sink)	$I_{F(AV)}$	3	3	3	A
T_A = +25°C (With Heat Sink) Note 1	$I_{F(AV)}$	8	8	8	A
T_A = +150°C	$I_{F(AV)}$	8	8	8	A
Nonrepetitive Peak Surge Current (8.3ms, $^1/_2$ cycle)	I_{FSM}	100	100	100	A
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C
Maximum Lead Temperature During Solder (At distance > $^1/_8$ inches (3.17mm) from case for 10s max)	T_L	+260	+260	+260	°C

NOTE:

1. Wakefield type 295 heat sink with convection cooling.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	MUR/RURP810			MUR/RURP815			MUR/RURP820			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 8A, T_C = +150°C	-	-	0.895	-	-	0.895	-	-	0.895	V
V_F	I_F = 8A, T_C = +25°C	-	-	0.975	-	-	0.975	-	-	0.975	V
I_R	V_R = 100V, T_C = +150°C	-	-	250	-	-	-	-	-	-	µA
	V_R = 150V, T_C = +150°C	-	-	-	-	-	250	-	-	-	µA
	V_R = 200V, T_C = +150°C	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 100V, T_C = +25°C	-	-	5	-	-	-	-	-	-	µA
	V_R = 150V, T_C = +25°C	-	-	-	-	-	5	-	-	-	µA
	V_R = 200V, T_C = +25°C	-	-	-	-	-	-	-	-	5	µA
t_{RR}	I_F = 1A (Note 1)	-	-	35	-	-	35	-	-	35	ns
$R_{\theta JC}$		-	-	3	-	-	3	-	-	2	°C/W
$R_{\theta JA}$		-	-	60	-	-	60	-	-	60	°C/W
C_J	V_R = 10V, I_F = 0A	-	40	-	-	40	-	-	40	-	pF

NOTE:

1. dI_F/dt = 50A/µs, $I_{RM (REC)}$ < 1A, I_{RR} = 0.25A.

Typical Performance Curves



FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION



FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

MUR840, RURP840, MUR850, RURP850, MUR860, RURP860

December 1993

8A, 400V - 600V Ultrafast Diodes

Features

- Ultrafast Recovery Time (t_{RR} < 50ns)
- Low Forward Voltage
- Low Thermal Resistance
- Hard Glass Passivation
- Wire-Bonded Construction

Applications

- General Purpose
- Power Switching Circuits to 100kHz
- Output Rectification in Switchng Power Supplies

Description

MUR840, MUR850, MUR860 and RURP840, RURP850, RURP860 are low forward voltage drop ultrafast recovery rectifiers (t_{RR} < 50ns). They use a glass-passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high-frequency pulse-width modulated switching regulators. Their low stored charge and attendant fast reverse-recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in JEDEC TO-220AC packages.

Package

JEDEC TO-220AC
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		MUR840 RURP840	MUR850 RURP850	MUR860 RURP860
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage, VRWM DC Blocking Voltage, VR	V_{RRM}	400V	500V	600V
Average Rectified Forward Current Total Device, (Rated V_R), T_C = +150°C	$I_{F(AV)}$	8A	8A	8A
Peak Repetitive Forward Curent (Rated V_R, Square Wave, 20kHz), T_C = +150°C	I_{FM}	16A	16A	16A
Nonrepetitive Peak Surge Current (Surge Applied at Rated Load Conditions Halfwave, Single Phase, 60Hz)	I_{FSM}	100A	100A	100A
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C
Maximum Lead Temperature During Solder (At distance > 1/8" (3.17mm) from case for 10s max)	T_L	260°C	260°C	260°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR840, RURP840			MUR850, RURP850			MUR860, RURP860			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 8A$, $T_C = +150^oC$	-	-	1.0	-	-	1.2	-	-	1.2	V
	$I_F = 8A$, $T_C = +25^oC$	-	-	1.3	-	-	1.5	-	-	1.5	V
IR at $T_C = +150^oC$	$V_R = 400V$	-	-	500	-	-	-	-	-	-	µA
	$V_R = 500V$	-	-	-	-	-	500	-	-	-	µA
	$V_R = 600V$	-	-	-	-	-	-	-	-	500	µA
IR at $T_C = +25^oC$	$V_R = 400V$	-	-	10	-	-	-	-	-	-	µA
	$V_R = 500V$	-	-	-	-	-	10	-	-	-	µA
	$V_R = 600V$	-	-	-	-	-	-	-	-	10	µA
t_{RR}	$I_F = 1A$ (Note 1)	-	-	60	-	-	60	-	-	60	ns
	$I_F = 0.5$ (Note 2)	-	-	50	-	-	50	-	-	50	ns
$R_{\theta JC}$		-	-	2	-	-	2	-	-	2	$^oC/W$

NOTES:

1. $dI_F/dt = 50A/\mu s$.
2. $I_R = 1.0A$, $I_{REC} = 0.25A$.

Typical Performance Curves



FIGURE 1. TYPICAL FORWARD VOLTAGE (MUR840, RUR840)

FIGURE 2. TYPICAL FORWARD VOLTAGE (MUR850, MUR860, RUR850, AND RUR860)

FIGURE 3.TYPICAL REVERSE LEAKAGE (MUR840,RURP840)

FIGURE 4. TYPICAL REVERSE LEAKAGE (MUR850, MUR860, RURP850, AND RURP860)

FIGURE 5. TYPICAL REVERSE RECOVERY TIME (ALL TYPES)

MUR870E, MUR880E, MUR890E MUR8100E, RURP870, RURP880 RURP890, RURP8100

December 1993

8A, 700V - 1000V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery Characteristic (t_{RR} < 75ns)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

MUR870E, MUR880E, MUR890E, MUR8100E and RUR870, RUR880, RUR890, RUR8100 are ultrafast dual diodes (t_{RR} < 75ns) with soft recovery characteristics (t_A/ t_B ≈ 0.5). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/ clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC style TO-220AC packages.

Package

JEDEC TO-220AC
TOP VIEW



Symbol

5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		MUR870E RURP870	MUR880E RURP880	MUR890E RURP890	MUR8100E RURP8100
Peak Repetitive Reverse Voltage	V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage	V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage	V_R	700V	800V	900V	1000V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	8A	8A	8A	8A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	16A	16A	16A	16A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	100A	100A	100A	100A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Copyright © Harris Corporation 1993

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		MUR870E, RURP870			MUR880E, RURP880			MUR890E, RURP890			MUR8100E, RURP8100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 8A$ $T_C = +150^oC$	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	$I_F = 8A$ $T_C = +25^oC$	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
I_R at $T_C = +150^oC$	$V_R = 700V$	-	-	500	-	-	-	-	-	-	-	-	-	µA
	$V_R = 800V$	-	-	-	-	-	500	-	-	-	-	-	-	µA
	$V_R = 900V$	-	-	-	-	-	-	-	-	500	-	-	-	µA
	$V_R = 1000V$	-	-	-	-	-	-	-	-	-	-	-	500	µA
I_R at $T_C = +25^oC$	$V_R = 700V$	-	-	25	-	-	-	-	-	-	-	-	-	µA
	$V_R = 800V$	-	-	-	-	-	25	-	-	-	-	-	-	µA
	$V_R = 900V$	-	-	-	-	-	-	-	-	25	-	-	-	µA
	$V_R = 1000V$	-	-	-	-	-	-	-	-	-	-	-	25	µA
t_{RR}	$I_F = 1A$	-	-	100	-	-	100	-	-	100	-	-	100	ns
	$I_F = 8A$	-	-	110	-	-	110	-	-	110	-	-	110	ns
t_A	$I_F = 1A$	-	40	-	-	40	-	-	40	-	-	40	-	ns
	$I_F = 8A$	-	45	-	-	45	-	-	45	-	-	45	-	ns
t_B	$I_F = 1A$	-	20	-	-	20	-	-	20	-	-	20	-	ns
	$I_F = 8A$	-	20	-	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	2.0	-	-	2.0	-	-	2.0	-	-	2.0	°C/W
W_{AVL}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. AVERAGE FORWARD CURRENT vs AVERAGE POWER DISSIPATION



FIGURE 5. AVERAGE FORWARD CURRENT vs CASE TEMPERATURE



FIGURE 6. AVERAGE FORWARD CURRENT vs AMBIENT TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (1/2)\ LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$

5

ULTRAFAST SINGLE DIODES

MUR1510, RURP1510, MUR1515, RURP1515, MUR1520, RURP1520

December 1993

15A, 100V - 200V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery Characteristic (t_{RR} < 30ns)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

MUR1510, MUR1515, MUR1520 and RUR1510, RUR1515, RUR1520 are ultrafast dual diodes (t_{RR} < 30ns) with soft recovery characteristics ($t_A/t_B \approx 2$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/ clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-220AC packages.

Package

JEDEC TO-220AC
TOP VIEW



Symbol

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		MUR1510 RURP1510	MUR1515 RURP1515	MUR1520 RURP1520
Peak Repetitive Reverse Voltage	V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage	V_{RWM}	100V	150V	200V
DC Blocking Voltage	V_R	100V	150V	200V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	15A	15A	15A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	30A	30A	30A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	200A	200A	200A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1510, RURP1510			MUR1515, RURP1515			MUR1520, RURP1520			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A, T_C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I_F = 15A, T_C = +25°C	-	-	1.05	-	-	1.05	-	-	1.05	V
I_R at T_C = +150°C	V_R = 100V	-	-	500	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	500	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25°C	V_R = 100V	-	-	10	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	10	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	10	µA
t_{RR}	I_F = 1A	-	-	30	-	-	30	-	-	30	ns
	I_F = 15A	-	-	35	-	-	35	-	-	35	ns
t_A	I_F = 1A	-	18	-	-	18	-	-	18	-	ns
	I_F = 15A	-	20	-	-	20	-	-	20	-	ns
t_B	I_F = 1A	-	9	-	-	9	-	-	9	-	ns
	I_F = 15A	-	10	-	-	10	-	-	10	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W_{AVL}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (^1/_2)\ LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$

MUR1540, RURP1540, MUR1550, RURP1550, MUR1560, RURP1560

December 1993

15A, 400V - 600V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery Characteristic (t_{RR} < 55ns)**
- **+175°C Rated Junction Temperature**
- **Reverse Voltage Up to 600V**
- **Avalanche Energy Rated**

Applications

- **Switching Power Supply**
- **Power Switching Circuits**
- **General Purpose**

Description

MUR1540, MUR1550, MUR1560 and RUR1540, RUR1550, RUR1560 are ultrafast dual diodes (t_{RR} < 55ns) with soft recovery characteristics ($t_A/t_B \approx 2$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-220AC packages.

Package

JEDEC TO-220AC
TOP VIEW



Symbol



5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		MUR1540 RURP1540	MUR1550 RURP1550	MUR1560 RURP1560
Peak Repetitive Reverse Voltage	V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage	V_{RWM}	400V	500V	600V
DC Blocking Voltage	V_R	400V	500V	600V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	15A	15A	15A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	30A	30A	30A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	200A	200A	200A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Copyright © Harris Corporation 1993

File Number **2778.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1540, RURP1540			MUR1550, RURP1550			MUR1560, RURP1560			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A, T_C = +150°C	-	-	1.12	-	-	1.20	-	-	1.20	V
	I_F = 15A, T_C = +25°C	-	-	1.25	-	-	1.50	-	-	1.50	V
I_R at T_C = +150°C	V_R = 400V	-	-	500	-	-	-	-	-	-	µA
	V_R = 500V	-	-	-	-	-	500	-	-	-	µA
	V_R = 600V	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25°C	V_R = 400V	-	-	10	-	-	-	-	-	-	µA
	V_R = 500V	-	-	-	-	-	10	-	-	-	µA
	V_R = 600V	-	-	-	-	-	-	-	-	10	µA
t_{RR}	I_F = 1A	-	-	55	-	-	55	-	-	55	ns
	I_F = 15A	-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 1A	-	20	-	-	20	-	-	20	-	ns
	I_F = 15A	-	30	-	-	30	-	-	30	-	ns
t_B	I_F = 1A	-	15	-	-	15	-	-	15	-	ns
	I_F = 15A	-	17	-	-	17	-	-	20	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W_{AVL}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs,D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (^1/_2)\ LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$

5

ULTRAFAST SINGLE DIODES

RURP1570, RURP1580 RURP1590, RURP15100

December 1993

15A, 700V - 1000V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery Characteristic (t_{RR} < 100ns)**
- **+175°C Rated Junction Temperature**
- **Reverse Voltage Up to 1000V**
- **Avalanche Energy Rated**

Applications

- **Switching Power Supply**
- **Power Switching Circuits**
- **General Purpose**

Description

RURP1570, RURP1580, RURP1590, RURP15100 are ultrafast diodes with soft recovery characteristics (t_{RR} < 100ns). They have a low forward voltage drop and are silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as freewheel/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-220AC packages.

Package



Symbol

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURP1570	RURP1580	RURP1590	RURP15100
Peak Repetitive Reverse Voltage	V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage	V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage	V_R	700V	800V	900V	1000V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	15A	15A	15A	15A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	30A	30A	30A	30A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	200A	200A	200A	200A
Maximum Power Dissipation	P_D	100W	100W	100W	100W
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

File Number **2878.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURP1570			RURP1580			RURP1590			RURP15100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A T_C = +150°C	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	I_F = 15A T_C = +25°C	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
I_R at T_C = +150°C	V_R = 700V	-	-	500	-	-	-	-	-	-	-	-	-	µA
	V_R = 800V	-	-	-	-	-	500	-	-	-	-	-	-	µA
	V_R = 900V	-	-	-	-	-	-	-	-	500	-	-	-	µA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25°C	V_R = 700V	-	-	100	-	-	-	-	-	-	-	-	-	µA
	V_R = 800V	-	-	-	-	-	100	-	-	-	-	-	-	µA
	V_R = 900V	-	-	-	-	-	-	-	-	100	-	-	-	ns
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	100	ns
t_{RR}	I_F = 1A	-	-	100	-	-	100	-	-	100	-	-	100	ns
	I_F = 15A	-	-	125	-	-	125	-	-	125	-	-	125	ns
t_A	I_F = 15A	-	75	-	-	75	-	-	75	-	-	75	-	ns
t_B	I_F = 15A	-	40	-	-	40	-	-	40	-	-	40	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W_{AVL}		-	-	20	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC

FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE

FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT

FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (1/2)\ LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$
Q1 AND Q2 ARE 1000V MOSFETs

RURP3010, RURP3015 RURP3020

December 1993

30A, 100V - 200V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery Characteristic (t_{RR} < 45ns)**
- **+175°C Rated Junction Temperature**
- **Reverse Voltage Up to 200V**
- **Avalanche Energy Rated**

Applications

- **Switching Power Supply**
- **Power Switching Circuits**
- **General Purpose**

Description

RURP3010, RURP3015, RURP3020 are ultrafast diodes (t_{RR} < 45ns) with soft recovery characteristics ($t_A/t_B \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-220AC packages.

Package



Symbol

K

A

5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURP3010	RURP3015	RURP3020
Peak Repetitive Reverse Voltage	V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage	V_{RWM}	100V	150V	200V
DC Blocking Voltage	V_R	100V	150V	200V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	30A	30A	30A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	70A	70A	70A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	325A	325A	325A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Copyright © Harris Corporation 1993

File Number **2777.3**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURP3010			RURP3015			RURP3020			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A T_C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I_F = 30A T_C = +25°C	-	-	1.00	-	-	1.00	-	-	1.00	V
I_R at T_C = +150°C	V_R = 100V	-	-	500	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	500	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25	V_R = 100V	-	-	30	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	30	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	30	µA
t_{RR}	I_F = 1A	-	-	45	-	-	45	-	-	45	ns
	I_F = 30A	-	-	50	-	-	50	-	-	50	ns
t_A	I_F = 1A	-	24	-	-	24	-	-	24	-	ns
	I_F = 30A	-	28	-	-	28	-	-	28	-	ns
t_B	I_F = 1A	-	17	-	-	17	-	-	17	-	ns
	I_F = 30A	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W_{AVL}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (1/2)\ LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$

RURP3040, RURP3050 RURP3060

December 1993

30A, 400V - 600V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery Characteristic (t_{RR} < 55ns)**
- **+175°C Rated Junction Temperature**
- **Reverse Voltage Up to 600V**
- **Avalanche Energy Rated**

Applications

- **Switching Power Supply**
- **Power Switching Circuits**
- **General Purpose**

Description

RURP3010, RURP3015, RURP3020 are ultrafast diodes (t_{RR} < 55ns) with soft recovery characteristics ($t_A/t_B \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-220AC packages.

Package

JEDEC TO-220AC
TOP VIEW

CATHODE (FLANGE)
ANODE
CATHODE

Symbol

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURP3040	RURP3050	RURP3060
Peak Repetitive Reverse Voltage	V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage	V_{RWM}	400V	500V	600V
DC Blocking Voltage	V_R	400V	500V	600V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	30A	30A	30A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	70A	70A	70A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	325A	325A	325A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURP3040			RURP3050			RURP3060			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +150°C	-	-	1.30	-	-	1.30	-	-	1.30	V
	I_F = 30A, T_C = +25°C	-	-	1.50	-	-	1.50	-	-	1.50	V
I_R at T_C = +150°C	V_R = 400V	-	-	1	-	-	-	-	-	-	µA
	V_R = 500V	-	-	-	-	-	1	-	-	-	µA
	V_R = 600V	-	-	-	-	-	-	-	-	1	µA
I_R at T_C = +25°C	V_R = 400V	-	-	30	-	-	-	-	-	-	µA
	V_R = 500V	-	-	-	-	-	30	-	-	-	µA
	V_R = 600V	-	-	-	-	-	-	-	-	30	µA
t_{RR}	I_F = 1A	-	-	55	-	-	55	-	-	55	ns
	I_F = 30A	-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 1A	-	20	-	-	20	-	-	20	-	ns
	I_F = 30A	-	38	-	-	38	-	-	38	-	ns
t_B	I_F = 1A	-	15	-	-	15	-	-	15	-	ns
	I_F = 30A	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W_{AVL}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC

FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE

FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT

FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (1/2) LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$

RURP3070, RURP3080 RURP3090, RURP30100

December 1993

30A, 700V - 1000V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery Characteristic (t_{RR} < 110ns)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

RURP3070, RURP3080, RURP3090, RURP30100 are ultrafast diodes with soft recovery characteristics (t_{RR} < 110ns). They have a low forward voltage drop and are silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as flywheel/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-220AC packages.

Package

JEDEC TO-220AC
TOP VIEW



Symbol



5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURP3070	RURP3080	RURP3090	RURP30100
Peak Repetitive Reverse Voltage	V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage	V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage	V_R	700V	800V	900V	1000V
Average Rectified Forward Current (T_C = +121°C)	$I_{F(AV)}$	30A	30A	30A	30A
Peak Forward Repetitive Current (Square wave 20kHZ)	I_{FRM}	60A	60A	60A	60A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	300A	300A	300A	300A
Maximum Power Dissipation	P_D	125W	125W	125W	125W
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Copyright © Harris Corporation 1993

File Number **2877.2**

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURP3070			RURP3080			RURP3090			RURP30100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 30A$ $T_C = +150^oC$	-	-	1.60	-	-	1.60	-	-	1.60	-	-	1.60	V
	$I_F = 30A$ $T_C = +25^oC$	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
I_R at $T_C = +150^oC$	$V_R = 700V$	-	-	1	-	-	-	-	-	-	-	-	-	mA
	$V_R = 800V$	-	-	-	-	-	1	-	-	-	-	-	-	mA
	$V_R = 900V$	-	-	-	-	-	-	-	-	1	-	-	-	mA
	$V_R = 1000V$	-	-	-	-	-	-	-	-	-	-	-	1	mA
I_R at $T_C = +25^oC$	$V_R = 700V$	-	-	100	-	-	-	-	-	-	-	-	-	μA
	$V_R = 800V$	-	-	-	-	-	100	-	-	-	-	-	-	μA
	$V_R = 900V$	-	-	-	-	-	-	-	-	100	-	-	-	μA
	$V_R = 1000V$	-	-	-	-	-	-	-	-	-	-	-	100	μA
t_{RR}	$I_F = 1A$	-	-	110	-	-	110	-	-	110	-	-	110	ns
	$I_F = 30A$	-	-	150	-	-	150	-	-	150	-	-	150	ns
t_A	$I_F = 30A$	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	$I_F = 30A$	-	45	-	-	45	-	-	45	-	-	45	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W_{AVL}		-	-	20	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs,D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/μs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/μs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves

FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP

FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (^1/_2)\ LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$
Q1 AND Q2 ARE 1000V MOSFETs

RURP30120

December 1993

30A, 1200V Ultrafast Diode

Features

- Ultrafast with Soft Recovery .... <110ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

The RURP30120 (49031) is an ultrafast diode with soft recovery characteristic (t_{RR} < 110ns). It has low forward voltage drop and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of switching power supplies and other power switching applications. Its low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RURP30120 is supplied in the two lead, JEDEC TO-220AC style plastic package.

Package

JEDEC TO-220AC
TOP VIEW

CATHODE (FLANGE)
ANODE
CATHODE

Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURP30120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +110°C)	$I_{F(AV)}$	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	300	A
Maximum Power Dissipation	P_D	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	30	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS			UNITS
		MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +25°C	-	-	2.1	V
V_F	I_F = 30A, T_C = +150°C	-	-	1.9	V
I_R	V_R = 1200V, T_C = +25°C	-	-	100	µA
I_R	V_R = 1200V, T_C = +150°C	-	-	1	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	110	ns
	I_F = 30A, dI_F/dt = 100A/µs	-	-	150	ns
t_A	I_F = 30A, dI_F/dt = 100A/µs	-	90	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/µs	-	45	-	ns
$R_{\theta JC}$		-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time(See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

HARRIS SEMICONDUCTOR

RURG3010, RURG3015 RURG3020

January 1994

30A, 100V - 200V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery .... <45ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up To 200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG3010, RURG3015 and RURG3020 are ultrafast diodes with soft recovery characteristics (t_{RR} < 45ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the 2 lead JEDEC style TO-247 package.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW

CATHODE (BOTTOM SIDE METAL)

ANODE

CATHODE

Symbol



5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG3010	RURG3015	RURG3020	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	100	150	200	V
Working Peak Reverse Voltage	V_{RWM}	100	150	200	V
DC Blocking Voltage	V_R	100	150	200	V
Average Rectified Forward Current (T_C = +145°C)	$I_{F(AV)}$	30	30	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	70	70	70	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	325	325	325	A
Maximum Power Dissipation	P_D	125	125	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	20	20	20	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3277.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURG3010			RURG3015			RURG3020			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +25°C	-	-	1.0	-	-	1.0	-	-	1.0	V
V_F	I_F = 30A, T_C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
I_R	V_R = 100V, T_C = +25°C	-	-	30	-	-	-	-	-	-	μA
	V_R = 150V, T_C = +25°C	-	-	-	-	-	30	-	-	-	μA
	V_R = 200V, T_C = +25°C	-	-	-	-	-	-	-	-	30	μA
I_R	V_R = 100V, T_C = +150°C	-	-	500	-	-	-	-	-	-	μA
	V_R = 150V, T_C = +150°C	-	-	-	-	-	500	-	-	-	μA
	V_R = 200V, T_C = +150°C	-	-	-	-	-	-	-	-	500	μA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	45	-	-	45	-	-	45	ns
	I_F = 30A, dI_F/dt = 100A/μs	-	-	50	-	-	50	-	-	50	ns
t_A	I_F = 30A, dI_F/dt= 100A/μs	-	20	-	-	20	-	-	20	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/μs	-	15	-	-	15	-	-	15	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

5

ULTRAFAST SINGLE DIODES

RURG3040, RURG3050 RURG3060

January 1994

30A, 400V - 600V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery . . . . <55ns**
- **Operating Temperature . . . . +175°C**
- **Reverse Voltage Up To 600V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG3040, RURG3050 and RURG3060 are ultrafast diodes with soft recovery characteristics (t_{RR} < 55ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in a 2 lead JEDEC style TO-247 package.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW

CATHODE (BOTTOM SIDE METAL)
ANODE
CATHODE

Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG3040	RURG3050	RURG3060	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +145°C)	$I_{F(AV)}$	30	30	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	70	70	70	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	325	325	325	A
Maximum Power Dissipation	P_D	125	125	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	20	20	20	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3212**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURG3040			RURG3050			RURG3060			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +25°C	-	-	1.5	-	-	1.5	-	-	1.5	V
V_F	I_F = 30A, T_C = +150°C	-	-	1.3	-	-	1.3	-	-	1.3	V
I_R	V_R = 400V, T_C = +25°C	-	-	30	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +25°C	-	-	-	-	-	30	-	-	-	µA
	V_R = 600V, T_C = +25°C	-	-	-	-	-	-	-	-	30	µA
I_R	V_R = 400V, T_C = +150°C	-	-	1	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +150°C	-	-	-	-	-	1	-	-	-	µA
	V_R = 600V, T_C = +150°C	-	-	-	-	-	-	-	-	1	µA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	55	-	-	55	-	-	55	ns
	I_F = 30A, dI_F/dt = 100A/µs	-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 30A, dI_F/dt= 100A/µs	-	30	-	-	30	-	-	30	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/µs	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG3070, RURG3080 RURG3090, RURG30100

December 1993

30A, 700V - 1000V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery ....<110ns**
- **Operating Temperature ....+175°C**
- **Reverse Voltage Up To 1000V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG3070, RURG3080, RURG3090 and RURG30100 (TA9904) are ultrafast diodes with soft recovery characteristics (t_{RR} < 110ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in a 2 lead JEDEC style TO-247 package.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW



Symbol



5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG3070	RURG3080	RURG3090	RURG30100	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (T_C = +117°C)	$I_{F(AV)}$	30	30	30	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	60	60	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	300	300	300	300	A
Maximum Power Dissipation	P_D	125	125	125	125	W
Avalanche Energy	W_{AVL}	30	30	30	30	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3213**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURG3070			RURG3080			RURG3090			RURG30100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +25°C	-	-	1.8	-	-	1.8	-	-	1.8	-	-	1.8	V
V_F	I_F = 30A, T_C = +150°C	-	-	1.6	-	-	1.6	-	-	1.6	-	-	1.6	V
I_R	V_R = 700V, T_C = +25°C	-	-	100	-	-	-	-	-	-	-	-	-	μA
	V_R =800V, T_C = +25°C	-	-	-	-	-	100	-	-	-	-	-	-	μA
	V_R = 900V, T_C = +25°C	-	-	-	-	-	-	-	-	100	-	-	-	μA
	V_R = 1000V, T_C = +25°C	-	-	-	-	-	-	-	-	-	-	-	100	μA
I_R	V_R = 700V, T_C = +150°C	-	-	1	-	-	-	-	-	-	-	-	-	mA
	V_R = 800V, T_C = +150°C	-	-	-	-	-	1	-	-	-	-	-	-	mA
	V_R = 900V, T_C = +150°C	-	-	-	-	-	-	-	-	1	-	-	-	mA
	V_R = 1000V, T_C = +150°C	-	-	-	-	-	-	-	-	-	-	-	1	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	110	-	-	110	-	-	110	-	-	110	ns
	I_F = 30A, dI_F/dt = 100A/μs	-	-	150	-	-	150	-	-	150	-	-	150	ns
t_A	I_F = 30A, dI_F/dt = 100A/μs	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/μs	-	45	-	-	45	-	-	45	-	-	45	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP

200
100
10
1.0
0.1
.01
0
200
400
600
800
1000
175°C
100°C
25°C
REVERSE CURRENT (IR) - uAMPS
REVERSE VOLTAGE (VR) - VOLTS
IRTR0004

FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG30120

December 1993

30A, 1200V Ultrafast Diode

Features

- **Ultrafast with Soft Recovery .... <110ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up To 1200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

The RURG30120 (49031) is an ultrafast diode with soft recovery characteristic (t_{RR} < 110ns). It has low forward voltage drop and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of switching power supplies and other power switching applications. Its low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RURG30120 is supplied in the 2 lead, JEDEC style TO-247 plastic package.

Package



Symbol

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG30120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +110°C)	$I_{F(AV)}$	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	300	A
Maximum Power Dissipation	P_D	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	30	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS			UNITS
		MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +25°C	-	-	2.1	V
V_F	I_F = 30A, T_C = +150°C	-	-	1.9	V
I_R	V_R = 1200V, T_C = +25°C	-	-	100	µA
I_R	V_R = 1200V, T_C = +150°C	-	-	1	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	110	ns
	I_F = 30A, dI_F/dt = 100A/µs	-	-	150	ns
t_A	I_F = 30A, dI_F/dt= 100A/µs	-	90	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/µs	-	45	-	ns
$R_{\theta JC}$		-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current (pw = 300µs, D = 2%).

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG5040, RURG5050 RURG5060

December 1993

50A, 400V - 600V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery ....<65ns**
- **Operating Temperature ....+175°C**
- **Reverse Voltage Up To 600V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG5040, RURG5050 and RURG5060 (TA9909) are ultrafast diodes with soft recovery characteristics (t_{RR} < 65ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in a 2 lead JEDEC style TO-247 package.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW



Symbol



5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG5040	RURG5050	RURG5060	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +102°C)	$I_{F(AV)}$	50	50	50	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	100	100	100	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	500	500	500	A
Maximum Power Dissipation	P_D	150	150	150	W
Avalanche Energy	W_{AVL}	40	40	40	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURG5040			RURG5050			RURG5060			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 50A, T_C = +25°C	-	-	1.6	-	-	1.6	-	-	1.6	V
V_F	I_F = 50A, T_C = +150°C	-	-	1.4	-	-	1.4	-	-	1.4	V
I_R	V_R = 400V, T_C = +25°C	-	-	250	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +25°C	-	-	-	-	-	250	-	-	-	µA
	V_R = 600V, T_C = +25°C	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 400V, T_C = 150°C	-	-	1.5	-	-	-	-	-	-	mA
	V_R = 500V, T_C = 150°C	-	-	-	-	-	1.5	-	-	-	mA
	V_R = 600V, T_C = 150°C	-	-	-	-	-	-	-	-	1.5	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	65	-	-	65	-	-	65	ns
	I_F = 50A, dI_F/dt = 100A/µs	-	-	75	-	-	75	-	-	75	ns
t_A	I_F = 50A, dI_F/dt= 100A/µs	-	30	-	-	30	-	-	30	-	ns
t_B	I_F = 50A, dI_F/dt = 100A/µs	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	1	-	-	1	-	-	1	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES

$I_{MAX} = 1A$
$L = 40mH$
$R < 0.1\Omega$
$W_{AVL} = 1/2LI^2 [V_{AVL}/(V_{AVL} - V_{DD})]$
Q_1 & Q_2 ARE 1000V MOSFETs



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG5070, RURG5080 RURG5090, RURG50100

December 1993

50A, 700V - 1000V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery..................... <125ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up To 1000V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG5070, RURG5080, RURG5090 and RURG50100 are ultrafast diodes with soft recovery characteristics (t_{RR} < 125ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the 2 lead JEDEC style TO-247 plastic package.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW

Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG5070	RURG5080	RURG5090	RURG50100	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (T_C = +85°C)	$I_{F(AV)}$	50	50	50	50	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	100	100	100	100	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	500	500	500	500	A
Maximum Power Dissipation	P_D	150	150	150	150	W
Avalanche Energy	W_{AVL}	40	40	40	40	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURG5070			RURG5080			RURG5090			RURG50100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 50A, T_C = +25°C	-	-	1.9	-	-	1.9	-	-	1.9	-	-	1.9	V
V_F	I_F = 50A, T_C = +150°C	-	-	1.7	-	-	1.7	-	-	1.7	-	-	1.7	V
I_R	V_R = 700V, T_C = +25°C	-	-	250	-	-	-	-	-	-	-	-	-	µA
	V_R =800V, T_C = +25°C	-	-	-	-	-	250	-	-	-	-	-	-	µA
	V_R = 900V, T_C = +25°C	-	-	-	-	-	-	-	-	250	-	-	-	µA
	V_R = 1000V, T_C = +25°C	-	-	-	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 700V, T_C = +150°C	-	-	1.5	-	-	-	-	-	-	-	-	-	mA
	V_R = 800V, T_C = +150°C	-	-	-	-	-	1.5	-	-	-	-	-	-	mA
	V_R = 900V, T_C = +150°C	-	-	-	-	-	-	-	-	1.5	-	-	-	mA
	V_R = 1000V, T_C = +150°C	-	-	-	-	-	-	-	-	-	-	-	1.5	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	125	-	-	125	-	-	125	-	-	125	ns
	I_F = 50A, dI_F/dt = 100A/µs	-	-	200	-	-	200	-	-	200	-	-	200	ns
t_A	I_F = 50A, dI_F/dt= 100A/µs	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	I_F = 50A, dI_F/dt = 100A/µs	-	40	-	-	40	-	-	40	-	-	40	-	ns
$R_{\theta JC}$		-	-	1.0	-	-	1.0	-	-	1.0	-	-	1.0	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG75120

December 1993

75A, 1200V Ultrafast Diode

Features

- **Ultrafast with Soft Recovery................<125ns**
- **Operating Temperature....................+175°C**
- **Reverse Voltage...........................1200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

The RURG75120 (TA49032) is an ultrafast diode with soft recovery characteristics (t_{RR} < 125ns). It has low forward voltage drop and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of switching power supplies and other power switching applications. Its low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

The RURG75120 is supplied in the 2 lead, JEDEC style TO-247 package.

Due to space limitations, the brand on this part is abbreviated to URG75120.

To order this part use the full part number, i.e. RURG75120.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW



Symbol

K

A

5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C)

		RURG75120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +54.75°C)	$I_{F(AV)}$	75	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	150	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	500	A
Maximum Power Dissipation	P_D	190	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3412.1**

Electrical Specifications
T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS MIN	TYP	MAX	UNITS
V_F	I_F = 75A		-	-	2.1	V
V_F	I_F = 75A	T_C = +150°C	-	-	1.9	
I_R	V_R = 1200V		-	-	250	µA
I_R	V_R = 1200V	T_C = +150°C	-	-	2	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	125	ns
t_{RR}	I_F = 75A, dI_F/dt = 100A/µs		-	-	200	
t_A	I_F = 75A, dI_F/dt = 100A/µs		-	90	-	
t_B	I_F = 75A, dI_F/dt = 100A/µs		-	65	-	
$R_{\theta JC}$			-	-	0.8	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

5

ULTRAFAST SINGLE DIODES

RURG8040, RURG8050 RURG8060

December 1993

80A, 400V - 600V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery .... <75ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 600V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURG8040, RURG8050 and RURG8060 (TA9886) are ultrafast diodes with soft recovery characteristics (t_{RR} < 75ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in a 2 lead JEDEC style TO-247 plastic package.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG8040	RURG8050	RURG8060	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +72°C)	$I_{F(AV)}$	80	80	80	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	160	160	160	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	800	800	800	A
Maximum Power Dissipation	P_D	180	180	180	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number 3388.1

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURG8040			RURG8050			RURG8060			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 80A, T_C = +25°C	-	-	1.6	-	-	1.6	-	-	1.6	V
V_F	I_F = 80A, T_C = +150°C	-	-	1.4	-	-	1.4	-	-	1.4	V
I_R	V_R = 400V, T_C = +25°C	-	-	250	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +25°C	-	-	-	-	-	250	-	-	-	µA
	V_R = 600V, T_C = +25°C	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 400V, T_C = +150°C	-	-	2.0	-	-	-	-	-	-	mA
	V_R = 500V, T_C = +150°C	-	-	-	-	-	2.0	-	-	-	mA
	V_R = 600V, T_C = +150°C	-	-	-	-	-	-	-	-	2.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	75	-	-	75	-	-	75	ns
	I_F = 80A, dI_F/dt = 100A/µs	-	-	85	-	-	85	-	-	85	ns
t_A	I_F = 80A, dI_F/dt= 100A/µs	-	40	-	-	40	-	-	40	-	ns
t_B	I_F = 80A, dI_F/dt = 100A/µs	-	25	-	-	25	-	-	25	-	ns
$R_{\theta JC}$		-	-	0.83	-	-	0.83	-	-	0.83	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs. FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs. VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs. FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG8070, RURG8080 RURG8090, RURG80100

December 1993

80A, 700V - 1000V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery.....................<125ns**
- **Operating Temperature.........................+175°C**
- **Reverse Voltage Up To 1000V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG8070, RURG8080, RURG8090 and RURG80100 are ultrafast diodes with soft recovery characteristics (t_{RR} < 125ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the 2 lead JEDEC style TO-247 plastic package.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW



Symbol



5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG8070	RURG8080	RURG8090	RURG80100	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (T_C = +53°C)	$I_{F(AV)}$	80	80	80	80	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	160	160	160	160	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	500	500	500	500	A
Maximum Power Dissipation	P_D	180	180	180	180	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURG8070			RURG8080			RURG8090			RURG80100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 80A, T_C = +25°C	-	-	1.9	-	-	1.9	-	-	1.9	-	-	1.9	V
V_F	I_F = 80A, T_C = +150°C	-	-	1.7	-	-	1.7	-	-	1.7	-	-	1.7	V
I_R	V_R = 700V, T_C = +25°C	-	-	250	-	-	-	-	-	-	-	-	-	μA
	V_R =800V, T_C = +25°C	-	-	-	-	-	250	-	-	-	-	-	-	μA
	V_R = 900V, T_C = +25°C	-	-	-	-	-	-	-	-	250	-	-	-	μA
	V_R = 1000V, T_C = +25°C	-	-	-	-	-	-	-	-	-	-	-	250	μA
I_R	V_R = 700V, T_C = +150°C	-	-	2	-	-	-	-	-	-	-	-	-	mA
	V_R = 800V, T_C = +150°C	-	-	-	-	-	2	-	-	-	-	-	-	mA
	V_R = 900V, T_C = +150°C	-	-	-	-	-	-	-	-	2	-	-	-	mA
	V_R = 1000V, T_C = +150°C	-	-	-	-	-	-	-	-	-	-	-	2	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	125	-	-	125	-	-	125	-	-	125	ns
	I_F = 80A, dI_F/dt = 100A/μs	-	-	200	-	-	200	-	-	200	-	-	200	ns
t_A	I_F = 80A, dI_F/dt = 100A/μs	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	I_F = 80A, dI_F/dt = 100A/μs	-	65	-	-	65	-	-	65	-	-	65	-	ns
$R_{\theta JC}$		-	-	0.83	-	-	0.83	-	-	0.83	-	-	0.83	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU5040, RURU5050 RURU5060

December 1993

50A, 400V - 600V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery .... <65ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up To 600V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURU5040, RURU5050 and RURU5060 (TA9909) are ultrafast diodes with soft recovery characteristics (t_{RR} < 65ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the single lead JEDEC style TO-218 package.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURU5040	RURU5050	RURU5060	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +102°C)	$I_{F(AV)}$	50	50	50	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	100	100	100	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	500	500	500	A
Maximum Power Dissipation	P_D	150	150	150	W
Avalanche Energy	W_{AVL}	40	40	40	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications Case Temperature (T_C) = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURU5040			RURU5050			RURU5060			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 50A, T_C = +25°C	-	-	1.6	-	-	1.6	-	-	1.6	V
V_F	I_F = 50A, T_C = +150°C	-	-	1.4	-	-	1.4	-	-	1.4	V
I_R	V_R = 400V, T_C = +25°C	-	-	250	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +25°C	-	-	-	-	-	250	-	-	-	µA
	V_R = 600V, T_C = +25°C	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 400V, T_C = +150°C	-	-	1.5	-	-	-	-	-	-	mA
	V_R = 500V, T_C = +150°C	-	-	-	-	-	1.5	-	-	-	mA
	V_R = 600V, T_C = +150°C	-	-	-	-	-	-	-	-	1.5	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	65	-	-	65	-	-	65	ns
	I_F = 50A, dI_F/dt = 100A/µs	-	-	75	-	-	75	-	-	75	ns
t_A	I_F = 50A, dI_F/dt= 100A/µs	-	30	-	-	30	-	-	30	-	ns
t_B	I_F = 50A, dI_F/dt = 100A/µs	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	1	-	-	1	-	-	1	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU5070, RURU5080 RURU5090, RURU50100

December 1993

50A, 700V - 1000V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery .... <125ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up To 1000V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURU5070, RURU5080, RURU5090 and RURU50100 (TA9910) are ultrafast diodes with soft recovery characteristics (t_{RR} < 125ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the single lead JEDEC style TO-218 plastic package.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol

5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURU5070	RURU5080	RURU5090	RURU50100	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (T_C = +88.6°C)	$I_{F(AV)}$	50	50	50	50	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	100	100	100	100	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	500	500	500	500	A
Maximum Power Dissipation	P_D	150	150	150	150	W
Avalanche Energy (L = 40mH)	W_{AVL}	40	40	40	40	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3376.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	RURU5070 MIN	RURU5070 TYP	RURU5070 MAX	RURU5080 MIN	RURU5080 TYP	RURU5080 MAX	RURU5090 MIN	RURU5090 TYP	RURU5090 MAX	RURU50100 MIN	RURU50100 TYP	RURU50100 MAX	UNITS
V_F	I_F = 50A	-	-	1.9	-	-	1.9	-	-	1.9	-	-	1.9	V
V_F	I_F = 50A, T_C = 150°C	-	-	1.7	-	-	1.7	-	-	1.7	-	-	1.7	V
I_R	V_R = 700V	-	-	250	-	-	-	-	-	-	-	-	-	μA
	V_R =800V	-	-	-	-	-	250	-	-	-	-	-	-	μA
	V_R = 900V	-	-	-	-	-	-	-	-	250	-	-	-	μA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	250	μA
I_R	V_R = 700V, T_C = 150°C	-	-	1.5	-	-	-	-	-	-	-	-	-	mA
	V_R = 800V, T_C = 150°C	-	-	-	-	-	1.5	-	-	-	-	-	-	mA
	V_R = 900V, T_C = 150°C	-	-	-	-	-	-	-	-	1.5	-	-	-	mA
	V_R = 1000V, T_C = 150°C	-	-	-	-	-	-	-	-	-	-	-	1.5	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	125	-	-	125	-	-	125	-	-	125	ns
	I_F = 50A, dI_F/dt = 100A/μs	-	-	200	-	-	200	-	-	200	-	-	200	ns
t_A	I_F = 50A, dI_F/dt= 100A/μs	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	I_F = 50A, dI_F/dt = 100A/μs	-	40	-	-	40	-	-	40	-	-	40	-	ns
$R_{\theta JC}$		-	-	1.0	-	-	1.0	-	-	1.0	-	-	1.0	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU75120

December 1993

75A, 1200V Ultrafast Diode

Features

- Ultrafast with Soft Recovery .... <125ns
- Operating Temperature .... +175°C
- Reverse Voltage 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

The RURU75120 (TA49032) is an ultrafast diode with soft recovery characteristics (t_{RR} < 125ns). It has low forward voltage drop and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of switching power supplies and other power switching applications. Its low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

The RURU75120 is supplied in the single lead, JEDEC style TO-218 package.

Due to space limitations, the brand on this part is abbreviated to URU75120.

To order this part use the full part number, i.e. RURU75120.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C)

		RURU75120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +56.75°C)	$I_{F(AV)}$	75	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	150	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	500	A
Maximum Power Dissipation	P_D	190	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3413.1**

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS MIN	TYP	MAX	UNITS
V_F	$I_F = 75A$		-	-	2.1	V
V_F	$I_F = 75A$	$T_C = +150^oC$	-	-	1.9	
I_R	$V_R = 1200V$		-	-	250	µA
I_R	$V_R = 1200V$	$T_C = +150^oC$	-	-	2	mA
t_{RR}	$I_F = 1A$, $dI_F/dt = 100A/\mu s$		-	-	125	ns
t_{RR}	$I_F = 75A$, $dI_F/dt = 100A/\mu s$		-	-	200	
t_A	$I_F = 75A$, $dI_F/dt = 100A/\mu s$		-	90	-	
t_B	$I_F = 75A$, $dI_F/dt = 100A/\mu s$		-	65	-	
$R_{\theta JC}$			-	-	0.8	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU8040, RURU8050 RURU8060

December 1993

80A, 400V - 600V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery .... <75ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 600V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURU8040, RURU8050 and RURU8060 (TA9886) are ultrafast diodes with soft recovery characteristics (t_{RR} < 75ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the single lead JEDEC style TO-218 package.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol

5

ULTRAFAST SINGLE DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURU8040	RURU8050	RURU8060	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +84°C)	$I_{F(AV)}$	80	80	80	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	160	160	160	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	800	800	800	A
Maximum Power Dissipation	P_D	180	180	180	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3380.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURU8040			RURU8050			RURU8060			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 80A, T_C = +25°C	-	-	1.6	-	-	1.6	-	-	1.6	V
V_F	I_F = 80A, T_C = +150°C	-	-	1.4	-	-	1.4	-	-	1.4	V
I_R	V_R = 400V, T_C = +25°C	-	-	250	-	-	-	-	-	-	μA
	V_R = 500V, T_C = +25°C	-	-	-	-	-	250	-	-	-	μA
	V_R = 600V, T_C = +25°C	-	-	-	-	-	-	-	-	250	μA
I_R	V_R = 400V, T_C = +150°C	-	-	2.0	-	-	-	-	-	-	mA
	V_R = 500V, T_C = +150°C	-	-	-	-	-	2.0	-	-	-	mA
	V_R = 600V, T_C = +150°C	-	-	-	-	-	-	-	-	2.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	75	-	-	75	-	-	75	ns
	I_F = 80A, dI_F/dt = 100A/μs	-	-	85	-	-	85	-	-	85	ns
t_A	I_F = 80A, dI_F/dt= 100A/μs	-	40	-	-	40	-	-	40	-	ns
t_B	I_F = 80A, dI_F/dt = 100A/μs	-	25	-	-	25	-	-	25	-	ns
$R_{\theta JC}$		-	-	0.83	-	-	0.83	-	-	0.83	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).
I_R = Instantaneous reverse current .
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RRr}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU8070, RURU8080 RURU8090, RURU80100

December 1993

80A, 700V - 1000V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery .... <125ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURU8070, RURU8080, RURU8090 and RURU80100 (TA9887) are ultrafast diodes with soft recovery characteristics (t_{RR} < 125ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the single lead JEDEC style TO-218 plastic package.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURU8070	RURU8080	RURU8090	RURU80100	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (T_C = +59°C)	$I_{F(AV)}$	80	80	80	80	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	160	160	160	160	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	500	500	500	500	A
Maximum Power Dissipation	P_D	180	180	180	180	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURU8070			RURU8080			RURU8090			RURU80100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 80A	-	-	1.9	-	-	1.9	-	-	1.9	-	-	1.9	V
V_F	I_F = 80A, T_C = 150°C	-	-	1.7	-	-	1.7	-	-	1.7	-	-	1.7	V
I_R	V_R = 700V	-	-	250	-	-	-	-	-	-	-	-	-	µA
	V_R =800V	-	-	-	-	-	250	-	-	-	-	-	-	µA
	V_R = 900V	-	-	-	-	-	-	-	-	250	-	-	-	µA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 700V, T_C = 150°C	-	-	2	-	-	-	-	-	-	-	-	-	mA
	V_R = 800V, T_C = 150°C	-	-	-	-	-	2	-	-	-	-	-	-	mA
	V_R = 900V, T_C = 150°C	-	-	-	-	-	-	-	-	2	-	-	-	mA
	V_R = 1000V, T_C = 150°C	-	-	-	-	-	-	-	-	-	-	-	2	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	125	-	-	125	-	-	125	-	-	125	ns
	I_F = 80A, dI_F/dt = 100A/µs	-	-	200	-	-	200	-	-	200	-	-	200	ns
t_A	I_F = 80A, dI_F/dt= 100A/µs	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	I_F = 80A, dI_F/dt = 100A/µs	-	65	-	-	65	-	-	65	-	-	65	-	ns
$R_{\theta JC}$		-	-	0.83	-	-	0.83	-	-	0.83	-	-	0.83	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU10040, RURU10050 RURU10060

December 1993

100A, 400V - 600V Ultrafast Diodes

Features

- **Ultrafast with Soft Recovery .... <80ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up to 600V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURU10040, RURU10050 and RURU10060 (TA49019) are ultrafast diodes with soft recovery characteristics (t_{RR} < 80ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the single lead, JEDEC style TO-218 package.

Due to space limitations, the brand on this part is abbreviated to URU10040, URU10050 or URU10060.

To order this part use the full part number, e.g. RURU10040.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol

Absolute Maximum Ratings (T_C = +25°C)

		RURU10040	RURU10050	RURU10060	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +68.2°C)	$I_{F(AV)}$	100	100	100	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	200	200	200	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	1000	1000	1000	A
Maximum Power Dissipation	P_D	210	210	210	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1992

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		RURU10040 LIMITS			RURU10050 LIMITS			RURU10060 LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 100A		-	-	1.6	-	-	1.6	-	-	1.6	V
V_F	I_F = 100A	T_C = +150°C	-	-	1.4	-	-	1.4	-	-	1.4	V
I_R	V_R = 400V V_R = 500V V_R = 600V		- - -	- - -	250 - -	- - -	- - -	- 250 -	- - -	- - -	- - 250	μA
I_R	V_R = 400V V_R = 500V V_R = 600V	T_C = +150°C	- - -	- - -	2.0 - -	- - -	- - -	- 2.0 -	- - -	- - -	- - 2.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs		-	-	80	-	-	80	-	-	80	ns
t_{RR}	I_F = 100A, dI_F/dt = 100A/μs		-	-	100	-	-	100	-	-	100	ns
t_A	I_F = 100A, dI_F/dt = 100A/μs		-	45	-	-	45	-	-	45	-	ns
t_B	I_F = 100A, dI_F/dt = 100A/μs		-	25	-	-	25	-	-	25	-	ns
$R_{\theta JC}$			-	-	0.71	-	-	0.71	-	-	0.71	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU100120

December 1993

100A, 1200V Ultrafast Diode

Features

- Ultrafast with Soft Recovery .... <125ns
- Operating Temperature .... +175°C
- Reverse Voltage 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

The RURU100120 (TA49020) is an ultrafast diode with soft recovery characteristics (t_{RR} < 125ns). It has low forward voltage drop and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of switching power supplies and other power switching applications. Its low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

The RURU100120 is supplied in the single lead, JEDEC style TO-218 package.

Due to space limitations, the brand on this part is abbreviated to UR100120.

To order this part use the full part number, i.e. RURU100120.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol

Absolute Maximum Ratings (T_C = +25°C)

		RURU100120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +48.7°C)	$I_{F(AV)}$	100	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	200	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	500	A
Maximum Power Dissipation	P_D	210	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS MIN	TYP	MAX	UNITS
V_F	I_F = 100A		-	-	2.1	V
V_F	I_F = 100A	T_C = +150°C	-	-	1.9	
I_R	V_R = 1200V		-	-	250	µA
I_R	V_R = 1200V	T_C = +150°C	-	-	2	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	125	ns
t_{RR}	I_F = 100A, dI_F/dt = 100A/µs		-	-	200	
t_A	I_F = 100A, dI_F/dt = 100A/µs		-	90	-	
t_B	I_F = 100A, dI_F/dt = 100A/µs		-	65	-	
$R_{\theta JC}$			-	-	0.71	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURU15040, RURU15050 RURU15060

December 1993

150A, 400V - 600V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery .... <85ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 600V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURU15040, RURU15050 and RURU15060 are ultrafast diodes with soft recovery characteristics (t_{RR} < 85ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the single lead JEDEC style TO-218 package.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW

Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURU15040	RURU15050	RURU15060	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +85°C)	$I_{F(AV)}$	150	150	150	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	300	300	300	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	1500	1500	1500	A
Maximum Power Dissipation	P_D	375	375	375	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3201.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURU15040			RURU15050			RURU15060			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 150A, T_C = +25°C	-	-	1.6	-	-	1.6	-	-	1.6	V
V_F	I_F = 150A, T_C = +150°C	-	-	1.4	-	-	1.4	-	-	1.4	V
I_R	V_R = 400V, T_C = +25°C	-	-	250	-	-	-	-	-	-	µA
	V_R = 500V, T_C = +25°C	-	-	-	-	-	250	-	-	-	µA
	V_R = 600V, T_C = +25°C	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 400V, T_C = 150°C	-	-	3.0	-	-	-	-	-	-	mA
	V_R = 500V, T_C = 150°C	-	-	-	-	-	3.0	-	-	-	mA
	V_R = 600V, T_C = 150°C	-	-	-	-	-	-	-	-	3.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	85	-	-	85	-	-	85	ns
	I_F = 150A, dI_F/dt = 100A/µs	-	-	100	-	-	100	-	-	100	ns
t_A	I_F = 150A, dI_F/dt= 100A/µs	-	60	-	-	60	-	-	60	-	ns
t_B	I_F = 150A, dI_F/dt = 100A/µs	-	30	-	-	30	-	-	30	-	ns
$R_{\theta JC}$		-	-	0.4	-	-	0.4	-	-	0.4	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

5

ULTRAFAST SINGLE DIODES

RURU15070, RURU15080 RURU15090, RURU150100

December 1993

150A, 700V - 1000V Ultrafast Diodes

Features

- Ultrafast with Soft Recovery .... <125ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURU15070, RURU15080 and RURU15090 and RURU150100 are ultrafast diodes with soft recovery characteristics (t_{RR} < 125ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the single lead JEDEC style TO-218 package.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURU15070	RURU15080	RURU15090	RURU150100	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (T_C = +65°C)	$I_{F(AV)}$	150	150	150	150	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	300	300	300	300	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	1500	1500	1500	1500	A
Maximum Power Dissipation	P_D	375	375	375	375	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number 3202.1

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURU15070			RURU15080			RURU15090			RURU150100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 150A, T_C = +25°C	-	-	1.9	-	-	1.9	-	-	1.9	-	-	1.9	V
V_F	I_F = 150A, T_C = +150°C	-	-	1.7	-	-	1.7	-	-	1.7	-	-	1.7	V
I_R	V_R = 700V, T_C = +25°C	-	-	250	-	-	-	-	-	-	-	-	-	µA
	V_R = 800V, T_C = +25°C	-	-	-	-	-	250	-	-	-	-	-	-	µA
	V_R = 900V, T_C = +25°C	-	-	-	-	-	-	-	-	250	-	-	-	µA
	V_R = 1000V, T_C = +25°C												250	µA
I_R	V_R = 700V, T_C = +150°C	-	-	3.0	-	-	-	-	-	-	-	-	-	mA
	V_R = 800V, T_C = +150°C	-	-	-	-	-	3.0	-	-	-	-	-	-	mA
	V_R = 900V, T_C = +150°C	-	-	-	-	-	-	-	-	3.0	-	-	-	mA
	V_R = 1000V, T_C = +150°C	-	-	-	-	-	-	-	-	-	-	-	3.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs	-	-	125	-	-	125	-	-	125	-	-	125	ns
	I_F = 150A, dI_F/dt = 100A/µs	-	-	200	-	-	200	-	-	200	-	-	200	ns
t_A	I_F = 150A, dI_F/dt = 100A/µs	-	100	-	-	100	-	-	100	-	-	100	-	ns
t_B	I_F = 150A, dI_F/dt = 100A/µs	-	75	-	-	75	-	-	75	-	-	75	-	ns
$R_{\theta JC}$		-	-	0.4	-	-	0.4	-	-	0.4	-	-	0.4	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

MCT/IGBT/DIODES 6

ULTRAFAST DUAL DIODES

		PAGE
SELECTION GUIDE	. . . .	6-3
ULTRAFAST DUAL DIODE DATA SHEETS		
BYW51-100, BYW51-150, BYW51-200	8A, 100V - 200V Ultrafast Dual Diodes.	6-5
RURP810CC, RURP815CC, RURP820CC	8A, 100V - 200V Ultrafast Dual Diodes.	6-8
RURG1510CC, RURG1515CC, RURG1520CC	15A, 100V - 200V Ultrafast Dual Diodes.	6-10
RURG1540CC, RURG1550CC, RURG1560CC	15A, 400V - 600V Ultrafast Dual Diodes.	6-13
RURG1570CC, RURG1580CC, RURG1590CC, RURG15100CC	15A, 700V - 1000V Dual Ultrafast Diodes.	6-16
RURG3010CC, RURG3015CC, RURG3020CC	30A, 100V - 200V Ultrafast Dual Diodes.	6-19
RURG3040CC, RURG3050CC, RURG3060CC	30A, 400V - 600V Ultrafast Dual Diodes.	6-22
RURG3070CC, RURG3080CC, RURG3090CC, RURG30100CC	30A, 700V - 1000V Ultrafast Dual Diodes.	6-25
RURG30120CC	30A, 1200V Ultrafast Dual Diode	6-28
RURH1570CC, RURH1580CC, RURH1590CC, RURH15100CC	15A, 700V - 1000V Ultrafast Dual Diodes.	6-31
MUR1610CT, MUR1615CT, MUR1620CT	16A, 100V - 200V Ultrafast Dual Diodes.	6-34
MUR3010PT, RURH1510CC, MUR3015PT, RURH1515CC, MUR3020PT, RURH1520CC	15A, 100V - 200V Ultrafast Dual Diodes.	6-39
MUR3040PT, RURH1540CC, MUR3050PT, RURH1550CC, MUR3060PT, RURH1560CC	15A, 400V - 600V Ultrafast Dual Diodes.	6-42

Ultrafast Dual Diodes (Continued)

		PAGE
RURH3010CC, RURH3015CC, RURH3020CC	30A, 100V - 200V Ultrafast Dual Diodes	6-45
RURH3040CC, RURH3050CC, RURH3060CC	30A, 400V - 600V Ultrafast Dual Diodes	6-48
RURH3070CC, RURH3080CC, RURH3090CC, RURH30100CC	30A, 700V - 1000V Ultrafast Dual Diodes	6-51
RURM1610CC, RURM1615CC, RURM1620CC	16A ,100V - 200V Ultrafast Dual Diodes	6-54

Selection Guide

HARRIS DUAL ULTRAFAST RECOVERY RECTIFIER PRODUCT LINE

	TO-220AB	TO-218AC		TO-247		TO-204AA
	$I_{F(AVG)}$	$I_{F(AVG)}$		$I_{F(AVG)}$		$I_{F(AVG)}$
V_{RRM}	8Ax2	15Ax2	30Ax2	15Ax2	30Ax2	16Ax2
100V	MUR1610CT BYW51100 RURP810CC	MUR3010PT RURH1510CC	RURH3010CC	RURG1510CC	RURG3010CC	RURM1610CC
150V	MUR1615CT BYW51150 RURP815CC	MUR3015PT RURH1515CC	RURH3015CC	RURG1515CC	RURG3015CC	RURM1615CC
200V	MUR1620CT BYW51200 RURP820CC	MUR3020PT RURH1520CC	RURH3020CC	RURG1520CC	RURG3020CC	RURM1620CC
400V	RURP840CC	MUR3040PT RURH1540CC	RURH3040CC	RURG1540CC	RURG3040CC	
500V	RURP850CC	MUR3050PT RURH1550CC	RURH3050CC	RURG1550CC	RURG3050CC	
600V	RURP860CC	MUR3060PT RURH1560CC	RURH3060CC	RURG1560CC	RURG3060CC	
700V	RURP870CC	RURH1570CC	RURH3070CC	RURG1570CC	RURG3070CC	
800V	RURP880CC	RURH1580CC	RURH3080CC	RURG1580CC	RURG3080CC	
900V	RURP890CC	RURH1590CC	RURH3090CC	RURG1590CC	RURG3090CC	
1000V	RURP8100CC	RURH15100CC	RURH30100CC	RURG15100CC	RURG30100CC	
1200V	RURP8120CC			RURG15120CC	RURG30120CC	

SHADING = Future Product Offerings

BYW51-100
BYW51-150, BYW51-200

December 1993

8A, 100V - 200V Ultrafast Dual Diodes

Features

- Ultra Fast Recovery Time (<35 ns)
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

Applications

- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification

Description

The BYW51 series devices are low forward voltage drop, ultra-fast-recovery rectifiers (t_{RR} < 35ns). They use a planar ion-implanted epitaxial construction.

These devices are intended for use as output rectifiers and fly-wheel diodes in a variety of high-frequency pulse-width-modulated and switching regulators. Their low stored charge and attendant fast reverse-recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in JEDEC TO-220AB plastic packages.

Package

JEDEC TO-220AB
TOP VIEW



Symbol



6

ULTRAFAST DUAL DIODES

Absolute Maximum Ratings Per Junction

	BYW51-100	BYW51-150	BYW51-200	UNITS
Maximum Peak Repetitive Reverse Voltage .... V_{RRM}	100	150	200	V
Maximum Peak Surge Voltage......................V_{RSM}	110	165	220	V
Repetitive Peak Surge Current............... I_{FRM}, t_P < 10µs	100	100	100	A
Nonrepetitive Peak Surge Current .... I_F(RMS), Total	20	20	20	A
Average Rectified forward Current..............$I_{F(AV)}$, Total T_C = +125°C, a = 0.5	20	20	20	A
Repetitive Peak Surge Current...................... I_{FSM} t_P = 10ms, Sinusoidal	100	100	100	A
Maximum Power Dissipation ....P_D,T_C = +125°C	20	20	20	W
Operating and Storage Temperature ....T_J	-40 + 150	-40 + 150	-40 + 150	°C
T_L (Lead Temperature During Soldering)................... At Distance > 1/8 in. (3.17mm) From Case For 10s max.	260	260	260	°C

Copyright © Harris Corporation 1993

File Number **1412.1**

Electrical Specifications Per Junction

SYMBOL	TEST CONDITIONS			LIMITS						UNITS
	T_J °C	VOLTAGE V_R V	CURRENT I_F A	BYW51-100		BYW51-150		BYW51-200		
				MIN	MAX	MIN	MAX	MIN	MAX	
I_R	25	100	-	-	5	-	-	-	-	µA
		150	-	-	-	-	5	-	-	µA
		200	-	-	-	-	-	-	5	µA
	100	100	-	-	1	-	-	-	-	mA
		150	-	-	-	-	1	-	-	mA
		200	-	-	-	-	-	-	1	mA
V_F	25	-	8	-	0.95	-	0.95	-	0.95	V
	100	-	8	-	0.89	-	0.89	-	0.89	V
t_{RR}	25	-	1 (Note 1)	-	35	-	35	-	35	ns
$R_{\theta JC}$, Per Leg		-	-	-	2.5	-	2.5	-	2.5	°C/W
$R_{\theta JC}$, Total		-	-	-	1.3	-	1.3	-	1.3	°C/W
$R_{\theta JA}$		-	-	-	60	-	60	-	60	°C/W
C_J	25	10	0	All types (typ.) 40						pF

NOTE:

1. $dI_F/dt > 50A/\mu s$, $I_{RM}(rec) < 1A$, $I_{RR} = 0.25A$.

Typical Performance Curves



FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION



FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH (PER JUNCTION)



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

RURP810CC RURP815CC, RURP820CC

December 1993

8A, 100V - 200V Ultrafast Dual Diodes

Features

- **Ultrafast Recovery Time (t_{RR} < 35ns)**
- **Low Forward Voltage**
- **Low Thermal Resistance**
- **Planar Design**
- **Wire-Bonded Construction**

Applications

- **General Purpose**
- **Power Switching Circuits to 100kHz**
- **Full-Wave Rectification**

Description

RURP810CC, RURP815CC, RURP820CC are low forward voltage drop ultrafast rectifiers (t_{RR} < 35ns). They use an ion-implanted planar epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodies in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in JEDEC TO-220AB plastic packages.

Package

JEDEC TO-220AB
BOTTOM VIEW

CATHODE (FLANGE)

ANODE 1
CATHODE
ANODE 2

Symbol



Absolute Maximum Ratings (T_C = +25°C)

		RURP810CC	RURP815CC	RURP820CC
Peak Repetitive Reverse Voltage	V_{RRM}	100V	150V	200V
Average Rectified Forward Current (Per Leg)				
T_A = +25°C (No Heat Sink)	$I_{F(AV)}$	3A	3A	3A
T_A = +25°C (With Heat Sink)*	$I_{F(AV)}$	8A	8A	8A
T_C = +125°C	$I_{F(AV)}$	8A	8A	8A
Nonrepetitive Peak Surge Current (8.3ms, 1/2 cycle)	I_{FSM}	100A	100A	100A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C
Maximum Lead Temperature During Solder (At distance > 1/8" (3.17mm) from case or 10s max)	T_L	260°C	260°C	260°C

*Wakefield type 295 heat sink with convection cooling.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RURP810CC			RURP815CC			RURP820CC			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 8A, T_C = +150°C	-	-	0.895	-	-	0.895	-	-	0.895	V
	I_F = 8A, T_C = +25°C	-	-	0.975	-	-	0.975	-	-	0.975	V
I_R at T_C = +150°C	V_R = 100V	-	-	250	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	250	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	250	µA
I_R at T_C = +25°C	V_R = 100V	-	-	5	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	5	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	5	µA
t_{RR}	I_F = 8A*	-	-	35	-	-	35	-	-	35	ns
$R_{\theta JC}$		-	-	2.25	-	-	2.25	-	-	2.25	°C/W
$R_{\theta JA}$		-	-	60	-	-	60	-	-	60	°C/W
C_J	V_R = 10V, I_F = 0A	-	40	-	-	40	-	-	40	-	pF

*dI_F/dt = 50A/µs, I_{RM} (rec) < 1A, I_{RR} = 0.25A.

Typical Performance Curves.



FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION



FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH (PER JUNCTION)



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

RURG1510CC
RURG1515CC, RURG1520CC

December 1993

15A, 100V - 200V Ultrafast Dual Diodes

Features

- **Ultrafast with Soft Recovery .... <30ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up to 200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG1510CC, RURG1515CC and RURG1520CC (TA9926) are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 30ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC Style TO-247 package.

Due to space limitations, the brand on this part is abbreviated to UR1510CC, UR1515CC or UR1520CC..

To order this part use the full part number, e.g. RURG1510CC.

Package



Symbol



Absolute Maximum Ratings (T_C = +25°C)

		RURG1510CC	RURG1515CC	RURG1520CC	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	100	150	200	V
Working Peak Reverse Voltage	V_{RWM}	100	150	200	V
DC Blocking Voltage	V_R	100	150	200	V
Average Rectified Forward Current (Per Leg) (T_C = +145°C)	$I_{F(AV)}$	15	15	15	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	30	30	30	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	200	200	200	A
Maximum Power Dissipation	P_D	100	100	100	W
Avalanche Energy (L = 40mH)	W_{AVL}	20	20	20	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1992

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		RURG1510CC LIMITS			RURG1515CC LIMITS			RURG1520CC LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A		-	-	1.05	-	-	1.05	-	-	1.05	V
V_F	I_F = 15A	T_C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
I_R	V_R = 100V		-	-	10	-	-	-	-	-	-	µA
	V_R= 150V		-	-	-	-	-	10	-	-	-	µA
	V_R = 200V		-	-	-	-	-	-	-	-	10	µA
I_R	V_R = 100V	T_C = +150°C	-	-	500	-	-	-	-	-	-	µA
	V_R = 150V	T_C = +150°C	-	-	-	-	-	500	-	-	-	µA
	V_R = 200V	T_C = +150°C	-	-	-	-	-	-	-	-	500	µA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	30	-	-	30	-	-	30	ns
t_{RR}	I_F = 15A, dI_F/dt = 100A/µs		-	-	35	-	-	35	-	-	35	ns
t_A	I_F = 15A, dI_F/dt = 100A/µs		-	20	-	-	20	-	-	20	-	ns
t_B	I_F = 15A, dI_F/dt = 100A/µs		-	10	-	-	10	-	-	10	-	ns
$R_{\theta JC}$			-	-	1.5	-	-	1.5	-	-	1.5	°C/W

DEFINITIONS

- V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
- I_R = Instantaneous reverse current.
- t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
- t_A = Time to reach peak reverse current (See Figure 2).
- t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
- $R_{\theta JC}$ = Thermal resistance junction to case.
- W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
- pw = pulse width.
- D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG1540CC
RURG1550CC, RURG1560CC

December 1993

15A, 400V - 600V Ultrafast Dual Diodes

Features

- Ultrafast with Soft Recovery . . . . <55ns
- Operating Temperature . . . . +175°C
- Reverse Voltage Up to 600V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURG1540CC, RURG1550CC and RURG1560CC (TA9905) are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 55ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC Style TO-247 package.

Due to space limitations, the brand on this part is abbreviated to UR1540CC, UR1550CC or UR1560CC.

To order this part use the full part number, e.g. RURG1540CC.

Package

JEDEC STYLE TO-247
TOP VIEW



Symbol



6

ULTRAFAST DUAL DIODES

Absolute Maximum Ratings (T_C = +25°C)

		RURG1540CC	RURG1550CC	RURG1560CC
Peak Repetitive Reverse Voltage	V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage	V_{RWM}	400V	500V	600V
DC Blocking Voltage	V_R	400V	500V	600V
Average Rectified Forward Current (Per Leg) (T_C = +145°C)	$I_{F(AV)}$	15A	15A	15A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	30A	30A	30A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	200A	200A	200A
Maximum Power Dissipation	P_D	100W	100W	100W
Avalanche Energy (L = 40mH)	W_{AVL}	20mj	20mj	20mj
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Copyright © Harris Corporation 1993

File Number 3548.1

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

SYMBOL	TEST CONDITION		RURG1540CC LIMITS			RURG1550CC LIMITS			RURG1560CC LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 15A$		-	-	1.5	-	-	1.5	-	-	1.5	V
V_F	$I_F = 15A$	$T_C = +150^oC$	-	-	1.3	-	-	1.3	-	-	1.3	V
I_R	$V_R = 400V$		-	-	10	-	-	-	-	-	-	µA
	$V_R = 500V$		-	-	-	-	-	10	-	-	-	µA
	$V_R = 600V$		-	-	-	-	-	-	-	-	10	µA
I_R	$V_R = 400V$	$T_C = +150^oC$	-	-	500	-	-	-	-	-	-	µA
	$V_R = 500V$	$T_C = +150^oC$	-	-	-	-	-	500	-	-	-	µA
	$V_R = 600V$	$T_C = +150^oC$	-	-	-	-	-	-	-	-	500	µA
t_{RR}	$I_F = 1A$, $dI_F/dt = 100A/\mu s$		-	-	55	-	-	55	-	-	55	ns
t_{RR}	$I_F = 15A$, $dI_F/dt = 100A/\mu s$		-	-	60	-	-	60	-	-	60	ns
t_A	$I_F = 15A$, $dI_F/dt = 100A/\mu s$		-	30	-	-	30	-	-	30	-	ns
t_B	$I_F = 15A$, $dI_F/dt = 100A/\mu s$		-	17	-	-	17	-	-	17	-	ns
$R_{\theta JC}$			-	-	1.5	-	-	1.5	-	-	1.5	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG1570CC, RURG1580CC RURG1590CC, RURG15100CC

December 1993

15A, 700V - 1000V Dual Ultrafast Diodes

Features

- Ultrafast with Soft Recovery . . . . <100ns
- Operating Temperature . . . . +175°C
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURG1570CC, RURG1580CC, RURG1590CC and RUR15100CC are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 100ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheel/clamping diode and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC Style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG1570CC	RURG1580CC	RURG1590CC	RURG15100CC
Peak Repetitive Reverse Voltage	V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage	V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage	V_R	700V	800V	900V	1000V
Average Rectified Forward Current (Per Leg) (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	15A	15A	15A	15A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	30A	30A	30A	30A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	200A	200A	200A	200A
Maximum Power Dissipation	P_D	100W	100W	100W	100W
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Copyright © Harris Corporation 1993

File Number **2933.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURG1570CC			RURG1580CC			RURG1590CC			RURG15100CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A T_C = +150°C	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	I_F = 15A T_C = +25°C	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
I_R at T_C = +150°C	V_R = 700V	-	-	500	-	-	-	-	-	-	-	-	-	µA
	V_R = 800V	-	-	-	-	-	500	-	-	-	-	-	-	µA
	V_R = 900V	-	-	-	-	-	-	-	-	500	-	-	-	µA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25°C	V_R = 700V	-	-	100	-	-	-	-	-	-	-	-	-	µA
	V_R = 800V	-	-	-	-	-	100	-	-	-	-	-	-	µA
	V_R = 900V	-	-	-	-	-	-	-	-	100	-	-	-	µA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	100	µA
t_{RR}	I_F = 1A	-	-	100	-	-	100	-	-	100	-	-	100	ns
	I_F = 15A	-	-	125	-	-	125	-	-	125	-	-	125	ns
t_A	I_F = 15A	-	75	-	-	75	-	-	75	-	-	75	-	ns
t_B	I_F = 15A	-	40	-	-	40	-	-	40	-	-	40	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W_{AVL}		-	-	20	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (1/2)\ LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$

Q1 AND Q2 ARE 1000V MOSFETs

RURG3010CC
RURG3015CC, RURG3020CC

December 1993

30A, 100V - 200V Ultrafast Dual Diodes

Features

- **Ultrafast with Soft Recovery..................<45ns**
- **Operating Temperature......................+175°C**
- **Reverse Voltage Up to.........................200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURG3010CC, RURG3015CC and RURG3020CC (TA9645) are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 45ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC Style TO-247 package.

Due to space limitations, the brand on this part is abbreviated to UR3010CC, UR3015CC or UR3020CC.

To order this part use the full part number, e.g. RURG3010CC.

Package

JEDEC STYLE TO-247
TOP VIEW



Symbol



6

ULTRAFAST DUAL DIODES

Absolute Maximum Ratings (T_C = +25°C)

		RURG3010CC	RURG3015CC	RURG3020CC	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	100	150	200	V
Working Peak Reverse Voltage	V_{RWM}	100	150	200	V
DC Blocking Voltage	V_R	100	150	200	V
Average Rectified Forward Current (Per Leg) (T_C = +145°C)	$I_{F(AV)}$	30	30	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	70	70	70	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	325	325	325	A
Maximum Power Dissipation	P_D	125	125	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	20	20	20	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3552.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		RURG3010CC LIMITS			RURG3015CC LIMITS			RURG3020CC LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A		-	-	1.0	-	-	1.0	-	-	1.0	V
V_F	I_F = 30A	T_C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
I_R	V_R = 100V		-	-	30	-	-	-	-	-	-	µA
	V_R= 150V		-	-	-	-	-	30	-	-	-	µA
	V_R = 200V		-	-	-	-	-	-	-	-	30	µA
I_R	V_R = 100V	T_C = +150°C	-	-	500	-	-	-	-	-	-	µA
	V_R = 150V	T_C = +150°C	-	-	-	-	-	500	-	-	-	µA
	V_R = 200V	T_C = +150°C	-	-	-	-	-	-	-	-	500	µA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	45	-	-	45	-	-	45	ns
t_{RR}	I_F = 30A, dI_F/dt = 100A/µs		-	-	50	-	-	50	-	-	50	ns
t_A	I_F = 30A, dI_F/dt = 100A/µs		-	20	-	-	20	-	-	20	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/µs		-	15	-	-	15	-	-	15	-	ns
$R_{\theta JC}$			-	-	1.2	-	-	1.2	-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

6
ULTRAFAST DUAL DIODES

RURG3040CC
RURG3050CC, RURG3060CC

December 1993

30A, 400V - 600V Ultrafast Dual Diodes

Features

- Ultrafast with Soft Recovery .... <55ns
- Operating Temperature .... +175°C
- Reverse Voltage Up to 600V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURG3040CC, RURG3050CC and RURG3060CC (TA9903) are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 55ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC StyleTO-247 package.

Due to space limitations, the brand on this part is abbreviated to UR3040CC, UR3050CC or UR3060CC.

To order this part use the full part number, e.g. RURG3040CC.

Package

JEDEC STYLE TO-247
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C)

		RURG3040CC	RURG3050CC	RURG3060CC	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (Per Leg) (T_C = +130°C)	$I_{F(AV)}$	30	30	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	70	70	70	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	325	325	325	A
Maximum Power Dissipation	P_D	125	125	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	20	20	20	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number 3549.1

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

SYMBOL	TEST CONDITION		RURG3040CC LIMITS			RURG3050CC LIMITS			RURG3060CC LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A		-	-	1.5	-	-	1.5	-	-	1.5	V
V_F	I_F = 30A	T_C = +150°C	-	-	1.3	-	-	1.3	-	-	1.3	V
I_R	V_R = 400V		-	-	30	-	-	-	-	-	-	μA
	V_R = 500V		-	-	-	-	-	30	-	-	-	μA
	V_R = 600V		-	-	-	-	-	-	-	-	30	μA
I_R	V_R = 400V	T_C = +150°C	-	-	1.0	-	-	-	-	-	-	μA
	V_R = 500V	T_C = +150°C	-	-	-	-	-	1.0	-	-	-	μA
	V_R = 600V	T_C = +150°C	-	-	-	-	-	-	-	-	1.0	μA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs		-	-	55	-	-	55	-	-	55	ns
t_{RR}	I_F = 30A, dI_F/dt = 100A/μs		-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 30A, dI_F/dt = 100A/μs		-	30	-	-	30	-	-	30	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/μs		-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$			-	-	1.2	-	-	1.2	-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves

FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP

FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG3070CC, RURG3080CC RURG3090CC, RURG30100CC

December 1993

30A, 700V - 1000V Ultrafast Dual Diodes

Features

- Ultrafast with Soft Recovery . . . . <110ns
- Operating Temperature . . . . +175°C
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RURG3070CC, RURG3080CC, RURG3090CC and RURG30100CC are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 110ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheel/clamping diode and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC Style TO-247 package.

Package

JEDEC STYLE TO-247
TOP VIEW



Symbol



6

ULTRAFAST DUAL DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG3070CC	RURG3080CC	RURG3090CC	RURG30100CC	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (Per Leg) (T_C = +117°C)	$I_{F(AV)}$	30	30	30	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	60	60	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	300	300	300	300	A
Maximum Power Dissipation	P_D	125	125	125	125	W
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1992

File Number **2935.1**

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURDG3070CC			RURG3080CC			RURG3090CC			RURG30100CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 30A$ $T_C = +150^oC$	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	$I_F = 30A$ $T_C = +25^oC$	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
I_R at $T_C = +150^oC$	$V_R = 700V$	-	-	1	-	-	-	-	-	-	-	-	-	μA
	$V_R = 800V$	-	-	-	-	-	1	-	-	-	-	-	-	μA
	$V_R = 900V$	-	-	-	-	-	-	-	-	1	-	-	-	μA
	$V_R = 1000V$	-	-	-	-	-	-	-	-	-	-	-	1	μA
I_R at $T_C = +25^oC$	$V_R = 700V$	-	-	100	-	-	-	-	-	-	-	-	-	μA
	$V_R = 800V$	-	-	-	-	-	100	-	-	-	-	-	-	μA
	$V_R = 900V$	-	-	-	-	-	-	-	-	100	-	-	-	μA
	$V_R = 1000V$	-	-	-	-	-	-	-	-	-	-	-	100	μA
t_{RR}	$I_F = 1A$	-	-	110	-	-	110	-	-	110	-	-	110	ns
	$I_F = 30A$	-	-	150	-	-	150	-	-	150	-	-	150	ns
t_A	$I_F = 30A$	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	$I_F = 30A$	-	45	-	-	45	-	-	45	-	-	45	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W_{AVL}		-	-	30	-	-	30	-	-	30	-	-	30	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), at dI_F/dt = 100A/μs summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/μs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURG30120CC

December 1993

30A, 1200V Ultrafast Dual Diode

Features

- **Ultrafast with Soft Recovery** .... <110ns
- **Operating Temperature** .... +175°C
- **Reverse Voltage Up To** 1200V
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

The RURG30120CC (49031) is an ultrafast dual diode with soft recovery characteristic (t_{RR} < 110ns). It has low forward voltage drop and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of switching power supplies and other power switching applications. Its low stored charge and ultrafast recovery with soft recovery characteristic minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RURG30120CC is supplied in the JEDEC Style TO-247 plastic package.

Package

JEDEC STYLE TO-247
TOP VIEW

CATHODE (BOTTOM SIDE METAL)
ANODE 1
CATHODE
ANODE 2

Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURG30120CC	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (Per Leg) (T_C = +110°C)	$I_{F(AV)}$	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	300	A
Maximum Power Dissipation	P_D	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	30	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS			UNITS
		MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +25°C	-	-	2.1	V
V_F	I_F = 30A, T_C = +150°C	-	-	1.9	V
I_R	V_R = 1200V, T_C = +25°C	-	-	100	μA
I_R	V_R = 1200V, T_C = +150°C	-	-	1	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	110	ns
	I_F = 30A, dI_F/dt = 100A/μs	-	-	150	ns
t_A	I_F = 30A, dI_F/dt= 100A/μs	-	90	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/μs	-	45	-	ns
$R_{\theta JC}$		-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES

$I_{MAX} = 1A$
$L = 40mH$
$R < 0.1\Omega$
$W_{AVL} = 1/2LI^2 [V_{AVL}/(V_{AVL} - V_{DD})]$
Q_1 & Q_2 ARE 1000V MOSFETs



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RURH1570CC, RURH1580CC RURH1590CC, RURH15100CC

December 1993

15A, 700V - 1000V Ultrafast Dual Diodes

Features

- **Ultrafast with Soft Recovery . . . . <100ns**
- **Operating Temperature . . . . +175°C**
- **Reverse Voltage Up to 1000V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURH1570CC, RURH1580CC, RURH1590CC and RURH15100CC are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 100ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheel/clamping diode and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC TO-218AC package.

Package

JEDEC TO-218AC
TOP VIEW



Symbol



6

ULTRAFAST DUAL DIODES

Absolute Maximum Ratings (T_C = +25°C) Unless Otherwise Specified

		RURH1570CC	RURH1580CC	RURH1590CC	RURH15100CC
Peak Repetitive Reverse Voltage	V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage	V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage	V_R	700V	800V	900V	1000V
Average Rectified Forward Current (Per Leg) (T_C = +141.25°C)	$I_{F(AV)}$	15A	15A	15A	15A
Repetitive Peak Surge Current (Square Wave 20kHZ)	I_{FRM}	30A	30A	30A	30A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase 60Hz)	I_{FSM}	200A	200A	200A	200A
Maximum Power Dissipation	P_D	100W	100W	100W	100W
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Copyright © Harris Corporation 1993

File Number **2934.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURH1570CC			RURH1580CC			RURH1590CC			RURH15100CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A, T_C = +150°C	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	I_F = 15A, T_C = +25°C	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
I_R at T_C = +150°C	V_R = 700V	-	-	500	-	-	-	-	-	-	-	-	-	µA
	V_R = 800V	-	-	-	-	-	500	-	-	-	-	-	-	µA
	V_R = 900V	-	-	-	-	-	-	-	-	500	-	-	-	µA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25°C	V_R = 700V	-	-	100	-	-	-	-	-	-	-	-	-	µA
	V_R = 800V	-	-	-	-	-	100	-	-	-	-	-	-	µA
	V_R = 900V	-	-	-	-	-	-	-	-	100	-	-	-	µA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	100	µA
t_{RR}	I_F = 1A	-	-	100	-	-	100	-	-	100	-	-	100	ns
	I_F = 15A	-	-	125	-	-	125	-	-	125	-	-	125	ns
t_A	I_F = 15A	-	75	-	-	75	-	-	75	-	-	75	-	ns
t_B	I_F = 15A	-	40	-	-	40	-	-	40	-	-	40	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W_{AVL}		-	-	20	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_L$peak = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = (1/2) LI^2[V_{AVL}/(V_{AVL} - V_{DD})]$
Q1 AND Q2 ARE 1000V MOSFETs

MUR1610CT
MUR1615CT, MUR1620CT

December 1993

16A, 100V - 200V Ultrafast Dual Diodes

Features

- Ultrafast Recovery Time (t_{RR} < 35ns)
- Low Forward Voltage
- Low Thermal Resistance
- Hard Glass Passivation
- Wire-Bonded Construction

Applications

- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification

Description

The MUR1610CT, MUR1615CT, MUR1620CT are low forward voltage drop ultrafast rectifiers (t_{RR} < 35ns). They use a glass passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodies in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in JEDEC TO-220AB plastic packages.

Package

JEDEC TO-220AB
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified.

		MUR1610CT	MUR1615CT	MUR1620CT
Peak Repetitive Reverse Voltage	V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage	V_{RWM}	100V	150V	200V
DC Blocking Voltage	V_R	100V	150V	200V
Average Rectified Forward Current (Per Leg)	$I_{F(AV)}$	8A	8A	8A
(Total device, (rated V_R), T_C = +150°C		16A	16A	16A
Peak Forward Repetitive Current (Per Diode Leg) (Rated V_R, square wave 20kHZ) T_C = +150°C	I_{FRM}	16A	16A	16A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	100A	100A	100A
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C
Maximum Lead Temperature During Soldering (At distance > 1/8" (3.17mm) from case for 10s max)	T_L	260°C	260°C	260°C

Copyright © Harris Corporation 1993

File Number **1885.2**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1610CT			MUR1615CT			MUR1620CT			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 8A, T_C = +150°C	-	-	0.895	-	-	0.895	-	-	0.895	V
	I_F = 8A, T_C = +25°C	-	-	0.975	-	-	0.975	-	-	0.975	V
IR at T_C = +150°C	V_R = 100V	-	-	250	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	250	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	250	µA
IR at T_C = +25°C	V_R = 100V	-	-	5	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	5	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	5	µA
t_{RR}	I_F = 1A (Note 1)	-	-	35	-	-	35	-	-	35	ns
	I_F = 0.5 (Note 2)	-	-	25	-	-	25	-	-	25	ns
$R_{\theta JC}$		-	-	3	-	-	3	-	-	3	°C/W

NOTES:

1. dI_F/dt = 50A/µs
2. I_R =1.0A, I_{REC} = 0.25A.

Typical Performance Curves

MUR1610CT, MUR1615CT



FIGURE 1. TYPICAL FORWARD VOLTAGE (PER LEG)

FIGURE 2. TYPICAL REVERSE CURRENT (PER LEG)

FIGURE 3. CURRENT DERATING vs CASE TEMPERATURE (PER LEG)

FIGURE 4. CURRENT DERATING, AMBIENT (PER LEG)

FIGURE 5. POWER DISSIPATION (PER LEG)

Typical Performance Curves (Continued)



FIGURE 6. TYPICAL FORWARD VOLTAGE (PER LEG)

The curves shown are typical for the highest voltage device in the voltage grouping. Typical reverse current for lower voltage selections can be estimated from these same curves if V_R is sufficiently below rated V_R.

T_J = +175°C, T_J = +150°C, T_J = +100°C, T_J = +25°C

I_R, REVERSE CURRENT (μA): 1.0K, 400, 200, 100, 40, 20, 10, 4.0, 2.0, 1.0, 0.4, 0.2, 0.1, 0.04, 0.02, 0.01

I_R, REVERSE VOLTAGE (V): 0, 50, 1000, 150, 200, 250, 300, 350, 400, 450, 500

FIGURE 7. TYPICAL REVERSE CURRENT (PER LEG)



FIGURE 8. CURRENT DERATING, vs CASE TEMPERATURE (PER LEG)



FIGURE 9. CURRENT DERATING AMBIENT (PER LEG)



FIGURE 10. POWER DISSIPATION (PER LEG)

Typical Performance Curves (Continued)



FIGURE 11. THERMAL RESPONSE



FIGURE 12. TYPICAL CAPACITANCE (PER LEG)

MUR3010PT, RURH1510CC
MUR3015PT, RURH1515CC
MUR3020PT, RURH1520CC

December 1993

15A, 100V - 200V Ultrafast Dual Diodes

Features

- **Ultrafast with Soft Recovery Characteristic (t_{RR} < 30ns)**
- **+175°C Rated Junction Temperature**
- **Reverse Voltage Up to 200V**
- **Avalanche Energy Rated**

Applications

- **Switching Power Supply**
- **Power Switching Circuits**
- **General Purpose**

Description

MUR3010PT, MUR3015PT, MUR3020PT and RURH1510CC, RURH1515CC, RURH1520CC are ultrafast dual diodes (t_{RR} < 30ns) with soft recovery characteristics ($t_A/t_B \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-218AC packages.

Package



Symbol



6

ULTRAFAST DUAL DIODES

Absolute Maximum Ratings (T_C = +25°C)

		MUR3010PT RURH1510CC	MUR3015PT RURH1515CC	MUR3020PT RUR1520CC
Peak Repetitive Reverse Voltage	V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage	V_{RWM}	100V	150V	200V
DC Blocking Voltage	V_R	100V	150V	200V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = 150°C)	$I_{F(AV)}$	15A	15A	15A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	30A	30A	30A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1phase 60Hz)	I_{FSM}	200A	200A	200A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Copyright © Harris Corporation 1993

File Number **2775.3**

Electrical Specifications Case Temperature (T_C) = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR3010PT, RURH1510CC			MUR3015PT, RURH1515CC			MUR3020PT, RURH1520CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A T_C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I_F = 15A T_C = +25°C	-	-	1.05	-	-	1.05	-	-	1.05	V
IR at T_C = +150°C	V_R = 100V	-	-	500	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	500	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	500	µA
IR at TC = +25°C	V_R = 100V	-	-	10	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	10	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	10	µA
t_{RR}	I_F = 1A	-	-	30	-	-	30	-	-	30	ns
	I_F = 15A	-	-	35	-	-	35	-	-	35	ns
t_A	I_F = 1A	-	18	-	-	18	-	-	18	-	ns
	I_F = 15A	-	20	-	-	20	-	-	20	-	ns
t_B	I_F = 1A	-	9	-	-	9	-	-	9	-	ns
	I_F = 15A	-	10	-	-	10	-	-	10	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W_{AVL}	see Fig. 7, 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC

FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE

FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT

FIGURE 8. CURRENT VOLTAGE WAVEFORM

$I_{L\ PEAK}$ = 1A, L = 40mH, R < 0.1W, $W_{AVL} = 1/2LI^2\ [V_{AVL}/(V_{AVL} - V_{DD})]$

MUR3040PT, RURH1540CC
MUR3050PT, RURH1550CC
MUR3060PT, RURH1560CC

December 1993

15A, 400V - 600V Ultrafast Dual Diodes

Features

- **Ultrafast with Soft Recovery Characteristic (t_{RR} < 55ns)**
- **+175°C Rated Junction Temperature**
- **Reverse Voltage Up to 600V**
- **Avalanche Energy Rated**

Applications

- **Switching Power Supply**
- **Power Switching Circuits**
- **General Purpose**

Description

MUR3040PT, MUR3050PT, MUR3060PT and RURH1540CC, RURH1550CC, RURH1560CC are ultrafast dual diodes (t_{RR} < 55ns) with soft recovery characteristics ($t_A/t_B \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-218AC packages.

Package

JEDEC TO-218AC
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified.

		MUR3040PT RURH1540CC	MUR3050PT RURH1550CC	MUR3060PT RURH1560CC
Peak Repetitive Reverse Voltage	V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage	V_{RWM}	400V	500V	600V
DC Blocking Voltage	V_R	400V	500V	600V
Average Rectified Forward Current (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	15A	15A	15A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHz)	I_{FRM}	42	42	30A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1phase 60Hz)	I_{FSM}	200A	200A	200A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Copyright © Harris Corporation 1993

File Number **2774.2**

Electrical Specifications Case Temperature (T_C) = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR3040PT, RURH1540CC			MUR3050PT, RURH1550CC			MUR3060PT, RURH1560CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 15A, T_C = +150°C	-	-	1.12	-	-	1.20	-	-	1.20	V
	I_F = 15A, T_C = +25°C	-	-	1.25	-	-	1.50	-	-	1.50	V
IR at T_C = +150°C	V_R = 400V	-	-	500	-	-	-	-	-	-	μA
	V_R = 500V	-	-	-	-	-	500	-	-	-	μA
	V_R = 600V	-	-	-	-	-	-	-	-	500	μA
IR at TC = +25°C	V_R = 400V	-	-	10	-	-	-	-	-	-	μA
	V_R = 500V	-	-	-	-	-	10	-	-	-	μA
	V_R = 600V	-	-	-	-	-	-	-	-	10	μA
t_{RR}	I_F = 1A	-	-	55	-	-	55	-	-	55	ns
	I_F = 15A	-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 1A	-	20	-	-	20	-	-	20	-	ns
	I_F = 15A	-	30	-	-	30	-	-	30	-	ns
t_B	I_F = 1A	-	15	-	-	15	-	-	15	-	ns
	I_F = 15A	-	17	-	-	17	-	-	20	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W_{AVL}	see Fig. 7, 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time at dI_F/dt = 100A/μs (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at dI_F/dt = 100A/μs (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC

FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC

FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT

FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE

FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT

FIGURE 8. CURRENT VOLTAGE WAVEFORM

RURH3010CC
RURH3015CC, RURH3020CC

December 1993

30A, 100V - 200V Ultrafast Dual Diodes

Features

- **Ultrafast with Soft Recovery Characteristic (t_{RR} < 45ns)**
- **+175°C Rated Junction Temperature**
- **Reverse Voltage Up to 200V**
- **Avalanche Energy Rated**

Applications

- **Switching Power Supply**
- **Power Switching Circuits**
- **General Purpose**

Description

RURH3010CC, RURH3015CC, RURH3020CC are ultrafast dual diodes (t_{RR} < 45ns) with soft recovery characteristics ($t_A/t_B \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/ clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-218AC packages.

Package

JEDEC TO-218AC
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified.

		RURH3010CC	RURH3015CC	RURH3020CC
Peak Repetitive Reverse Voltage	V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage	V_{RWM}	100V	150V	200V
DC Blocking Voltage	V_R	100V	150V	200V
Average Rectified Forward Current (Per Leg) (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	30A	30A	30A
Peak Forward Repetitive Current (Rated V_R, Square Wave 20kHZ)	I_{FRM}	70A	70A	70A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	325A	325A	325A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURH3010CC			RURH3015CC			RURH3020CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A, T_C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I_F = 30A, T_C = +25°C	-	-	1.00	-	-	1.00	-	-	1.00	V
I_R at T_C = +150°C	V_R = 100V	-	-	500	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	500	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25°C	V_R = 100V	-	-	30	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	30	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	30	µA
t_{RR}	I_F = 1A	-	-	45	-	-	45	-	-	45	ns
	I_F = 30A	-	-	50	-	-	50	-	-	50	ns
t_A	I_F = 1A	-	24	-	-	24	-	-	24	-	ns
	I_F = 30A	-	28	-	-	28	-	-	28	-	ns
t_B	I_F = 1A	-	17	-	-	17	-	-	17	-	ns
	I_F = 30A	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W_{AVL}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/µs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/µs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

RURH3040CC
RURH3050CC, RURH3060CC

December 1993

30A, 400V - 600V Ultrafast Dual Diodes

Features

- Ultrafast with Soft Recovery Characteristic (t_{RR} < 55ns)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

RURH3040CC, RURH3050CC, RURH3060CC are ultrafast dual diodes (t_{RR} < 55ns) with soft recovery characteristics ($t_A/t_B \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/ clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in JEDEC TO-218AC packages.

Package

JEDEC TO-218AC
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified.

		RURH3040CC	RURH3050CC	RURH3060CC
Peak Repetitive Reverse Voltage	V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage	V_{RWM}	400V	500V	600V
DC Blocking Voltage	V_R	400V	500V	600V
Average Rectified Forward Current (Per Leg) (Total device forward current at rated V_R and T_C = +150°C)	$I_{F(AV)}$	30A	30A	30A
Peak Forward Repetitive Current (Rated V_R, square wave 20kHZ)	I_{FRM}	70A	70A	70A
Nonrepetitive Peak Surge Current (Surge applied at rated load condition halfwave 1 phase 60Hz)	I_{FSM}	325A	325A	325A
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURH3040CC			RURH3050CC			RURH3060CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A T_C = +150°C	-	-	1.30	-	-	1.30	-	-	1.30	V
	I_F = 30A T_C = +25°C	-	-	1.50	-	-	1.50	-	-	1.50	V
I_R at T_C = +25°C	V_R = 400V	-	-	1	-	-	-	-	-	-	μA
	V_R = 500V	-	-	-	-	-	1	-	-	-	μA
	V_R = 600V	-	-	-	-	-	-	-	-	1	μA
I_R at T_C = +150°C	V_R = 400V	-	-	30	-	-	-	-	-	-	μA
	V_R = 500V	-	-	-	-	-	30	-	-	-	μA
	V_R = 600V	-	-	-	-	-	-	-	-	30	μA
t_{RR}	I_F = 1A	-	-	55	-	-	55	-	-	55	ns
	I_F = 30A	-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 1A	-	20	-	-	20	-	-	20	-	ns
	I_F = 30A	-	38	-	-	38	-	-	38	-	ns
t_B	I_F = 1A	-	15	-	-	15	-	-	15	-	ns
	I_F = 30A	-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W_{AVL}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time at dI_F/dt = 100A/μs (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/μs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. DEFINITIONS OF t_{RR}, t_A AND t_B

Typical Performance Curves



FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC



FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL CURRENT DERATING CURVE vs CASE TEMPERATURE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. CURRENT VOLTAGE WAVEFORM

RURH3070CC, RURH3080CC RURH3090CC, RURH30100CC

December 1993

30A, 700V - 1000V Ultrafast Dual Diodes

Features

- **Ultrafast with Soft Recovery . . . . <110ns**
- **Operating Temperature . . . . +175°C**
- **Reverse Voltage Up to 1000V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RURH3070CC, RURH3080CC, RURH3090CC and RURH30100CC are ultrafast dual diodes with soft recovery characteristics (t_{RR} < 110ns). They have low forward voltage drop and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristic minimizes ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices are supplied in the JEDEC TO-218AC package.

Package



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RURH3070CC	RURH3080CC	RURH3090CC	RURH30100CC	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	700	800	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	700	800	900	1000	V
DC Blocking Voltage	V_R	700	800	900	1000	V
Average Rectified Forward Current (Per Leg) (T_C = +121°C)	$I_{F(AV)}$	30	30	30	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	60	60	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	300	300	300	300	A
Maximum Power Dissipation	P_D	125	125	125	125	W
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	-65 to +175	°C

6 ULTRAFAST DUAL DIODES

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1992

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RURH3070CC			RURH3080CC			RURH3090CC			RURH30100CC			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 30A T_C = +150°C	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	I_F = 30A T_C = +25°C	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
I_R at T_C = +25°C	V_R = 700V	-	-	1	-	-	-	-	-	-	-	-	-	μA
	V_R = 800V	-	-	-	-	-	1	-	-	-	-	-	-	μA
	V_R = 900V	-	-	-	-	-	-	-	-	1	-	-	-	μA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	1	μA
I_R at T_C = +150°C	V_R = 700V	-	-	1000	-	-	-	-	-	-	-	-	-	μA
	V_R = 800V	-	-	-	-	-	1000	-	-	-	-	-	-	μA
	V_R = 900V	-	-	-	-	-	-	-	-	1000	-	-	-	μA
	V_R = 1000V	-	-	-	-	-	-	-	-	-	-	-	1000	μA
t_{RR}	I_F = 1A	-	-	110	-	-	110	-	-	110	-	-	110	ns
	I_F = 30A	-	-	150	-	-	150	-	-	150	-	-	150	ns
t_A	I_F = 30A	-	90	-	-	90	-	-	90	-	-	90	-	ns
t_B	I_F = 30A	-	45	-	-	45	-	-	45	-	-	45	-	ns
$R_{\theta JC}$		-	-	1.2	-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W_{AVL}		-	-	30	-	-	30	-	-	30	-	-	30	mj

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), at dI_F/dt = 100A/μs summation of $t_A + t_B$.

t_A = Time to reach peak reverse current at dI_F/dt = 100A/μs (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

I_{MAX} = 1A, L = 40mH, R < 0.1Ω, $W_{AVL} = 1/2LI^2 [V_{AVL}/(V_{AVL} - V_{DD})]$, Q_1 & Q_2 ARE 1000V MOSFETS

RURM1610CC
RURM1615CC, RURM1620CC

December 1993

16A ,100V - 200V Ultrafast Dual Diodes

Features

- Ultrafast Recovery Time (t_{RR} < 35ns)
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

Applications

- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification

Description

RURM1610CC, RURM1615CC, RURM1620CC are low forward voltage drop ultrafast rectifiers (t_{RR} < 35ns). They use an ion-implanted planar epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodies in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in JEDEC TO-204AA hermetic packages.

Package

JEDEC TO-204AA
BOTTOM VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified.

		RURM1610CC	RURM1615CC	RURM1620CC
Peak Repetitive Reverse Voltage	V_{RRM}	100V	150V	200V
Average Rectified Forward Current (Per Leg)				
T_A = +25°C (No Heat Sink)	$I_{F(AV)}$	6A	6A	6A
T_A = +25°C (With Heat Sink)*	$I_{F(AV)}$	16A	16A	16A
T_C = +125°C	$I_{F(AV)}$	16A	16A	16A
Nonrepetitive Peak Surge Current (8.3ms, $^1/_2$ cycle)	I_{FSM}	275A	275A	275A
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	1.5°C/W	1.5°C/W	1.5°C/W
Thermal Resistance Junction-to-Case (Total)	$R_{\theta JC}$	1.2°C/W	1.2°C/W	1.2°C/W
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	30°C/W	30°C/W	30°C/W
Operating and Storage Temperature	T_{STG}, T_J	-55°C to +150°C	-55°C to +150°C	-55°C to +150°C
Maximum Lead Temperature During Solder (At distance > $^1/_8$" (3.17mm) from case or 10s max)	T_L	260°C	260°C	260°C

*Wakefield type 621 heat sink with convection cooling.

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RURM1610CC			RURM1615CC			RURM1620CC			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 16A, T_C = +150°C	-	-	0.895	-	-	0.895	-	-	0.895	V
	I_F = 16A, T_C = +25°C	-	-	0.975	-	-	0.975	-	-	0.975	V
I_R at T_C = +150°C	V_R = 100V	-	-	500	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	500	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	500	µA
I_R at T_C = +25°C	V_R = 100V	-	-	15	-	-	-	-	-	-	µA
	V_R = 150V	-	-	-	-	-	15	-	-	-	µA
	V_R = 200V	-	-	-	-	-	-	-	-	15	µA
t_{RR}	I_F = 4A*	-	-	35	-	-	35	-	-	35	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
$R_{\theta JA}$		-	-	30	-	-	30	-	-	30	°C/W
C_J	V_R = 10V, I_F = 0A	-	80	-	-	80	-	-	80	-	pF

*dI_F/dt = 50A/µs, I_{RM} (rec) < 1A, I_{RR} = 0.25A.

Typical Performance Curves



FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION



FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH (PER JUNCTION)

T_J = +150°C
T_J = +100°C
T_J = +25°C

FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

6
ULTRAFAST DUAL DIODES

MCT/IGBT/DIODES 7

HYPERFAST SINGLE AND DUAL DIODES

		PAGE
SELECTION GUIDE		7-2
HYPERFAST SINGLE AND DUAL DIODE DATA SHEETS		
RHRD440, RHRD450, RHRD460, RHRD440S, RHRD450S, RHRD460S	4A, 400V - 600V Hyperfast Diodes	7-5
RHRD4120, RHRD4120S	4A, 1200V Hyperfast Diodes	7-9
RHRG30120	30A, 1200V Hyperfast Diode	7-13
RHRP30120	30A, 1200V Hyperfast Diode	7-16
RHRG5070, RHRG5080, RHRG5090, RHRG50100	50A, 700V - 1000V Hyperfast Diodes	7-19
RHRG75120	75A, 1200V Hyperfast Diode	7-22
RHRU75120	75A, 1200V Hyperfast Diode	7-25
RHRU10040, RHRU10050, RHRU10060	100A, 400V - 600V Hyperfast Diodes	7-28
RHRU100120	100A, 1200V Hyperfast Diode	7-31
RHRU15040, RHRU15050, RHRU15060	150A, 400V - 600V Hyperfast Diodes	7-34
RHRU15090, RHRU150100	150A, 900V - 1000V Hyperfast Diodes	7-37
RHRG30120CC	30A, 1200V Hyperfast Dual Diode	7-40

Selection Guide

HARRIS DUAL HYPERFAST RECOVERY RECTIFIER PRODUCT LINE

	TO-220AB	TO-247	
	$I_{F(AVG)}$	$I_{F(AVG)}$	
V_{RRM}	8Ax2	15Ax2	30Ax2
400V	RHRP840CC	RHRG1540CC	RHRG3040CC
500V	RHRP850CC	RHRG1550CC	RHRG3050CC
600V	RHRP860CC	RHRG1560CC	RHRG3060CC
700V	RHRP870CC	RHRG1570CC	RHRG3070CC
800V	RHRP880CC	RHRG1580CC	RHRG3080CC
900V	RHRP890CC	RHRG1590CC	RHRG3090CC
1000V	RHRP8100CC	RHRG15100CC	RHRG30100CC
1200V	RHRP8120CC	RHRG15120CC	RHRDG30120CC

SHADING = FUTURE PRODUCT OFFERINGS

HARRIS HYPERFAST RECOVERY RECTIFIER PRODUCT LINE

	TO-251		TO-252		TO-220AC			2 LEAD TO-247			SINGLE LEAD TO-218			
	$I_{F(AVG)}$		$I_{F(AVG)}$		$I_{F(AVG)}$			$I_{F(AVG)}$			$I_{F(AVG)}$			
V_{RRM}	4A	6A	4A	6A	8A	15A	30A	30A	50A	75A	50A	75A	100A	150A
400V	RHRD440	RHRD640	RHRD440S	RHRD640S	RHRP840	RHRP1540	RHRP3040	RHRG3040	RHRG5040	RHRG7540	RHRU5040	RHRU7540	RHRU10040	RHRU15040
500V	RHRD450	RHRD650	RHRD450S	RHRD650S	RHRP850	RHRP1550	RHRP3050	RHRG3050	RHRG5050	RHRG7550	RHRU5050	RHRU7550	RHRU10050	RHRU15050
600V	RHRD460	RHRD660	RHRD460S	RHRD660S	RHRP860	RHRP1560	RHRP3060	RHRG3060	RHRG5060	RHRG7560	RHRU5060	RHRU7560	RHRU10060	RHRU15060
700V					RHRP870	RHRP1570	RHRP3070	RHRG3070	RHRG5070	RHRG7570	RHRU5070	RHRU7570		
800V					RHRP880	RHRP1580	RHRP3080	RHRG3080	RHRG5080	RHRG7580	RHRU5080	RHRU7580		
900V					RHRP890	RHRP1590	RHRP3090	RHRG3090	RHRG5090	RHRG7590	RHRU5090	RHRU7590		RHRU15090
1000V					RHRP8100	RHRP15100	RHRP30100	RHRG30100	RHRG50100	RHRG75100	RHRU50100	RHRU75100		RHRU150100
1200V	RHRD4120	RHRD6120	RHRD4120S	RHRD6120S	RHRP8120	RHRP15120	RHRP30120	RHRG30120	RHRG50120	RHRG75120	RHRU50120	RHRU75120	RHRU100120	RHRU150120

SHADING = FUTURE PRODUCT OFFERINGS

RHRD440, RHRD450, RHRD460 RHRD440S, RHRD450S, RHRD460S

December 1993

4A, 400V - 600V Hyperfast Diodes

Features

- **Hyperfast with Soft Recovery .... <30ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up to 600V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RHRD440, RHRD450, RHRD460, RHRD440S, RHRD450S, and RHRD460S (TA49055) are hyperfast diodes with soft recovery characteristics (t_{RR} < 30ns). They have half the recovery time of ultrafast diodes and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RHRD440, RHRD450 and RHRD460 are supplied in the JEDEC style 2 lead TO-251 package and the RHRD440S, RHRD450S and RHRD460S are supplied in the JEDEC style 2 lead TO-252 package.

Due to space limitations, the brand on this part is abbreviated to HR440, HR450 or HR460.

To order this part use the full part number, e.g. RHRD460.

Package



Symbol



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RHRD440 RHRD440S	RHRD450 RHRD450S	RHRD460 RHRD460S	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	400	500	600	V
Working Peak Reverse Voltage	V_{RWM}	400	500	600	V
DC Blocking Voltage	V_R	400	500	600	V
Average Rectified Forward Current (T_C = +157°C)	$I_{F(AV)}$	4	4	4	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	8	8	8	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	40	40	40	A
Maximum Power Dissipation	P_D	50	50	50	W
Avalanche Energy (L = 40mH)	W_{AVL}	10	10	10	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

7 HYPERFAST DIODES

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1992

File Number **3613.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS									UNITS
			RHRD440 RHRD440S			RHRD450 RHRD450S			RHRD460 RHRD460S			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 4A	T_C = +25°C	-	-	2.1	-	-	2.1	-	-	2.1	V
V_F	I_F = 4A	T_C = +150°C	-	-	1.7	-	-	1.7	-	-	1.7	V
I_R	V_R = 400V	T_C = +25°C	-	-	5	-	-	-	-	-	-	µA
	V_R = 500V	T_C = +25°C	-	-	-	-	-	5	-	-	-	µA
	V_R = 600V	T_C = +25°C	-	-	-	-	-	-	-	-	5	µA
I_R	V_R = 400V	T_C = +150°C	-	-	250	-	-	-	-	-	-	µA
	V_R = 500V	T_C = +150°C	-	-	-	-	-	250	-	-	-	µA
	V_R = 600V	T_C = +150°C	-	-	-	-	-	-	-	-	250	µA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	30	-	-	30	-	-	30	ns
	I_F = 4A, dI_F/dt = 100A/µs		-	-	35	-	-	35	-	-	35	ns
t_A	I_F = 4A, dI_F/dt = 100A/µs		-	19	-	-	19	-	-	19	-	ns
t_B	I_F = 4A, dI_F/dt = 100A/µs		-	11	-	-	11	-	-	11	-	ns
Q_{RR}	I_F = 4A, dI_F/dt = 100A/µs		-	15	-		15			15		nC
C_J	V_R = 10V, I_F = 0A		-	15	-		15			15		pf
$R_{\theta JC}$			-	-	3	-	-	3	-	-	3	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 9 and 10).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT

FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs REVERSE VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 7. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 8. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 9. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 10. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RHRD4120
RHRD4120S

December 1993

4A, 1200V Hyperfast Diodes

Features

- Hyperfast with Soft Recovery . . . . <60ns
- Operating Temperature . . . . +175°C
- Reverse Voltage 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RHRD4120 and RHRD4120S (TA49056) are hyperfast diodes with soft recovery characteristics (t_{RR} < 60ns). They have half the recovery time of ultrafast diodes and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RHRD4120 is supplied in the JEDEC style 2 lead TO-251 package and the RHRD4120S is supplied in the JEDEC style 2 lead TO-252 package.

Due to space limitations, the brand on this part is abbreviated to H4120.

To order this part use the full part number, e.g. RHRD4120.

Package

JEDEC STYLE TO-251
TOP VIEW

CATHODE (FLANGE)
ANODE
CATHODE

JEDEC STYLE TO-252
TOP VIEW



Symbol

7

HYPERFAST DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RHRD4120 RHRD4120S	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +147.5°C)	$I_{F(AV)}$	4	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	8	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	40	A
Maximum Power Dissipation	P_D	50	W
Avalanche Energy (L = 40mH)	W_{AVL}	10	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS			UNITS
		RHRD4120, RHRD4120S			
		MIN	TYP	MAX	
V_F	I_F = 4A, T_C = +25°C	-	-	3.2	V
V_F	I_F = 4A, T_C = +150°C	-	-	2.6	V
I_R	V_R = 1200V, T_C = +25°C	-	-	10	μA
I_R	V_R = 1200V, T_C = +150°C	-	-	250	μA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	60	ns
	I_F = 4A, dI_F/dt = 100A/μs	-	-	85	ns
t_A	I_F = 4A, dI_F/dt = 100A/μs	-	50	-	ns
t_B	I_F = 4A, dI_F/dt = 100A/μs	-	30	-	ns
Q_{RR}	I_F = 4A, dI_F/dt = 100A/μs	-	120	-	nC
C_J	V_R = 10V, I_F = 0A	-	15	-	pF
$R_{\theta JC}$		-	-	3	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 9 and 10).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs REVERSE VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 7. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 8. CURRENT DERATING CURVE FOR ALL TYPES

7
HYPERFAST DIODES



FIGURE 9. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 10. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RHRG30120

December 1993

30A, 1200V Hyperfast Diode

Features

- Hyperfast with Soft Recovery . . . . <65ns
- Operating Temperature . . . . +175°C
- Reverse Voltage 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

The RHRG30120 (TA49041) is a hyperfast diode with soft recovery characteristics (t_{RR} < 65ns). It has half the recovery time of ultrafast diodes and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of high frequency switching power supplies and other power switching applications. Its low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RHRG30120 is supplied in the JEDEC style two lead, TO-247 package.

Due to space limitations, the brand on this part is abbreviated to RH30120.

To order this part use the full part number, i.e. RHRG30120.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW

Symbol

7

HYPERFAST DIODES

Absolute Maximum Ratings (T_C = +25°C)

		RHRG30120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +78°C)	$I_{F(AV)}$	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1Phase, 60Hz)	I_{FSM}	300	A
Maximum Power Dissipation	P_D	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	30	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications
T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS MIN	TYP	MAX	UNITS
V_F	I_F = 30A		-	-	3.2	V
V_F	I_F = 30A	T_C = +150°C	-	-	2.6	
I_R	V_R = 1200V		-	-	100	µA
I_R	V_R = 1200V	T_C = +150°C	-	-	1	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	65	ns
t_{RR}	I_F = 30A, dI_F/dt = 100A/µs		-	-	75	
t_A	I_F = 30A, dI_F/dt = 100A/µs		-	48	-	
t_B	I_F = 30A, dI_F/dt = 100A/µs		-	22	-	
$R_{\theta JC}$			-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

7

HYPERFAST DIODES

RHRP30120

December 1993

30A, 1200V Hyperfast Diode

Features

- **Hyperfast with Soft Recovery................<65ns**
- **Operating Temperature....................+175°C**
- **Reverse Voltage...........................1200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

The RHRP30120 (TA49041) is a hyperfast diode with soft recovery characteristics (t_{RR} < 65ns).It has half the recovery time of ultrafast diodes and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of high frequency switching power supplies and other power switching applications. Its low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RHRP30120 is supplied in the JEDEC two lead, TO-220 package.

Due to space limitations, the brand on this part is abbreviated to H30120.

To order this part use the full part number, i.e. RHRP30120.

Package

JEDEC TO-220AC
TOP VIEW



Symbol

K

A

Absolute Maximum Ratings (T_C = +25°C)

		RHRP30120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +78°C)	$I_{F(AV)}$	30	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	60	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	300	A
Maximum Power Dissipation	P_D	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	30	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS MIN	TYP	MAX	UNITS
V_F	I_F = 30A		-	-	3.2	V
V_F	I_F = 30A	T_C = +150°C	-	-	2.6	V
I_R	V_R = 1200V		-	-	100	μA
I_R	V_R = 1200V	T_C = +150°C	-	-	1	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs		-	-	65	ns
t_{RR}	I_F = 30A, dI_F/dt = 100A/μs		-	-	75	ns
t_A	I_F = 30A, dI_F/dt = 100A/μs		-	48	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/μs		-	22	-	ns
$R_{\theta JC}$			-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RHRG5070, RHRG5080 RHRG5090, RHRG50100

December 1993

50A, 700V - 1000V Hyperfast Diodes

Features

- **Hyperfast with Soft Recovery .... <75ns**
- **Operating Temperature .... +175°C**
- **Reverse Voltage Up to 1000V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

RHRG5070, RHRG5080, RHRG5090 and RHRG50100 (TA49066) are hyperfast diodes with soft recovery characteristics (t_{RR} < 75ns). They have half the recovery time of ultrafast diodes and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices supplied in the JEDEC style two lead TO-247 package.

Due to space limitations, the brand on the RHRG50100 part is abbreviated to HRG50100.

To order this part use the full part number, i.e. RHRG50100.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW

CATHODE (BOTTOM SIDE METAL)

ANODE

CATHODE

Symbol



7

HYPERFAST DIODES

Absolute Maximum Ratings (T_C = +25°C)

		RHRG5070	RHRG5080	RHRG5090	RHRG50100
Peak Repetitive Reverse Voltage	V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage	V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage	V_R	700V	800V	900V	1000V
Average Rectified Forward Current (T_C = +60°C)	$I_{F(AV)}$	50A	50A	50A	50A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	100A	100A	100A	100A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	500A	500A	500A	500A
Maximum Power Dissipation	P_D	150W	150W	150W	150W
Avalanche Energy (L = 40mH)	W_{AVL}	40mj	40mj	40mj	40mj
Operating and Storage Temp	T_{STG},T_J	-65°C to+175°C	-65°C to+175°C	-65°C to+175°C	-65°C to+175°C

Copyright © Harris Corporation 1993

Electrical Specifications (T_C = +25°C), Unless Otherwise Specified

SYMBOL	TEST CONDITION		RHRG5070 LIMITS			RHRG5080 LIMITS			RHRG5090 LIMITS			RHRG50100 LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 50A		-	-	3.0	-	-	3.0	-	-	3.0	-	-	3.0	V
V_F	I_F = 50A	T_C = +150°C	-	-	2.5	-	-	2.5	-	-	2.5	-	-	2.5	V
I_R	V_R = 700V		-	-	250	-	-	-		-	-	-	-	-	µA
	V_R = 800V		-	-	-	-	-	250	-	-	-	-	-	-	µA
	V_R = 900V		-	-	-	-	-	-	-	-	250	-	-	-	µA
	V_R = 1000V		-	-	-	-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 700V	T_C = +150°C	-	-	3.0	-	-	-	-	-	-	-	-	3.0	mA
	V_R = 800V	T_C = +150°C	-	-	-	-	-	3.0	-	-	-	-	-	-	mA
	V_R = 900V	T_C = +150°C	-	-	-	-	-	-	-	-	3.0	-	-	-	mA
	V_R = 1000V	T_C = +150°C	-	-	-	-	-	-	-	-	-	-	-	3.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	75	-	-	75	-	-	75	-	-	75	ns
t_{RR}	I_F = 50A, dI_F/dt = 100A/µs		-	-	95	-	-	95	-	-	95	-	-	95	ns
t_A	I_F = 50A, dI_F/dt = 100A/µs		-	54	-	-	54	-	-	54	-	-	54	-	ns
t_B	I_F = 50A, dI_F/dt = 100A/µs		-	32	-	-	32	-	-	32	-	-	32	-	ns
$R_{\theta JC}$			-	-	1.0	-	-	1.0	-	-	1.0	-	-	1.0	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT.



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

7 HYPERFAST DIODES

RHRG75120

December 1993

75A, 1200V Hyperfast Diode

Features

- Hyperfast with Soft Recovery .... <85ns
- Operating Temperature .... +175°C
- Reverse Voltage 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

The RHRG75120 (TA49042) is a hyperfast diode with soft recovery characteristics (t_{RR} < 85ns). It has half the recovery time of ultrafast diodes and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of high frequency switching power supplies and other power switching applications. Its low stored charge and hyperfast soft recovery characteristic minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

The RHRG75120 is supplied in the JEDEC style two lead TO-247 package.

Due to space limitations, the brand on this part is abbreviated to HG75120.

To order this part use the full part number, i.e. RHRG75120.

Package

JEDEC STYLE 2 LEAD TO-247
TOP VIEW



Symbol

K

A

Absolute Maximum Ratings (T_C = +25°C)

		RHRG75120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +41.3°C)	$I_{F(AV)}$	75	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	150	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	500	A
Maximum Power Dissipation	P_D	190	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS MIN	TYP	MAX	UNITS
V_F	I_F = 75A		-	-	3.2	V
V_F	I_F = 75A	T_C = +150°C	-	-	2.6	V
I_R	V_R = 1200V		-	-	250	μA
I_R	V_R = 1200V	T_C = +150°C	-	-	2	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs		-	-	85	ns
t_{RR}	I_F = 75A, dI_F/dt = 100A/μs		-	-	100	ns
t_A	I_F = 75A, dI_F/dt = 100A/μs		-	60	-	ns
t_B	I_F = 75A, dI_F/dt = 100A/μs		-	25	-	ns
$R_{\theta JC}$			-	-	0.8	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RHRU75120

December 1993

75A, 1200V Hyperfast Diode

Features

- Hyperfast with Soft Recovery . . . . <85ns
- Operating Temperature . . . . +175°C
- Reverse Voltage 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

The RHRU75120 (TA49042) is a hyperfast diode with soft recovery characteristics (t_{RR} < 85ns). It has half the recovery time of ultrafast diodes and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of high frequency switching power supplies and other power switching applications. Its low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

The RHRU75120 is supplied in the JEDEC style single lead TO-218 package.

Due to space limitations, the brand on this part is abbreviated to HU75120.

To order this part use the full part number, i.e. RHRU75120.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol



Absolute Maximum Ratings (T_C = +25°C)

		RHRU75120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +46°C)	$I_{F(AV)}$	75	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	150	A
Nonrepetitive Peak Surge Current (Halfwave, 1Phase, 60Hz)	I_{FSM}	500	A
Maximum Power Dissipation	P_D	190	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS			UNITS
			MIN	TYP	MAX	
V_F	$I_F = 75A$		-	-	3.2	V
V_F	$I_F = 75A$	$T_C = +150^oC$	-	-	2.6	V
I_R	$V_R = 1200V$		-	-	250	µA
I_R	$V_R = 1200V$	$T_C = +150^oC$	-	-	2	mA
t_{RR}	$I_F = 1A$, $dI_F/dt = 100A/\mu s$		-	-	85	ns
t_{RR}	$I_F = 75A$, $dI_F/dt = 100A/\mu s$		-	-	100	ns
t_A	$I_F = 75A$, $dI_F/dt = 100A/\mu s$		-	60	-	ns
t_B	$I_F = 75A$, $dI_F/dt = 100A/\mu s$		-	25	-	ns
$R_{\theta JC}$			-	-	0.8	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current at (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

7

HYPERFAST DIODES

RHRU10040
RHRU10050, RHRU10060

December 1993

100A, 400V - 600V Hyperfast Diodes

Features

- Hyperfast with Soft Recovery .... <50ns
- Operating Temperature .... +175°C
- Reverse Voltage Up to 600V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RHRU10040, RHRU10050 and RHRU10060 (TA49069) are hyperfast diodes with soft recovery characteristics (t_{RR} < 50ns). They have half the recovery time of ultrafast diodes and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

All devices are supplied in the JEDEC style single lead TO-218 package.

Due to space limitations, the brand on this part is abbreviated to HRU10040, HRU10050 or HRU10060.

To order this part use the full part number, e.g. RHRU10040.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW

CATHODE (FLANGE)

ANODE

Symbol

Absolute Maximum Ratings (T_C = +25°C)

	RHRU10040	RHRU10050	RHRU10060	UNITS
Peak Repetitive Reverse Voltage .... V_{RRM}	400	500	600	V
Working Peak Reverse Voltage .... V_{RWM}	400	500	600	V
DC Blocking Voltage .... V_R	400	500	600	V
Average Rectified Forward Current .... $I_{F(AV)}$ (T_C = +60.8°C)	100	100	100	A
Repetitive Peak Surge Current .... I_{FSM} (Square Wave, 20kHz)	200	200	200	A
Nonrepetitive Peak Surge Current .... I_{FSM} (Halfwave, 1 Phase, 60Hz)	1000	1000	1000	A
Maximum Power Dissipation .... P_D	210	210	210	W
Avalanche Energy .... W_{AVL} (L = 40mH)	50	50	50	mj
Operating and Storage Temperature .... T_{STG}, T_J	-65 to +175	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		RHRU10040 LIMITS			RHRU10050 LIMITS			RHRU10060 LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 100A		-	-	2.1	-	-	2.1	-	-	2.1	V
V_F	I_F = 100A	T_C = +150°C	-	-	1.7	-	-	1.7	-	-	1.7	V
I_R	V_R = 400V		-	-	250	-	-	-	-	-	-	µA
	V_R= 500V		-	-	-	-	-	250	-	-	-	µA
	V_R = 600V		-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 400V	T_C = +150°C	-	-	2.0	-	-	-	-	-	-	mA
	V_R = 500V	T_C = +150°C	-	-	-	-	-	2.0	-	-	-	mA
	V_R = 600V	T_C = +150°C	-	-	-	-	-	-	-	-	2.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	50	-	-	50	-	-	50	ns
t_{RR}	I_F = 100A, dI_F/dt = 100A/µs		-	-	60	-	-	60	-	-	60	ns
t_A	I_F = 100A, dI_F/dt = 100A/µs		-	28	-	-	28	-	-	28	-	ns
t_B	I_F = 100A, dI_F/dt = 100A/µs		-	18	-	-	18	-	-	18	-	ns
$R_{\theta JC}$			-	-	0.71	-	-	0.71	-	-	0.71	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RHRU100120

December 1993

100A, 1200V Hyperfast Diode

Features

- Hyperfast with Soft Recovery .... <90ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 1200V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

The RHRU100120 (TA49070) is a hyperfast diode with soft recovery characteristics (t_{RR} < 90ns). It has half the recovery time of ultrafast diodes and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of switching power supplies and other power switching applications. Its low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

The RHRU100120 is supplied in the JEDEC style single lead TO-218 package.

Due to space limitations, the brand on this part is abbreviated to HR100120.

To order this part use the full part number, i.e. RHRU100120.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol

7

HYPERFAST DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RHRU100120	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (T_C = +62.5°C)	$I_{F(AV)}$	100	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	200	A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	1000	A
Maximum Power Dissipation	P_D	300	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number 3145.1

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS MIN	TYP	MAX	UNITS
V_F	I_F = 100A	T_C = +25°C	-	-	3.2	V
V_F	I_F = 100A	T_C = +150°C	-	-	2.6	V
I_R	V_R = 1200V	T_C = +25°C	-	-	250	µA
I_R	V_R = 1200V	T_C = +150°C	-	-	2	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	90	ns
	I_F = 100A, dI_F/dt = 100A/µs		-	-	100	ns
t_A	I_F = 100A, dI_F/dt = 100A/µs		-	60	-	ns
t_B	I_F = 100A, dI_F/dt = 100A/µs		-	25	-	ns
$R_{\theta JC}$			-	-	0.5	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\Theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs REVERSE VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RHRU15040 RHRU15050, RHRU15060

December 1993

150A, 400V - 600V Hyperfast Diodes

Features

- Hyperfast with Soft Recovery .... <60ns
- Operating Temperature .... +175°C
- Reverse Voltage up to 600V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RHRU15040, RHRU15050 and RHRU15060 (TA49071) are hyperfast diodes with soft recovery characteristics (t_{RR} < 60ns). They have half the recovery time of ultrafast diodes and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

All devices supplied in the JEDEC style single lead TO-218 package.

Due to space limitations, the brand on this part is abbreviated to RHR15040, RHR15050, or RHR15060.

To order this part use the full part number, e.g. RHRU15040.

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW



Symbol

Absolute Maximum Ratings (T_C = +25°C)

		RHRU15040	RHRU15050	RHRU15060
Peak Repetitive Reverse Voltage	V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage	V_{RWM}	400V	500V	600V
DC Blocking Voltage	V_R	400V	500V	600V
Average Rectified Forward Current (T_C = +72°C)	$I_{F(AV)}$	150A	150A	150A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	300A	300A	300A
Nonrepetitive Peak Surge Current (Halfwave, 1 Phase, 60Hz)	I_{FSM}	1500A	1500A	1500A
Maximum Power Dissipation	P_D	375W	375W	375W
Avalanche Energy (L = 40mH)	W_{AVL}	50mj	50mj	50mj
Operating and Storage Temperature	T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Copyright © Harris Corporation 1993

File Number **3089.1**

Electrical Specifications (T_C = +25°C), Unless Otherwise Specified

SYMBOL	TEST CONDITION		RHRU15040 LIMITS			RHRU15050 LIMITS			RHRU15060 LIMITS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 150A		-	-	2.1	-	-	2.1	-	-	2.1	V
V_F	I_F = 150A	T_C = +150°C	-	-	1.6	-	-	1.6	-	-	1.6	V
I_R	V_R = 400V		-	-	250	-	-	-	-	-	-	µA
	V_R = 500V		-	-	-	-	-	250	-	-	-	µA
	V_R = 600V		-	-	-	-	-	-	-	-	250	µA
I_R	V_R = 400V	T_C = +150°C	-	-	2.0	-	-	-	-	-	-	mA
	V_R = 500V	T_C = +150°C	-	-	-	-	-	2.0	-	-	-	mA
	V_R = 600V	T_C = +150°C	-	-	-	-	-	-	-	-	2.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	60	-	-	60	-	-	60	ns
t_{RR}	I_F = 150A, dI_F/dt = 100A/µs		-	-	70	-	-	70	-	-	70	ns
t_A	I_F = 150A, dI_F/dt = 100A/µs		-	43	-	-	43	-	-	43	-	ns
t_B	I_F = 150A, dI_F/dt = 100A/µs		-	20	-	-	20	-	-	20	-	ns
$R_{\theta JC}$			-	-	0.4	-	-	0.4	-	-	0.4	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

RHRU15090
RHRU150100

December 1993

150A, 900V - 1000V Hyperfast Diodes

Features

- Hyperfast with Soft Recovery .... <90ns
- Operating Temperature .... +175°C
- Reverse Voltage Up To 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supplies
- Power Switching Circuits
- General Purpose

Description

RHRU15090 and RHRU150100 (TA49072) are hyperfast diodes with soft recovery characteristics (t_{RR} < 90ns). They have half the recovery time of ultrafast diodes and are silicon nitride passivated ion-implanted epitaxial planar construction.

These devices are intended for use as freewheeling/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits reducing power loss in the switching transistors.

All devices supplied in the JEDEC style single lead TO-218 package.

Due to space limitations, the brand on this part is abbreviated to RHR15090 or HR150100.

To order this part use the full part number, e.g. RHRU150100

Package

JEDEC STYLE SINGLE LEAD TO-218
TOP VIEW

Symbol



7

HYPERFAST DIODES

Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		RHRU15090	RHRU150100	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	900	1000	V
Working Peak Reverse Voltage	V_{RWM}	900	1000	V
DC Blocking Voltage	V_R	900	1000	V
Average Rectified Forward Current (T_C = +42°C)	$I_{F(AV)}$	150	150	A
Repetitive Peak Surge Current (Square Wave, 20kHz)	I_{FSM}	300	300	A
Nonrepetitive Peak Surge Current (Halfwave, 1 phase, 60Hz)	I_{FSM}	1500	1500	A
Maximum Power Dissipation	P_D	375	375	W
Avalanche Energy (L = 40mH)	W_{AVL}	50	50	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3589.1**

Electrical Specifications T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION	LIMITS						UNITS
		RHRU15090			RHRU150100			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_F	I_F = 150A, T_C = +25°C	-	-	3.0	-	-	3.0	V
V_F	I_F = 150A, T_C = +150°C	-	-	2.5	-	-	2.5	V
I_R	V_R = 900V, T_C = +25°C	-	-	250	-	-	-	μA
	V_R = 1000V, T_C = +25°C	-	-	-	-	-	250	μA
I_R	V_R = 900V, T_C = +150°C	-	-	3.0	-	-	-	mA
	V_R = 1000V, T_C = +150°C	-	-	-	-	-	3.0	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/μs	-	-	90	-	-	90	ns
	I_F = 150A, dI_F/dt = 100A/μs	-	-	100	-	-	100	ns
t_A	I_F = 150A, dI_F/dt = 100A/μs	-	65	-	-	65	-	ns
t_B	I_F = 150A, dI_F/dt = 100A/μs	-	30	-	-	30	-	ns
$R_{\theta JC}$		-	-	0.4	-	-	0.4	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).
I_R = Instantaneous reverse current.
t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.
t_A = Time to reach peak reverse current (See Figure 2).
t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).
$R_{\theta JC}$ = Thermal resistance junction to case.
W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).
pw = pulse width.
D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP



FIGURE 4. TYPICAL REVERSE CURRENT vs REVERSE VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

7

HYPERFAST DIODES

RHRG30120CC

December 1993

30A, 1200V Hyperfast Dual Diode

Features

- **Hyperfast with Soft Recovery . . . . <65ns**
- **Operating Temperature . . . . +175°C**
- **Reverse Voltage 1200V**
- **Avalanche Energy Rated**
- **Planar Construction**

Applications

- **Switching Power Supplies**
- **Power Switching Circuits**
- **General Purpose**

Description

The RHRG30120CC (TA49041) is a hyperfast dual diode with soft recovery characteristics (t_{RR} < 65ns). It has half the recovery time of ultrafast diodes and is silicon nitride passivated ion-implanted epitaxial planar construction.

This device is intended for use as a freewheeling/clamping diode and rectifier in a variety of high frequency switching power supplies and other power switching applications. Its low stored charge and hyperfast soft recovery minimize ringing and electrical noise in many power switching circuits, reducing power loss in the switching transistors.

The RHRG30120CC is supplied in the JEDEC style TO-247 package.

Due to space limitations, the brand on this part is abbreviated to H30120CC.

To order this part use the full part number, i.e. RHRG30120CC.

Package

JEDEC STYLE TO-247
TOP VIEW

CATHODE (BOTTOM SIDE METAL)

ANODE 1

CATHODE

ANODE 2

Symbol



Absolute Maximum Ratings (T_C = +25°C)

		RHRG30120CC	UNITS
Peak Repetitive Reverse Voltage	V_{RRM}	1200	V
Working Peak Reverse Voltage	V_{RWM}	1200	V
DC Blocking Voltage	V_R	1200	V
Average Rectified Forward Current (Per Leg) (T_C = +78°C)	$I_{F(AV)}$	30	V
Repetitive Peak Surge Current (Per Leg) (Square Wave, 20kHz)	I_{FSM}	60	V
Nonrepetitive Peak Surge Current (Per Leg) (Halfwave, 1 Phase, 60Hz)	I_{FSM}	300	V
Maximum Power Dissipation	P_D	125	W
Avalanche Energy (L = 40mH)	W_{AVL}	30	mj
Operating and Storage Temperature	T_{STG}, T_J	-65 to +175	°C

Copyright © Harris Corporation 1993

File Number **3411.1**

Electrical Specifications (Per Leg) T_C = +25°C, Unless Otherwise Specified

SYMBOL	TEST CONDITION		LIMITS			UNITS
			MIN	TYP	MAX	
V_F	I_F = 30A		-	-	3.2	V
V_F	I_F = 30A	T_C = +150°C	-	-	2.6	V
I_R	V_R = 1200V		-	-	100	µA
I_R	V_R = 1200V	T_C = +150°C	-	-	1	mA
t_{RR}	I_F = 1A, dI_F/dt = 100A/µs		-	-	65	ns
t_{RR}	I_F = 30A, dI_F/dt = 100A/µs		-	-	75	ns
t_A	I_F = 30A, dI_F/dt = 100A/µs		-	48	-	ns
t_B	I_F = 30A, dI_F/dt = 100A/µs		-	22	-	ns
$R_{\theta JC}$			-	-	1.2	°C/W

DEFINITIONS

V_F = Instantaneous forward voltage (pw = 300µs, D = 2%).

I_R = Instantaneous reverse current.

t_{RR} = Reverse recovery time (See Figure 2), summation of $t_A + t_B$.

t_A = Time to reach peak reverse current (See Figure 2).

t_B = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} (See Figure 2).

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{AVL} = Controlled avalanche energy (See Figures 7 and 8).

pw = pulse width.

D = duty cycle.



FIGURE 1. t_{RR} TEST CIRCUIT



FIGURE 2. t_{RR} WAVEFORMS AND DEFINITIONS

Typical Performance Curves



FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP

REVERSE CURRENT vs VOLTAGE chart (no image detected):

FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



FIGURE 5. TYPICAL t_{RR}, t_A AND t_B CURVES vs FORWARD CURRENT



FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES



FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT



FIGURE 8. AVALANCHE CURRENT AND VOLTAGE WAVEFORMS

MCT/IGBT/DIODES 8

APPLICATION NOTES

		PAGE
INTRODUCTION TO THE MCT USER'S GUIDE		8-3
MCT Description		8-4
MCT Equivalent Circuit Models		8-7
Characteristics		8-12
Gate Circuits		8-17
Applications		8-23
Comparison on MCT and IGBT		8-33
Outlook, What's Ahead for MCTs		8-35
MCT Reference List and Bibliography		8-38
APPLICATION NOTES		
AN7244.2	Understanding Power MOSFETs	8-40
AN7254.1	Switching Waveforms of the L^2FET: A 5 Volt Gate-Drive Power MOSFET	8-44
AN7260.2	Power MOSFET Switching Waveforms: A New Insight	8-52
AN7332.1	The Application of Conductivity-Modulated Field-Effect Transistors	8-59
AN8602.1	The IGBTs - A New High Conductance MOS-Gated Device	8-64
AN8603.2	Improved IGBTs With Fast Switching Speed And High-Current Capability	8-67
AN9318	Insulated-Gate Transistors Simplify AC-Motor Speed Control	8-71
AN9319	Parallel Operation of Insulated Gate Transistors	8-83
AN9320	Parallel Operation of Semiconductor Switches	8-89

Introduction to the MCT User's Guide

Opportunities for continued progress in Power Delivery and Control Systems were never more evident than today. The efficient and elegant use of energy commands the attention of conservationists, political leaders, technologists, indeed, all those concerned with continued improvement in the human condition concurrent with respect for their world's environment. Power Electronics is an enabling technology that offers newly attractive solutions to many diverse applications of electric power. And progress in Power Electronics is paced by progress in the Semiconductor Components available as Power Switches.

A new Power Semiconductor Device, the MOS Controlled Thyristor, the MCT, is now available for commercial use. This is a significant benchmark in the progress of Power Electronics.

The MCT is a truly different product. It has its own set of characteristics. Some of these characteristics bear resemblance to the older thyristors, SCRs and GTOs. Yet the merger of modern MOS design and processing features with the older double injection bipolar structures results in a new device, with new characteristics and capabilities.

This manual is offered in the desire to facilitate the introduction of this new product. It will introduce the user to the new MCT technology. Our desire is to make available to the reader the experience of others; as it exists, and as it develops. It is our hope that the MCT will be properly applied and will be a rewarding experience for its users.

This introduction is an opportunity to recognize the contributions of Dr. Vic Temple and his associates at the Schenectady R&D Center, who are the developers of this new technology.

Research and Development support, first from the Electric Power Research Institute (EPRI) and NASA, followed by US Government Agency support through Wright Patterson AFB, DARPA, U.S. Navy (DTRC) and the U.S. Army Labcom, Electronics Technology and Devices Laboratory at Ft. Monmouth has been instrumental in MCT development. Some of these programs were co-funded by SDIO. The foresight and fortitude of the individuals who guide these agencies are to be acknowledged.

In closing, we at Harris Semiconductor wish you every success in your use of MCT's. We are committed to serve you, our customer.

MCT Description

2.0 MCT's, a New Class of Power Devices

2.0.1 Background

MOS Controlled Thyristors are a new class of power semiconductor devices that combine thyristor current and voltage capability with MOS gated turn-on and turn-off. Various sub-classes of MCTs can be made: P-type or N-type, symmetric or asymmetric blocking, one or two-sided Off-FET gate control, and various turn-on alternatives including direct turn-on with light. All of these sub-classes have one thing in common; turn-off is accomplished by turning on a highly interdigitated Off-FET to short out one or both of the thyristor's emitter-base junctions. This users guide focuses on the first product introduced by Harris, a P-type asymmetric blocking, MOS gated MCT.

2.0.2 Description

Figure 2.0.1 shows the basic elements of the MCT that Harris is now producing. On the left is a representative cross section of one cell of the device that is repeated 10's of thousands of times to make a device that can turn off 120A at +150°C junction temperature. On the right is an equivalent circuit based on the well-known two transistor model of the thyristor. In the P-MCT a P-channel On-FET is turned on with a negative voltage which charges up the base of the lower transistor to latch on the MCT. The MCT turns on simultaneously over the entire device area giving the MCT excellent di/dt capability. Figure 2.0.2 compares different 600V power switching devices for 2.0.3 conduction drop.

Figure 2.0.3 shows measured device comparisons which are typical of the conduction drop advantage of the MCT. Here, a 1000V P-MCT is shown with an IGBT die similarly packaged and of the same voltage rating. Note that the MCT typically has 10 to 15 times the current at the same forward drop.

2.0.4 Turn Off

The MCT will remain in the on-state until current is reversed (like a normal thyristor) or until the Off-FET is activated by a positive gate voltage. Obviously, the higher the Off-FET gate voltage and the denser the Off-FET channels, the more current can be shorted across the emitter-base junction to effect turn-off. It is clear that successful turn-off requires all cells to turn off at the same time to prevent current from crowding. This imposes gate risetime constraints that are discussed later.



FIGURE 2.0.1 CROSSSECTION OF MCT CELL SHOWING TURN-ON AND TURN-OFF FETs

FIGURE 2.0.2 COMPARISON OF 600V DEVICES, WITH <1μs TURN-OFF TIME CAPABILITY, NEGLECTING PACKAGE RESISTANCE.





FIGURE 2.0.3 CURVE TRACER FORWARD DROP COMPARISON OF 1000V P-MCT AND N-IGBT AT +150°C

2.1 The MCT Advantages

2.1.1 Turn-On and On-State:

MCTs, are superior devices in terms of conduction drop, surge current and di/dt capability. MCTs of similar blocking voltages, thyristors or GTOs can have lower forward drop, owing to the MCTs reduced cell size (compared to the GTO) and lack of emitter shorts (compared to the thyristor).

2.1.2 Off-State:

MCTs can be made over a broad range of voltages from 100V to 8KV to 10KV. MCTs can be made symmetric or asymmetric blocking.

High dv/dt capability is provided in the MCT when the junction charging current is diverted around the Base-Emitter junction of the PNP transistor through the low impedance of the Off-FET.

Leakage current is also diverted through the Off-FET, providing excellent high temperature voltage blocking capability. For instance, under laboratory conditions, MCTs have been operated turning off 80A at +300°C, withstanding dv/dt's of 10KV/μs at +250°C and surviving 100 hours of blocking life testing at +235°C junction temperatures. For these reasons it is recommended that the gate on bias be maintained continuously.

2.1.3 Turn Off:

The MCT provides a turn off capability, through gate control. Conventional SCRs can not be turned off by the gate. The insulated gate structure of the MCT allows turn off of the principle current with much less drive energy than GTO - SCRs.

2.1.4 Temperature Capability:

The thyristor structure and the thyristor alleviating the usual voltage and current stress of the typical MOSFET elements of the power FET or IGBT. The FET element helps the thyristor withstand self-turn-on. The Off-FET elements see little stress, since in the MCT structure, they are not active durning blocking and conduction. The Off-FET conducts only during turn-off transitions. The FET elements neither conduct the principal current, nor are they exposed to the mode without blocking voltage.

What is the MCTs temperature limit? Obviously, in the case of Harris' first commercial offering, it is now the package and the temperature to which we have taken sufficient reliability data. Ultimately, however, it is thermal runaway associated with leakage current, perhaps as high as +250°C in the 600 to 1000V range and +275°C in the 100V to 300V range.

2.2 Why a P-MCT With Its P-Power Device Limitations?

From the above discussion it would seem that there would be few circuit niches above 100 volts or 200 volts which would not be best served with an MCT. That indeed should be the case once Harris is able to market a full line of MCTs - especially N-MCTs. However, our first MCT products are P-type, i.e., they have a blocking voltage region that is P-type with inherently higher gain and with inherently lower SOA than in an N-type device.

The reason for this choice lies in the fact that the current density that can be turned off is 2 to 3 times higher if the Off-FETs are n-channel. To have a peak turn-off capability consistent with the MCTs high RMS current rating we decided that having n-channel Off-FET's was more important than the 30% higher SOA and 2 times lower switching loss that we would get (and have measured) in an N-MCT.

We still retain the low forward drop, good di/dt and dv/dt and good voltage and temperature capability but have sacrificed some usefulness, particularly in high frequency, hard switched circuits where SOA and switching losses are critical. Even in those circuits a snubber will allow one to use the P-MCT but at increased cost.

2.2.1 Where Should I Consider Using a P-MCT?

In any circuit dominated by conduction loss our first generation P-MCT can result in half the losses and use half the active silicon area - i.e., a smaller device and higher efficiency. In replacing a GTO or BJT it also offers the considerable advantage of MOS gate control. Even in hard switched circuits, at frequencies of several KHz and below, the P-MCT may be a good choice despite the possible need of a snubber circuit of some sort to keep the P-MCT within its turn-off SOA. In most instances, the MCTs high di/dt and good hard turn-on capability allows one to use a snubber consisting of a capacitor alone, somewhat reducing snubber cost and simplifying the circuit.

In Sections 5 and Section 6 P-MCTs are discussed in 1) hard switched, 2) soft switched, 3) SCR-like, 4) symmetric blocking and 5) complementary device circuits.

2.2.2 Where Should I Not Use a P-MCT?

As can be seen from the device ratings section, the P-MCTs SOA is rated at half the device's breakdown voltage rather than at the 80% typical of an n-type power device. If your circuit requires hard switched inductive turn-off above the SOA level and a snubber is not cost effective then you cannot use a P-MCT. Further, if your switching losses now are equivalent to your conduction losses you may gain very little. For example, consider replacing an IGBT of 50W conduction loss and 30W switching loss with a generation 1 P-MCT. One could rightly expect to find that the P-MCT would have <25W conduction loss but nearly 60W of switching loss. Adding the appropriate snubber would put the switching loss elsewhere which would have the cost advantage of allowing the use of an MCT of half the size of the IGBT. That still might not be the right answer to your circuit.

2.3 Future MCT Developments

Although this material is covered later in more depth, it is appropriate to describe the kind of MCT devices that can be expected to be developed and produced by Harris and other semiconductor manufacturers.

This would first include more voltage ratings - first asymmetric MCTs down to perhaps as low as 200V and as high as 1600V. Later, high voltage MCTs will be available for what are now typically thyristor and GTO circuits. (See Reference 2.)

P-MCTs will also improve in switching capability in both SOA and turn-off time, bettering N-IGBTs in speed and turn-off loss and being at less of a disadvantage in hard switched SOA.

N-MCTs will begin to become available but with about half the peak turn-off current capability of P-MCTs. However, both P-MCTs and N-MCTs will be improving in that characteristic as improved process capability allows denser Off-FET channel structure.

As with other FET-containing devices higher current switches will be produced in the form of modules, usually including diodes, and sometimes including some degree of intelligence. Our experience is that MCTs (up to 12 have been paralleled at Harris Power R&D) can be successfully paralleled if done carefully. As with IGBTs this is best done by the manufacturer.

The timetable for these developments depends on resources.

2.4 References

[1] V. Temple, "Power Device Evolution and the MOS-Controlled Thyristor", PCIM, November, 1987, pp 23-29.

[2] V.A.K. Temple, S.D. Arthur et al., "Megawatt MOS Controlled Thyristor for High Voltage Power Circuits" PESC 92 Proceedings, pp 1018-1025 (Toledo, Spain, June 29 - July 3, 1992)

MCT Equivalent Circuit Models

3.0 Introduction

The new Harris P-MCT is a high power and high speed switching device that is useful in many applications. In our user's guide we have included several models that can be used to investigate whether the generation 1 600V P-MCT that is Harris' first commercial MCT is appropriate for your application. As other products are announced it is hoped that the data sheets will include, for example, SPICE model parameters. In addition to SPICE model parameters we have included other physically based models that may be useful and in some cases more accurate.

3.1 SPICE Modelling of MCTs

3.1.0 Introduction

SPICE parameter extraction of the MCT device is not an easy job, because the MCT integrates the four layers of a PNPN thyristor with NMOSFET and PMOSFET elements in a single device. The SPICE program has no model for a PNPN device, so either a three-diode model or a two-transistor bipolar model must be used for the vertical PNPN structures. In general, the three-diode model is a device physics oriented approach but requires longer computation time, while the two-bipolar model is an applications oriented model and runs faster. Implementation of either of the two models requires a separation of the PNPN device somewhere in a semiconductor layer, so that minority carrier currents on both sides are not always equal. Another aspect to both models is transient analysis that is caused by current amplification of the PNPN. The bipolar model has current amplification, while the diode model lacks it. The two-transistor bipolar model has been chosen in this modeling.

3.1.1 Equivalent Circuit

As realized in Harris' first 600V P-MCT, the P-MCT can be thought of as consisting of about 11,000 parallel groups of 9 20mm x 20mm unit cells in a 0.4cm^2 active area. In each group of 9 cells there is one on-cell surrounded by 8 off-cells. Figure 2.0.1 showed half of a cross section, i.e., half an on-cell and a complete off-cell along with the 2-transistor electrical equivalent circuit that is the basis of our SPICE model. The equivalent subcircuit model contains back-to-back connected NPN and PNP bipolar transistors, serial connected PMOSFET and NMOSFET, and parasitic passive components. The three-dimensional 600V P-MCT device has been converted to one-dimensional components with values as given in Figure 3.1.1.

3.1.2 Parameter Calculation

Dimensions and physical parameters of each layer were determined assuming doping in each layer is to be uniform, and a reasonable mobility is given to each layer. Finally, resistivity and diffusion lengths are calculated.

Parameter calculation for the two bipolars requires some caution. First, the collectors of PNP and NPN bipolars share the same P-/N-junction, so the collector area of each bipolar is taken to be a half of the junction area as shown in Figure 3.1.2. Second, reverse parameters are always unnecessary



	QP	QN
BF	9.1	2.75
VAF	2000	2000
IKF	600	600
IS	1.14E-10	1.14E-10
TF	42.9ns	207ns
CJE	9.47nF	1.25nF
VJE	1.0	0.66
CJC	362pF	362pF
MJC	0.5	0.5
VJC	0.64	0.64

	MN	MP
L	0.5	5.0
W	5.63	0.715
NSUB	1E18	8E13
U	500	200

FIGURE 3.1.1 P-MCT SUBCIRCUIT AND +150°C DEVICE CONSTANTS



FIGURE 3.1.2 SHARED P- / N-JUNCTIONS IN NPN AND PNP BIPOLAR TRANSISTORS

MCT Equivalent Circuit Models

TABLE 3.1.1 CALCULATED AND MODIFIED SPICE PARAMETERS AT T_J = +150°C

TABLE A WIDE BASE N+P-N BIPOLAR		UNIT	DEVICE PHYSICS	MODIFIED SPICE
Transport Saturation Current	IS	A	1.14E-10	1.14E-10
Ideal Maximum Forward Beta	BF	-	0.536	2.75
Fwd Current Emission Coeff	NF	-	1.0	1.18
Corner for Fwd Beta Roll-Off	IKF	A	3.45E-2	6.00E2
Forward Early Voltage	VAF	V	2.05E1	2.00E3
B-E Built-In Potential	VJE	V	0.66	0.66
B-C Built-In Potential	VJC	V	0.64	0.64
Base Forward Transit Time	TF	sec	4.72E-7	2.07E-7
B-E Zero Bias Capacitance	CJE	F	1.25E-9	1.25E-9
B-E Junction Exponent	MJE		0.5	0.5
B-C Zero Bias Capacitance	CJC	F	3.62E-10	3.62E-10
B-C Junction Exponent	MJC	-	0.5	0.5

TABLE B NARROW BASE P+NP BIPOLAR		UNIT	DEVICE PHYSICS	MODIFIED SPICE
Transport Saturation Current	IS	A	6.67E-10	1.14E-10
Ideal Maximum Forward Beta	BF	-	9.10	9.10
Fwd Current Emission Coeff	NF	-	1.0	1.18
Corner for Fwd Beta Roll-Off	IKF	A	4.42E1	6.00E2
Forward Early Voltage	VAF	V	2.00E2	2.00E3
B-E Built-In Potential	VJE	V	1.00	1.00
B-C Built-In Potential	VJC	V	0.64	0.64
Base Forward Transit Time	TF	sec	4.29E-8	4.29E-8
B-E Zero Bias Capacitance	CJE	F	9.47E-9	9.47E-9
B-E Junction Exponent	MJE		0.5	0.5
B-C Zero Bias Capacitance	CJC	F	3.62E-10	3.62E-10
B-C Junction Exponent	MJC		0.5	0.5

TABLE C OFF MOSFET		UNIT	DEVICE PHYSICS	MODIFIED SPICE
Zero Bias Threshold Voltage	VTO	V	2.0	2.0
Substrate Doping	NSUB	$1/cm^3$	1E18	1E18
Oxide Thickness	TOX	meter	7E-8	7E-8
Mobility	UO	$cm^2/V.sec$	500	500
Channel Length	L	meter	0.5E-6	0.5E-6
Channel Width	W	meter	5.63	5.63

TABLE D ON MOSFET		UNIT	DEVICE PHYSICS	MODIFIED SPICE
Zero Bias Threshold Voltage	VTO	V	-2.0	-2.0
Substrate Doping	NSUB	$1/cm^3$	8.0E13	8.0E13
Oxide Thickness	TOX	meter	7E-8	7E-8
Mobility	UO	$cm^2/V.sec$	200	200
Channel Length	L	meter	5.0E-6	5.0E-6
Channel Width	W	meter	0.715	0.715

TABLE E PARASITICS		UNIT	DEVICE PHYSICS	MODIFIED SPICE
PNP Emitter Resistor	RVP+	ohm	3.00E-5	3.00E-5
PMOS Series Resistor	RLP	ohm	9.61E-5	9.61E-5
NMOS Series Resistor	RVN	ohm	7.47E-4	7.47E-4
P- Layer Resistor	RVP	ohm	3.17E-2	3.17E-2
NPN Emitter Resistor	RVN+	ohm	1.22E-3	2.5E-3
NPN Base Voltage Drop	VDROP	V	0.18	0.18

because the MCT reverse operation is inhibited. Third, the SPICE BJT model allows only choice of one of two DC models - transport saturation current (IS) only or emitter and collector saturation current (ISE and ISC). The IS only model (Gummel-Poon model) has been chosen because of its simplicity. Twelve calculated parameters for each of narrow base PNP and wide base NPN bipolars are summarized respectively in Subtables A - E of Table 3.1.1.

The PMOSFET and NMOSFET of elements of the MCT are very high speed devices compared with bipolar speed. They work as voltage controlled switches, except for several approximately 10nsec gate delays. The MOSFET uses the Shichman-Hodges model, and the gate capacitance model is a 12-section Meyer model. These choices result in 6 parameters for each MOSFET. Physical parameters are given in Subtables C and D of Table 3.1.1. Notice SPICE uses the meter as a unit of length.

Parasitics consist of one voltage source and 6 resistors. The voltage source describes an electric field in the very wide base NPN bipolar transistor. NPN and PNP emitter resistances (RVN+ and RVP+) were determined from measured data in the forward ON state. The other three parasitic resistors were calculated from Figure 2.0.1, bringing the total number of SPICE parameters to 42 as seen from Table 3.1.1.

3.1.3 Parameter Calibration

The calculated SPICE parameters had to be calibrated to fit measured 600V generation 1 P-MCT data over a wide range of current, voltage, time, temperature and load.

The first step of calibration was to modify SPICE parameters to match measured forward OFF characteristics up to 700V at +25°C/+100°C/+150°C. The OFF condition biases the



FIGURE 3.1.3. SPICE FORWARD VOLTAGE SIMULATION

center P-/N junction in reverse, and leakage current through the junction determines the MCT OFF current. Critical SPICE parameters for the forward OFF state are:

1. NPN bipolar: IS, BF and VAF
2. PNP bipolar: IS and VAF

The IS of NPN was set to be equal to the IS of PNP because the collector-base junction of both bipolars are the same P-/N junction. Fit is fairly good at high voltage and high temperature, the more critical region because of the relatively higher losses, but poor at low voltage and room temperature. Once NPN BF was set to the calculated 0.536 value, fitting was between 50% and 200% at all voltage and temperature ranges. Later BF was modified to 2.75 to accommodate transient fitting. The OFF state loss is approximately 0.23W at 700V and +150°C, and becomes negligibly small at +100°C. It is noteworthy that the most important parameter, IS for the PNP, remains unchanged at 11.4nA.

The second step of calibration is ON-state characteristics. In this condition all the emitter junctions of MCT are forward biased and the central P- and N layers are strongly modulated by two types of injected carriers from P+ and N+ emitters, so that the forward drop is very much similar to a PIN diode. Measured and simulated forward ON characteristics from 10A to 300A at +150°C are plotted in Figure 3.1.3. Fitting is approximately within 50mV except at low current. Sensitive SPICE parameters for the forward characteristics are:

1. NPN bipolar: IS, BF and NF
2. PNP bipolar: IS and NF
3. Parasitics: RVN+, VDROP and RVP+

As IS's and BF's were already set in the first step the NF's of two bipolars and NPN emitter series resistance (RVN+) and PNP series emitter resistance (RVP+) are available to fit the measured data. Once BF of the NPN was set to the calculated 0.536, fitting was plus/minus 100mV at all the ranges. The 2.75 NPN beta calibration comes from the transient fitting. Power loss at 100A is approximately 120W at all temperatures.

The third step is the most difficult calibration - transient turn-on and turn-off which are influenced by different phenomena. An important process for the ON transient is plasma spreading carried by holes and electrons. Capacitances in the circuit delay the transient. The turn ON is fairly constant over various current, voltage and temperature. Sensitive SPICE parameters for the turn-on transient are:

1. NPN bipolar: BF
2. Parasitic: CPOLY

The minority carrier lifetimes in P- and N regions play major roles for the OFF transient. In SPICE they appear in the base transit times (TF).

Figure 3.1.4 compares simulated and measured turn-off time and energy for +150°C, 100A unsnubbered turn-off clamped at 300 volts. Fit to experiment is better than 10%. No doubt users will be able to refine the model for even better fits of key MCT behavior for their individual circuits. However, a perfect fit with the two-transistor model will always be difficult as it is not a true representation of the thyristor part of the MCT.

A model has been presented with fitting shown only for the +150°C case as this is normally the limiting case. Operation at other temperature requires 2 coefficients for each of IS (for conduction drop) and NF, TF (for turn off). Later datasheets and user's guide will include these coefficients.



FIGURE 3.1.4. SPICE MODELLING OF 600V P-MCT TURN-OFF (300V, +150°C Inductive Turn-Off)

3.1.5 Modelling Series/Parallel MCTs

One of the more important reasons SPICE modelling of MCTs was undertaken several years ago at Harris Power R&D was to design modules with parallel MCTs for a number of R&D programs focussed chiefly in aerospace systems. It was useful to introduce "weak" and "strong" MCTs in which turn-off times and forward drops were varied.

3.1.6 SPICE Modelling Summary

The newly developed MCT model can simulate not only MCT devices but also MCT power circuits and systems. The MCT subcircuit is a strong tools for design and verification of MCT power circuits. However, this is a first version of the model. In the future an upgrade of the model to a more accurate version with a MOS capacitor type CPOLY. Also, more transient measurements to cover wider ranges of applications. Finally, in using SPICE models there is often a lot of "numerical noise" caused by the fact that when the MCT switches, very small time steps are needed compared to the rest of the simulation. SPICE handles those transitions poorly, sometimes leading to wild oscillations. Holding down the maximum time step can work in many cases. In others, small snubbers need to be added between nodes where voltages change too quickly. For example, while the curves in Figure 3.1.4 had no snubber, small maximum time step was used which reduced numerical noise to acceptable levels. In using the same model as part of a half bridge circuit, a 0.5 ohm, 0.033µF snubber across the MCT to get the SPICE simulation to work.

3.2 Special MCT Models

3.2.0 Introduction

The big weakness of the MCT models built out of simpler devices is that they are non-physical in one important way. They do not account for the fact that the MCT is swamped with holes and electrons in the P- and N base regions. This has led to investigation of a 4-layer device model that can be implemented in SPICE or some other model useful to applications engineers. This has not yet been totally successful. However, some portions of that developing model have proved very useful, especially in calculating MCT turn-off.

Figure 3.2.1A shows a very simple MCT model for looking at turn-off. The MCT is assumed to be a current source in parallel with a capacitor. It is a very device physics oriented model which needs the current gain of the lower transistor, the recombination tail time constant and the device self-capacitance to accurately give the device turn-off trajectory (I and V vs t) along with device losses. In fitting low and high voltage turn-off to experiment, it was found that the above parameters are a function of voltage and current. For example, depletion width depends on current density in a known fashion. Also, undepleted base width controls current gain and is thus voltage and current dependent, also in a known way. Finally, recombining excess carriers are pushed toward and into the more heavily doped buffer region where recombination lifetimes are shorter. Here, a less precise parameter variation is possible.

The lower part of Figure 3.2.1 shows turn-off energies calculated for inductive turn-off of different currents with various snubber capacitors for temperatures of +75°C and +150°C. No energies are plotted for turn-offs that would at any time exceed the device SOA. In this case the SOA used is for a typical device and not all 600V generation 1 MCTs (75P60's). Later, in section 6, measured turn-off energies are plotted for the same currents and snubbers. Fits are excellent.

The model described was implemented in "c" programming language but could also be implemented, with less accuracy, in SPICE.

3.3 Summary

A passable SPICE model whose parameters have been fit to the first Harris 600V MCT (75P60). This model works well in modelling more complex circuits. It does not, however, check to see if the SOA has been exceeded.

We have also shown a different type of model useful for turn-off transients which is more physical than the 2-transistor SPICE model.



FIGURE 3.2.1A SIMPLE MODEL FOR MCT TURN-OFF
(∝ C_0 AND τ FIT TO GENERATION 1, 600V P-MCT)

FIGURE 3.2.1B TURN-OFF ENERGY vs CURRENT AND SNUBBER

Characteristics

With the commercial introduction of the first MCT will come many questions concerning use and content of the data sheet. While the majority of the ratings, characteristics and curves will be familiar to most users, there are some subtle differences. This section is intended as a guide to the interpretation and significance of each of the ratings and characteristics that appear on a data sheet. The curves and figures used to illustrate these descriptions are intended to be generic and could be different than the curves included in an MCT data sheet.

Operation Explained by Means of the Equivalent Circuit

Most of the characteristics of an MCT can be understood easily by reference to the equivalent circuit shown here. An MCT closely approximates a bipolar thyristor (The two transistor model is shown) with two opposite polarity MOSFET transistors connected between its anode and the proper layers to turn it on and off. Since an MCT is an NPNP device rather than a PNPN device the output terminal or cathode must be negatively biased. Driving the gate terminal negative with respect to the common terminal or anode turns the P channel FET on, firing the bipolar SCR. Driving the gate terminal positive with respect to the anode turns on the N channel FET on shunting the base drive to PNP bipolar transistor making up part of the SCR, causing the SCR to turn off. It is obvious from the equivalent circuit that when no gate to anode voltage is applied to the gate terminal of the device, the input terminals of the bipolar SCR are unterminated. Operation without gate bias is not recommended.



Ratings

Most of the ratings seen on an MCT data sheet are identical to those found on PowerFET data sheets or are explained elsewhere in this document and do not need further explanation. The ratings which are differ from standard convention will be explained below.

- Peak Off-State Blocking Voltage: (V_{DRM})
  - Maximum allowable cathode to anode voltage. Explained in characteristic curve section.
- Peak Reverse Voltage: (V_{RRM})
  - The MCT is not by design a reverse blocking device, but like IGBTs it does have sufficient blocking capability to allow the use of an antiparallel diode.
- Continuous Cathode Current: (I_C)
  - Explained in characteristic curve section.
- Non-repetitive Peak Cathode Current: (I_{TSM})
  - This is the maximum allowable current through the device in the on-state at the pulse width. Junction temperature limits the acceptable peak current and pulse width.
- Peak Controllable Current: (I_{TC})
  - This is the maximum amount of cathode current the device is rated to turn off when commanded by the MCT gate signal. Turn off of the device is guaranteed in the circuit listed in the particular data sheet. This capability is for both inductive and resistive circuits. The volt amp load line in Figure 4.12 must be adhered to during turn-off. Attempting to turn the device off at currents higher than the rated peak controllable current may result in destroying the device. The device may be used at currents greater than the peak controllable current if it is commutated off at a current at or below the peak controllable rating.
- Gate-Anode Voltage (Continuous): (V_{GA})
  - Similar to other MOS gated devices.
- Gate-Anode Voltage (Peak): (V_{GA})
  - Allows for voltage overshoot during on and off gate voltage transitions, is explained elsewhere in the users guide.
- Rate of Change of Voltage: (dv/dt)
  - Explained in characteristic curve section.
- Rate of Change of Current: (di/dt)
  - Explained in characteristic curve section.
- Maximum Power Dissipation: (P_T)
  - A function of the maximum junction to case thermal resistance (0.6°C/W) and a maximum delta temperature (junction to case) of +125°C.

- Linear Derating Factor:
  - Self explanatory.
- Operating and Storage Temperature: (T_J, T_{STG})
  - Self explanatory.
- Maximum Lead Temperature for Soldering: (T_L)
  - Self explanatory.

Parameters

As with the ratings most of the parameters are similar to those found on PowerFETs or thyristor class devices, parameters which need further explanation will be clarified below.

- Peak Off-state Blocking Current: (I_{DRM})
  - Self explanatory.
- Peak Reverse Blocking Current: (I_{RRM})
  - Self explanatory.
- On-state Voltage: (V_{TM})
  - Explained in characteristic curve section.
- Gate-anode Leakage Current: (I_{GAS})
  - Self explanatory.
- Input Capacitance: (C_{ISS})
  - The MCT does not have Miller capacitance therefore it does not have gate plateau characteristics. The gate can be viewed strictly as a capacitance.
- Switching Characteristics:
  - Explained in characteristic curve section.
- Thermal Resistance: ($R_{\theta JC}$)
  - Self explanatory.

Static Characteristics

Low conduction drop of the MCT is what sets it apart from MOSFETs, BIPOLARs and IGBTs. As the characteristic curves show conduction drop voltage is diode like which accounts for the high DC current rating of the device. Important aspects of the conduction drop voltage characteristic are the current at which the temperature coefficient is zero and the negative temperature coefficient of the conduction drop voltage below that current.



FIGURE 4.1 TYPICAL CONDUCTION DROP CHARACTERISTICS

Below the zero temperature coefficient current, conduction voltage decreases with increasing temperature; a practical ramification of this is that if mismatched devices are paralleled one device could go into thermal runaway. From a paralleling standpoint, it is advantageous to operate in an area of positive temperature coefficient which, depending on the circuit configuration, could mean operating above the peak switching capability of a single device. To operate above the zero temperature coefficient current the circuit must resonate or the current must be commutated to a safe switching level before it is switched off.

Figure 4.2 is a calculated curve which defines the DC current carrying capability of the device vs temperature, the limiting factor to the current is the rated junction temperature of +150°C. This curve was plotted using a junction to case thermal resistance of 0.6°C/W and a device with a I_K vs V_{TM} curve passing through $V_{TM(MAX)}$ at I_{C90} and T_J = +150°C. Using the above data and the following formula we can calculate the curve.

$$T_C = 150 - 0.6 * I_{DC} * V_{TM} \qquad I_{DC} = \frac{150 - T_C}{0.6 * V_{TM}}$$

The package limit shown on the curve is a wirebond limit and is not a function of the MCT die.



FIGURE 4.2. TYPICAL DC CURRENT CAPABILITY

Switching Characteristics

Hard switched characteristics are described in Figures 4.5 through 4.10, and Figures 4.3 and 4.4 show the switching circuit and switching waveforms respectively. To obtain turn on characteristics a double pulse test must be used. The first pulse charges the load inductor to I_{C90}. When cathode current reaches I_{C90} the MCT is gated off, current then transfers from the MCT to the freewheeling diode. The diode also functions as a voltage clamp which limits voltage overshoot at turn-off. After the MCT has been given time (3-5µs) to fully turn off, it is gated back on and current transfers back from the freewheeling diode to the MCT. Note that if the delay time between pulses is too long the resistance in the inductor diode loop and diode losses will cause the current to decay below I_{C90}. Also, if the second pulse is too long the maximum switching capability of the MCT could be exceeded.

An important point must be understood for this test and any other tests which include hard switching. The peak voltage

V_{KA} is not the supply voltage but must include any voltage excursion above supply voltage while the clamp diode is turning on.



FIGURE 4.3 INDUCTIVE SWITCHING CIRCUIT



FIGURE 4.4 INDUCTIVE SWITCHING WAVEFORMS

Turn-off characteristics are measured at the trailing edge of the first current pulse and turn-on characteristics are measured at the beginning of the second pulse. Switching time measurements are defined as follows:

Turn-On Delay ($T_{D(ON)I}$) - Measured from the 90% point of V_G to the 10% point of I_K.

Turn-Off Delay ($T_{D(OFF)I}$) - Measured from the 10% point of V_G to the 90% point of I_K.

Turn-On Rise Time (T_{RI}) - Measured from the 10% point of I_K to the 90% point of I_K.

Turn-Off Fall Time (T_{FI}) - Measured from the 90% point of I_K to the 10% point of I_K.

Switching loss measurements are defined as the integral of the instantaneous power loss within the following time intervals:

Turn-On Switching Loss (E_{ON}) - Measured from the 90% point of V_G to the $V_{KA} = V_{TM}$ point.

Turn-off switching loss (E_{OFF}) - Measured from the 10% point of V_G to the $I_K = 0$ point.

Maximum operating frequency curves for a typical device (Figure 4.11) are presented as a guide for estimating device performance for a specific application. Other typical frequency vs cathode current (I_{AK}) plots are possible using the information shown for a typical unit in Figures 4.5-4.10. The operating frequency plot of a typical device shows f_{max1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.



FIGURE 4.5 TURN-ON DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 4.6 TURN-OFF DELAY vs CATHODE CURRENT (TYPICAL)



FIGURE 4.7 TURN-ON RISE TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 4.8 TURN-OFF FALL TIME vs CATHODE CURRENT (TYPICAL)



FIGURE 4.9 TURN-ON ENERGY LOSS vs CATHODE CURRENT (TYPICAL)



FIGURE 4.10 TURN-OFF ENERGY LOSS vs CATHODE CURRENT (TYPICAL)



FIGURE 4.11 TYPICAL F_{MAX} CURVES

F_{MAX1} is defined by $F_{MAX1} = 0.05 / (T_{D(ON)I}+T_{D(OFF)I})$. $T_{D(ON)I}$ + $T_{D(OFF)I}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. Device delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $T_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

F_{MAX2} is defined by F_{MAX2} = (Pd - Pc) / (E_{ON}+E_{OFF}). The allowable dissipation (Pd) is defined by Pd = (T_{JMAX} - T_C) / $R_{\theta JC}$. The sum of device switching and conduction losses must not exceed Pd. A 50% duty factor was used and the conduction losses (Pc) are approximated by Pc = ($V_{AK} \cdot I_{AK}$). E_{ON} is defined as the power loss starting at the leading edge of the input pulse and ending at the point where the anode-cathode voltage equals the conduction voltage drop, ($V_{AK} = V_{TM}$). E_{OFF} is defined as the power loss starting at the trailing edge of the input pulse and ending at the point where the cathode current equals zero ($I_K = 0$).

Because Turn-on switching losses can be greatly influenced by external circuit conditions and components, F_{MAX} curves are plotted both including and neglecting turn-on losses.

P-type MCTs have switching SOA limitations as other P-type semiconductor switches as shown in Figure 4.12. Switching capability is primarily impacted by three things:

1. Gate voltage rise time - Gate voltage rise times longer than the times recommended in the data sheet will lower switching SOA capability below that shown in the Figure.
2. Gate voltage during turn-off - The gate voltage must reach and maintain the recommended level until the MCT is fully turned off. Gate voltages lower than the recommended level will cause the horizontal upper switching limit to move down. Dependence of switching capability on V_g is described elsewhere in the users guide.
3. V_{KA} peak - In the high voltage region of the switching curve, switching capability is also impacted by the peak level of V_{KA} during the switching transition. As mentioned previously, the voltage must include any overshoot above supply voltage. The overshoot will be of very short duration so an oscilloscope capabile of measuring very short pulses should be used.



FIGURE 4.12 TYPICAL TURN-OFF CAPABILITY CURVE

Spike voltage data is intended to aid the user in evaluating MCT performance in zero voltage resonant switching circuits. Spike voltage is defined as the peak amplitude V_{KA} will reach before the device latches on. As shown in Figure 4.13, V_{SPIKE} increases with temperature and can be reduced by adding or increasing the size of the anode-cathode capacitive snubber.



FIGURE 4.13 TYPICAL SPIKE VOLTAGE CURVES

In the spike voltage test circuit (Figure 4.14) the purpose of the 20V supply, diode and 500Ω resistor loop is to reverse bias the MCT. The reverse bias is intended to simulate the MCT bias in a resonant switching circuit as current begins flowing in the MCT. Figure 4.15 shows the timing of waveforms during the test. Load inductance and supply voltage are adjusted to provide the desired di/dt. Because V_{SPIKE} subtracts from the inductor voltage it will cause the current ramp to be nonlinear. As V_{SPIKE} is increased, supply voltage will also need to be increased to reduce the nonlinearity of I_K.

Two factors that may reduce the blocking voltage capability of the MCT are temperature and dv/dt. Figure 4.16 shows the relationship of the blocking voltage of a typical MCT to dv/dt. Temperatures above the rating (+150°C) will also reduce blocking voltage to less than rated voltage.



FIGURE 4.14 V_{SPIKE} TEST CIRCUIT



FIGURE 4.15 SPIKE VOLTAGE WAVEFORMS



FIGURE 4.16 TYPICAL BLOCKING VOLTAGE vs dv/dt

Gate Circuits

5.0 MCT Gate Drive Requirements and Gating Circuits

The MCT has a MOS gate, similar to FETs and IGBTs, making it relatively easy to drive. The MCT gate capacitance is typically 10nF. Unlike other MOS gate devices the MCT gate experiences essentially no Miller current during switching, simplifying gate drive requirements. However there are several differences compared with other MOS gate devices that must be considered for successful operation. These differences will be discussed in more detail in the following sections. A brief discussion of several gate drive circuits can be found in section 5.3.0.

5.1 Gate Waveform

5.1.1 Boundary Limits

Rated performance of the MCT requires that the gate waveform meet criteria in amplitude and risetime. Figure 5.1.1 shows a graph of boundary limits for an acceptable gate waveform. The gate waveform should fall within the steady state limits during MCT ON or OFF time of the gate pulse. The gate waveform should fall within the shaded areas during the waveform transitions. These boundry limits are discussed in more detail in the following sections.

5.1.2 Negative Amplitude

The MCT is gated ON with a voltage that is negative with respect to the MCT anode. Since the MCT is a thyristor, internal regeneration will insure that the device switches fully to the ON state once cathode current exceeds the device holding current (mA's). The -7V steady state ON voltage boundary insures the MCT will switch ON and switch with reasonable delay time. The -20V steady state boundary insures that the gate will not be damaged from excessive voltage.

5.1.3 Negative Going Transition

One distinct difference between the MCT and other MOS gated devices is that the gate cannot be used to control the switching time of the MCT although the slope of the negative



FIGURE 5.1.1. BOUNDRY LIMITS FOR MCT GATE WAVEFORM

8
APPLICATION NOTES

going gate voltage transition does influence switching delay time. As the transition time is reduced gate displacement current will cause the MCT to initiate turn-on while the gate voltage is still positive. The boundary limits permit overshoot in negative going gate voltage.

5.1.4 Positive Amplitude

The MCT is gated OFF and held OFF with a voltage that is positive with respect to the MCT anode. The 18V ≥1.5μs duration OFF voltage boundary insures the MCT will switch off rated current at +150°C. The 20V steady state boundary insures the gate will not be damaged from excessive voltage. We do, however, allow the voltage to overshoot 20 volts to 25 volts but on a transient bases only

5.1.5 Positive Going Transition

The MCT turns-off by internal FET transistors shorting the base-emitter junction of the internal PNP transistor. To maximize turn-off capability the shorting FETs must be turned ON uniformly and rapidly to ensure that all MCT cells turn off essentially the same current. If the gate voltage rises slowly current will redistribute among the cells reaching a value in some cells that cannot be turned off. This requirement establishes the 200ns boundary time of the positive going transition. To ease problems with inductive gate overshoot the gate voltage is allowed to transiently go as high as ±25 volts.

5.2.1 Derating

If the minimum positive steady state gate voltage is reduced or if the positive going gate voltage transition time is increased the turn-off capability of the MCT is reduced as shown by the curves in Figure 5.2.1 and Figure 5.2.2. These curves are not to be interpreted as device ratings. They show measured performance on a small sample of devices that are believed to be representative of the broad population of devices. The solid line curves are suggested limits that could be used to estimate reduced I_{OFF} capability resulting from non-ideal gate voltage waveforms. The gate voltage referred to in Figure 5.2.2 occurs during the 1.5μs immediately following the positive gate transition. If increased rise time and reduced gate voltage occur simultaneously the % rating factors must be multiplied together. For example a gate pulse rise time of 0.5μs to 16V can be expected to reduce I_{OFF} capability to (0.6 x 0.83) 50% of rated.

5.3. Gating Circuits

5.3.1 Circuits Using Commercial Parts

Circuits for gating an MCT should meet the following requirements.

- Gate Drive Voltage - up to ±20V
- Rise/Fall Time - <200ns
- Peak Current - up to 2A
- Thermal - Handle Gate Current vs Frequency Plus DC Losses
- Signal Interface - Typically Magnetic or Optical Isolation
- Power Isolation - Gate Drive Circuit Ohmically Connects To MCT Anode. Isolation Required For Bus Voltage And Switching dv/dt.

I_{OFF} (AMPERES) % RATED I-OFF

TEMPERATURE: +150°C
V-GATE: 5 VOLTS
LOT 81 600V P-MCT
* I-OFF DATA

POSSIBLE I-OFF
FOR RISETIMES
LONGER THAN
RECOMMENDED 0.2μs

GATE RISETIME (μs)

FIGURE 5.2.1 I_{OFF} μs GATE RISETIME (μs) I



FIGURE 5.2.2 I-OFF vs GATE VOLTAGE (TYPICAL)

The circuits that follow illustrate several different approaches for gating the MCT. The fact that the required peak to peak MCT gate voltage exceeds FET drive requirements narrows the choices of commercially available ICs that can directly gate the MCT. Each of the driver circuits will typically be energized from a transformer secondary (usually high frequency) and rectifier to provide isolated DC power. The switching signal will typically be coupled through a fiber optic light pipe or optocoupler. Either of these would be energized from the isolated DC voltage through appropriate voltage divider or zener diode.

5.3.2 Circuit 1 - Using Dual FET Drivers

Figure 5.3.1 shows a gate drive circuit topology which utilizes two dual 15V-18V rated FET driver ICs and discrete FETs to generate the required 20V+ MCT gate turn off signal. The secondary of power supply transformer produces ±13V which energizes the two dual power inverters connected between the transformer neutral and each rail. The input signal at terminal 2 is level shifted to drive upper and lower power inverters which in turn drive FET transistors Q1 and Q2. The voltage capability of these transistors must exceed the 26V range required for the MCT. Components D1-R3 and D2-R4 provide differential delay to avoid overlap short circuit current through Q1 and Q2. Resistor R11 provides damping for gate voltage waveform. Resistors R1 and R2 establish the division of bus voltage between positive and negative voltage applied to the MCT gate. Capacitors C1 and C2 provide bus filtering and the peak current required to switch the MCT gate capacitance.

Assessment:

+ Circuit Operation is Tolerant of Bus Voltage Variation.
+ Circuit Can Drive MCTs in Parallel by decreasing $R_{DS(ON)}$ of Q1 And Q2.
+ Multiple Sources for all Parts.
- Circuit is Relatively Complex for Driving a Single MCT.



FIGURE 5.3.1 MCT GATE DRIVE CIRCUIT USING TWO DUAL FET DRIVER ICs



FIGURE 5.3.2 MCT GATE DRIVE CIRCUIT USING UNITRODE POWER DRIVER IC

FIGURE 5.4.1 BLOCK DIAGRAM MCT DRIVER II



FIGURE 5.4.2. MCT GATE DRIVE CIRCUIT USING HARRIS DEVELOPMENTAL DRIVER IC

5.3.2 Circuit 2 - Using Power Driver IC

Figure 5.3.2 shows a gate drive circuit topology which uses a 35V rated FET power driver to generate the required 20V+ MCT gate signal. The transformer and diodes produce the 26V required to directly energize the power driver. The input is compatible with a variety of opto receivers. Resistor R3 provides damping of gate voltage waveform. Resistors R1 and R2 establish the division of bus voltage between positive and negative voltage applied to the MCT gate. Capacitors C1 and C2 provide bus filtering and the peak current required to switch the MCT gate capacitance. This circuit is attractive however the user should be aware that this driver has an internal thermal shutdown feature which drives the output low if the temperature exceeds +155°C. This will gate the MCT ON, which probably will be judged undesirable.

Assessment:

+ Circuit Uses Few Components.

+ Higher Output Current Drivers Available.

_ Internal Thermal Shutdown (+155°C) Gates MCT On.

5.4.0 Circuits Using Developmental Parts

5.4.1 MCT Driver II

An MCT driver IC has been developed which is not yet available commercially. This IC has been designed to provide the power circuit designer with many useful functions. Figure 5.4.1 shows a simplified diagram of this integrated circuit. The circuit contains three major blocks, power circuit, main MCT ON/OFF channel and auxiliary comparators. In this discussion all voltages are referenced to the PA terminal, which is typically connected to the MCT anode.

The IC can be powered from a negative supply (7V - 12V), internally clamped at 12V, or from center tapped supply (P- to PA to P+) or from a single ended supply (P- to P+). When using a negative supply an internal charge pump energizes the P+ terminal. A -4.7V reference voltage can sink up to 30mA and can be used to directly energize opto receivers or other control circuits. Standby current is less than 5mA for the IC.

All control signals enter the IC through comparators which require only a few mV of input signal. The common mode range includes the PA terminal and -4.7V REF terminal allowing several volts of noise rejection. The main ON channel controls the gate output which is capable of driving 4 MCT gates connected in parallel. The ON channel includes Minimum-ON-Time and Minimum-OFF-Time functions which are user programmable by adding external capacitance. These functions can be used to provide adequate snubber reset time for example.

The IC contains both undervoltage inhibit and a latch which when set will force the ON channel to the MCT OFF state. The latch is set by the L comparator and is reset by the R comparator. When the latch is set the LO output will sink current (20mA max) for driving LED. With these inputs the user can implement over current or over temperature lockout functions for example.

The IC also contains two uncommitted comparator channels. The "A" channel has a totem pole output, "AO", capable of driving 20mA. The "B" channel has two comparator inputs which are OR'ed together and drive the "BO" output which will source current (20mA max) for driving an LED. These uncommitted channels can be used for detection, timing, and logic functions for example.

Figure 5.4.2 shows how this integrated circuit can be used in its simplest configuration to drive an MCT. The REF terminal can be used to power an opto receiver and provide reference voltage for the comparator input. In the arrangement shown resistors R1 and R2 establish the division of bus voltage between positive and negative voltage applied to the MCT gate. Capacitors C1 and C2 provide bus filtering and the peak current required to switch the MCT gate capacitance. Resistor R3 powers the integrated circuit. Resistor R4 provides damping the gate voltage waveform.

Figure 5.4.3 shows MCT gate voltage waveforms when driven by this IC. The + or - amplitude can be adjusted by the power supply voltage and resistors R1 and R2 to supply the desired amplitude of gate voltage.

Section 6.3 describes a DC circuit breaker which utilizes two MCTs and two of these driver ICs to implement all of the control circuits.



NOTE: + AND - AMPLITUDES CAN BE ADJUSTED TO MATCH RECOMMENDED DRIVER REQUIREMENTS.

FIGURE 5.4.3 OUTPUT VOLTAGE OF DEVELOPMENT MCT GATE DRIVER IC DRIVING ONE MCT GATE

Applications

6.0 *Using The MCT*

The MOS Controlled Thyristor (MCT) is a solid state unidirectional power switch that exhibits low conduction drop (2volts - 3 volts) at high current as illustrated in Figure 6.0.1. As described in section 2, the MCT requires low power to gate, has high surge current, high di/dt and dv/dt withstand capability and is able to switch at junction temperature in excess of +150°C. The MCT should be considered for power switching applications where high current capability with relatively low conduction loss are prime requirements.



FIGURE 6.0.1. VOLTAGE ACROSS MCT DURING 1300 AMP PEAK PULSE

This section discusses key issues for successfully using the MCT in power switching circuits such as inverters, converters, motor drives, pulse circuits, etc. The discussion is divided into five categories; Hard Switching, Soft Switching, SCR circuits, AC Switch circuits and Complementary circuits.

6.1.0 Hard Switched Operation

6.1.1 Turn-OFF Stress

Hard switching circuit applications subject the switching MCT to substantial simultaneous voltage and current during switching, resulting in high instantaneous power dissipation in the MCT. Many power conversion circuits operate in the hard switched mode. The diagram in Figure 6.1.1 shows a circuit that generates hard switched stresses on the MCT and this circuit will be used as a basis for discussing hard switched operation. The circuit is operated at very low duty factor allowing the MCT to be stressed up to rated voltage and current from a low power source. The MCT can be artificially heated (hot plate) to simulate self-heating.

The MCT in Figure 6.1.1 switches inductive current pulses from a low impedance power supply. Capacitor C1 is the DC source capacitor and must be large enough to supply the current pulse with less than 5% voltage droop. In practice it may be implemented with an electrolytic capacitor paralleled by a low impedance Multi Layer Ceramic capacitor. Inductors L1a and L1b are the stray inductances associated with the circuit loop connecting C1, D1 and MCT Q1. Inductor L2 is the principal load impedance limiting current during a pulse. Diode D1 clamps the MCT voltage to the supply bus and provides a current path for current in L2 to flow when the MCT is not conducting. Components R2, D2, C2 form a polarized snubber which, under some operating conditions, may be needed to control MCT overshoot voltage or keep the V-I switching path within the allowable SOA.



FIGURE 6.1.1 CIRCUIT THAT GENERATES HARD SWITCHING STRESS ON THE MCT

The I_{OFF} test uses wave form (a) to gate the MCT. When the MCT is gated ON current increases through inductance L2 to the desired peak current value. The ON time and the load inductance are selected to reach the desired current in about 50μs, for example. When the MCT is gated OFF the current through the MCT remains constant as the voltage increases until diode D1 conducts, clamping the cathode voltage to the negative bus. During this transition interval the MCT is subjected to high peak power dissipation. The increase in MCT voltage typically occurs rapidly (1000's V/μs) as the load current charges the equivalent capacitance of the MCT (~30nF). The turn-off of the MCT cannot be safely slowed down by reducing the gate drive as discussed in section 5.1.5.

While switching off, the instantaneous values of MCT voltage and current must stay within the safe switching area or "SOA" (Safe Operating Area) shown in Figure 6.1.2 The high current boundary of this curve is the maximum current that the MCT can turn off and is limited by the resistance of the internal OFF-FETs. The negative slope boundary is the SOA limit for the MCT. During the fast voltage transition, while switching off, stray inductance L1 will allow the MCT voltage to transiently exceed the supply voltage. For small values of stray inductance the overshoot voltage may be adequately limited by the capacitance of the MCT. For larger values of stray inductance it will be necessary to utilize a snubber network (C2, D2, R2 for example) to limit overshoot voltage.

The MCT power loss when switching off is a function of device current, peak voltage and junction temperature. In power circuit applications it may be necessary to add a snubber capacitor to keep the MCT I-V switching path within the safe switching area. In addition, snubber capacitance may be needed to reduce overshoot voltage, as previously discussed. The family of curves in Figure 6.1.3 shows typical MCT switching loss at +75°C and at +150°C, the maximum junction temperature for one of our 75P60 600V P-MCTs. These curves cover a range of peak voltage, snubber capacitor values and current enabling the estimation of switching loss under user conditions. Nine of these sets of curves are for +150°C junction temperature operation and therefore represent maximum typical losses in the MCT. The curves whose endpoints reach 120 amperes are limited by maximum turn-off ability of the MCT. The curves whose endpoints are less than 120 amperes are at or near the SOA limit of the MCT. In addition to the +150°C data, 3 sets of curves allow turn-off energy to be estimated at +75°C. Some of these measured switching loss curves extend beyond the Safe Switching Area limit shown in Figure 6.1.2. This does NOT imply that the Safe Switching Area limit can be exceeded safely for all devices.



FIGURE 6.1.2. TURN-OFF CAPABILITY vs ANODE-CATHODE VOLTAGE

6.1.2 Turn ON Stress

In the hard switched case, the MCT turns on from high blocking voltage with minimal inductance to limit increase in current. This condition occurs in the circuit of Figure 6.1.1 when gate waveform (b) is used. During the initial ON interval the test current is established in the inductor as previously described. After brief (5μs) off-period, which allows the MCT to fully recover blocking, the MCT is gated ON again for 5μs. During this second turn-on the MCT may experience high di/dt while the conducting diode recovers blocking voltage. The 5μs ON-time allows the MCT to turn on fully before the final OFF-transition occurs. These switching conditions are found in many types of inverter/converter circuits.

The presence of stray inductance L1 allows the MCT voltage to fall during current transfer and reduces the magnitude of peak diode recovery current. However this is in conflict with the requirement of reducing stray inductance to limit overshoot voltage and switching losses as discussed in section 6.1.1. In practice, it is typically found that overshoot voltage is the more limiting factor. Therefore, reducing stray inductance is probably the proper design objective. Typically, with fast recovery diodes, the MCT turn-ON switching loss is relatively small. Figure 6.1.4 shows typical turn-on energy loss as a function of cathode current for 200 volts and 300 volts. The MCT current that occurs during recovery of the diode can be several hundred amperes and is typically within the surge capability of the MCT. Device failures have been observed with turn-on di/dt in the range of 6000A/μs.



FIGURE 6.1.4. TURN-ON ENERGY LOSS vs CATHODE CURRENT (TYPICAL)

6.2.0 Soft Switched Operation

Soft switching and resonant power circuits are being employed,in part,as a means of reducing switching losses and stress on power switches thereby allowing higher operating frequency (references section 9 papers 16, 28, 33, 35). Soft switching occurs when the power switch is near zero current and/or zero voltage during the switching event. There are many different circuit topologies that limit switching stress on power switches. In these topologies the power switch is typically connected as part of an LC circuit and operated in one of two different modes. First, it can operate with the power switch in series with an inductor or second, with the power switch in parallel with a capacitor. The circuit in Figure 6.2.1 generates soft switching stresses on the MCTs and this circuit will be used as the basis for discussing soft switching operation.

6.2.1 Circuit Operation

The circuit in Figure 6.2.1 is operated in the following sequence. Initially capacitor C1 is discharged by a large value resistor R1. The switching sequence is initiated by gating MCT Q1 ON followed by gating MCT Q2 ON. Current increases linearly through the inductor as established by Vsupply/L1. When MCT Q1 is gated OFF the voltage increases across MCT Q1 as L1 and C1 ring. The peak voltage across MCT Q1 is determined by the resonant impedance of L1C1 and the value of current in the inductor L1 at the time MCT Q1 is gated OFF. When the oscillation decays C1 will be charged to the supply voltage and the current through MCT Q2 will be small (Vsupply/R1). MCT Q2 can be gated OFF and C1 will discharge through R1 completing the sequence of operation.



FIGURE 6.1.3. LOT 81 INDUCTIVE LOAD TURN-OFF ENERGY AS A FUNCTION OF SNUBBER CAP. AND CURRENT

6.2.2 Series Inductor Case

In the circuit in Figure 6.2.1 MCT Q2 is in series with inductor L1. Soft switching occurs if the current in the series inductor is substantially zero at the time of switching. If the inductor is larger than a few μH current increase during voltage collapse (<100ns) will be limited to a few amperes resulting in low turn-on loss.



FIGURE 6.2.1 CIRCUIT THAT GENERATES SOFT SWITCHING STRESS ON THE MCT

During the circuit operating cycle inductor L1 and capacitor C1 ring causing current to flow through diode D2. MCT Q2 can be gated OFF during the oscillation while diode D2 is conducting, achieving soft switching. As the current tries to reverse both diode D2 and MCT Q2 block. If the conduction time of diode D2 has been longer than the recombination time of the MCT (<2μs) only displacement current will flow during the voltage increase across the MCT resulting in low switching loss. However, if the conduction time of diode D2 is <2μs, the MCT will not be fully recovered when forward voltage appears across the MCT. The remainder of the recombination tail current will flow, resulting in a small to moderate switching loss. In addition, since the MCT is not fully recovered, the turn-on voltage spike (discussed in section 6.2.3) will be reduced.

6.2.3 Parallel Capacitor

In the circuit in Figure 6.2.1 capacitor C1 is in parallel with MCT Q1. Soft switching occurs in MCT Q1 when the capacitor voltage is near zero at the time of switching. The ideal soft switched turn-on is degraded by the need for a small charge to flow into the MCT before it can switch ON. This will result in a voltage spike occuring across the MCT prior to turn-on. The curves in Figure 6.2.2 enable estimating the magnitude of this turn-on voltage spike. The curves show turn-on spike voltage as a function of current di/dt flowing into the parallel combination of capacitor and MCT. The test conditions duplicate circuit operation by having the MCT gated ON prior to becoming forward biased. These curves indicate that a turn-on voltage spike of several volts should be expected when switching 1kH resonant current increasing to several 10's of volts at 100kH.



FIGURE 6.2.2. SPIKE VOLTAGE vs DI/DT (TYPICAL)

When the MCT switches ON it discharges the capacitor resulting in a power loss. The curve in Figure 6.2.3 shows the value of MCT switching loss as a function of current di/dt flowing into the parallel combination of capacitor and MCT. The MCT loss results from MCT current flow prior to reaching peak voltage on the capacitor plus discharge of the capacitor.



FIGURE 6.2.3. SNUBBERED TURN-ON ENERGY LOSS IN MCT vs di/dt (TYPICAL)

The parallel capacitor snubbers the MCT during turn-off. This allows circuit current to transfer from the MCT into the capacitor slowing the increase in voltage across the paralleled MCT and capacitor combination. As a result switching losses in the MCT are reduced as discussed in section 6.1.1. An upper bound of MCT turn-off switching loss can be estimated using the curves in Figure 6.1.3 for the same size capacitor.

6.2.4 MCT Dynamic Breakdown Voltage

Off-state DC blocking voltage of the P-type MCT is reduced by the presence of carriers within the device. When the MCT is blocking voltage, carriers can be present due to a) unrecombined carriers remaining in the turn-off recombination tail, b) displacement current from dv/dt and c) thermal generation current. Figure 6.2.4 shows the effect of a linear dv/dt ramp from zero voltage at +150°C on reducing DC blocking voltage. If your blocking voltage trajectory is less stringent, for example, sinewave or exponential, then it is appropriate to add some B.V. correction. This is discussed more fully below for dv/dt's that are essentially sinewaves.



FIGURE 6.2.4. BLOCKING VOLTAGE vs dv/dt



FIGURE 6.2.5. TYPICAL 75P60 600V P-MCT B. V. INCREASE ABOVE HIGH dv/dt LIMIT DUE TO "EASIER" SINEWAVE VOLTAGE dv/dt

In some circuits the MCT is paralled by the resonating capacitor. When the MCT is turned-off the voltage will typically ring up across the MCT. It might be expected that the peak MCT voltage could safely approach the DC blocking voltage since dv/dt goes to zero at the voltage peak. However, since the internal carriers have a finite lifetime the voltage blocking capability becomes a function of current turned-off and sinewave pulse width. The curves in Figure 6.2.5 show how blocking voltage inceases above the high dv/dt limit of Figure 6.2.4 for decreasing resonant frequency. Because of the current that can be remaining from the turn-off recombination tail, we have chosen to show curves and data for turn-off currents from zero to 120A, the peak rated turn-off capability of the 75P60 600V P-MCT.

In Figure 6.2.5 an MCT operated at +150°C junction temperature in which no current had to be turned off, is seen to have a dynamic breakdown voltage that increases from Figure 6.5.4's 550 volts at very high frequency to about 600 volts at 45KHz and 685 volts at 20KHz. At the other extreme the same MCT, after turning off 120A, has the same 550 volt breakdown voltage at very high frequency, a 600 volt breakdown voltage at 34KHz and a projected 670 volt breakdown voltage at 20KHz.

References - Section 9 papers 16, 28, 33, 35, 39

6.3.0 SCR Circuits

The MCT shares high surge current capability of the SCR and therefore is the ideal power switch for many thyristor applications . In addition the MCT has other superior characteristics for thyristor applications. The MCT is fabricated with thousands of turn-on cells using LSI fine geometry. This results in a device that can switch on in less than 100ns and will withstand current rise in excess of several thousand A/µs with peak current in excess of several thousand amperes. The high density of internal off-cells enables the MCT to turn off and block voltage essentially instantly. In addition the off-FETS prevent false dv/dt triggering to greater than 10,000 V/µs at +150°C operation.

Some circuit applications can effectively utilize the surge current capability of the MCT. For example, MCTs have been used to switch large capacitor banks for the purpose of generating high peak power pulses. In other applications some inverters use an auxiliary MCT to resonantly transfer load current between the main power switches of a bridge leg. Here the auxiliary MCT carries about 1.5X load current for a few microseconds during the resonant pulse. A single MCT can commutate a much higher current rated power switch.

The curve in Figure 6.3.1A shows MCT voltage drop vs current up to 2000 amperes. This data was obtained by pulsing the MCT with half sinewaves of current and measuring voltage at the current peak to avoid inductive errors. The upper current limit of the pulse test was controlled by the range of our current sensor. Note in the lower curves the good correlation with data obtained from the 400 ampere pulse curve tracer. This data was used to estimate surge current withstand capability shown in Figure 6.3.1B.

The curve in Figure 6.3.1B provides guidance in estimating allowable surge current pulses. This curve is based on a +60°C adiabatic junction temperature rise. From thyristor technology it has been established that repeated surge

pulses produce micro cracks in the device die that propagate with repeated pulses to ultimately cause failure. The table in Figure 6.3.1B provides insight in estimating the number of surge pulses which will likely produce failure.





FIGURE 6.3.1A. COMPARISON OF CURVE TRACER AND PULSE VF DATA



(BASED ON 60°C JUNCTION TEMPERATURE RISE DURING THE PULSE WITH MINIMAL THERMAL SPREAD)

FIGURE 6.3.1B TYPICAL 600V P-MCT SURGE CAPABILITY

Our forward voltage drop pulse tester was also used to observe higher peak currents and very high di/dt's. Failures were observed after several pulses for 4 75P60 P-MCTs as shown below:

a) Die 48 : Ipk=4795A di/dt=6557A/µs

b) Die 50 : Ipk=5328A di/dt=6875A/µs

c) Die 54 : Ipk=5650A di/dt=7377A/µs

d) Die 55 : Ipk=5902A di/dt=8338A/µs

Although this might suggest that the allowable di/dt can be increased above the 2000A and 2000A/µs of the 75P60 600V P-MCT this does NOT indicate that all devices will survive higher than rated di/dt and surge current.

6.3.1 DC Circuit Breaker

A solid state DC circuit breaker is another application which can utilize the surge current capability and fast recovery of the MCT. In addition the control logic can be implemented using the general purpose custom MCT driver IC described in section 5.4.1. A 75 ampere instantaneous trip DC circuit breaker with 1000A interrupt capability will be described to illustrate the features and capability of the MCT driver IC and MCTs. This application utilizes developmental N-type MCTs fabricated at Harris Power R&D center (see section 8 for information on "What's ahead for MCTs"). These N-type MCTs exhibited only 10A of gated Ioff capability. This application could be as effectively implemented with the commercial P-type MCT. Its lower SOA capability compared to the N-type device would not negatively impact the application. It would, however, be necessary to slightly modify the circuit to accept opposite polarities of the P-type device.

Circuit breakers must be able to momentarily carry up to 10X to 20X rated current to handle inrush current from motor and lamp loads, for example. The N-type MCT used for this breaker application was similiar in conduction capability to the 75 ampere 75P60 MCT. These MCTs can easily carry surge current of 10X steady state rating. While the N-type MCT turn-off was limited to only 10 amperes, a second N-type MCT was used in an LC pulse circuit to commutate current in the first MCT. With this arrangement the breaker is able to interrupt fault current over 10X rated current. Of course the commutation circuit can be triggered to interrupt lower values of current. Many breakers have an inverse current/time trip characteristic which allows these momentary inrush currents to flow without tripping the breaker. That feature could be added to the instantaneous breaker. In the circuit to be described, the trip current level can be adjusted from 0.1X to over 10X steady state rated current.

Figure 6.3.2 shows the power circuit for the DC instant trip breaker. MCT Q1 carries the load current. MCT Q2, capacitor C1 and inductor L1 form the commutating circuit. The commutating capacitor C1 is maintained charged by the isolated power supply. When excess current is sensed in the load shunt the auxiliary MCT Q2 is gated on. The commutating current pulse flows from C1 through Q2, D1, and L1. During the time that diode D1 is conducting the main MCT Q1 is reversed biased. During this interval it is gated OFF. As the commutating current decreases voltage will increase



FIGURE 6.3.2. POWER CIRCUIT OF DC INSTANT TRIP BREAKER

across MCT Q1 until reactive load energy is transfered into the varistor. With this circuit arrangement the MCT can carry steady state current up to its thermal rating (~75A) and interrupt fault currents up to about 1000 amps. Because the MCT recovers within a few µs the commutating current pulse can be short, minimizing the size of the commutating capacitor. The auxiliary MCT Q2 switches the 1700A peak commutating current pulse. The MCTs are always gated OFF when they are reverse biased or carrying very low current.

Figure 6.3.3 shows a block diagram of the control circuit. Three signals (fault current, close command, commutation voltage) are processed to gate the main and auxiliary MCTs. Three LED indicators provide status indication.

The MCTs are arranged to share a common anode connection allowing the driver IC's to be electrically interconnected as shown in Figure 6.3.4. All of the active circuits needed for the instantaneous trip breaker are



FIGURE 6.3.3. BLOCK DIAGRAM OF DC INSTANT TRIP BREAKER CONTROL



FIGURE 6.3.4. POWER SUPPLY INTERCONNECTIONS OF MCT DRIVER ICs FOR INSTANT TRIP CIRCUIT BREAKER

FIGURE 6.3.5. CONTROL CIRCUIT OF INSTANT TRIP BREAKER

implemented using the functions in two of the driver IC's described in section 5.4.1. Details of these control circuits are shown in Figure 6.3.5. Note that the external control circuits operate from the -4.7V reference. The Commutation Voltage Sense circuit insures that the commutation capacitor is charged to >500V before allowing the breaker to close. The Fault Current Sense circuit uses a 0.001 ohm shunt for sensing load current. The RLC filter reduces common mode noise enabling detection of the low level current signal. The OPEN/CLOSE command signal is coupled to the breaker through fiber optics. The fiber optic receiver is directly powered from the -4.7V bus. Two comparator circuits provide the latch function and the 3 input gate function. LED's are driven by the comparator outputs to show breaker status. The two ON-channels provide gate signals for the two MCTs. While this breaker provides instantaneous trip on detecting over current, additional circuits could be added to provide an inverse current-time trip response.

The waveforms in Figure 6.3.6 show operation of the breaker with an inductive load. When the breaker is closed its voltage drops to approximately 1.5V and the current increases linearly. When the load current reaches 800A, the commutating circuit is gated to produce a 1700A commutating current



FIGURE 6.3.6. 1400V, 0.2cm² N-MCT SHOWN INTERUPTING 920A WITH 500V VARISTOR CLAMPED OVERSHOOT OF 300V BUS

pulse. The main MCT is gated OFF after a 2.5µs delay which insures that the commutating current will exceed the load current thereby reverse biasing the main MCT. When the commutating current becomes less than the load current, the main MCT blocks voltage and the load current decreases as inductive energy is transfered to the varistor clamp.

The particular usefulness of this driver IC lies in simplifying the implementation of control circuits that can be combined with the gate signal which is ohmically connected to the MCT. While MCTs have turn-off capability they are nearly ideal thyristors and can be used to great advantage in thyristor circuits.

6.4.0 AC Switch Circuits

The reverse blocking voltage rating for the MCT is 5 volts. Thus it is necessary to utilize a series connected diode to provide reverse blocking voltage capability. The circuit in Figure 6.4.1 shows how two MCTs and two diodes can be arranged to form an AC switch function. In this arrangement a single drive circuit can be used to gate both MCTs. If it is desired to sense current through the switch, resistor R1 provides a rectified current signal that can be used for indication and/or control of the switch.



FIGURE 6.4.1. AC SWITCH USING TWO MCTs WITH COMMON GATE CIRCUIT

In most circuits the load being switched will be inductive. Thus some type of snubber may be necessary to control overshoot voltage which is developed when the MCTs are gated OFF. If the MCTs are gated OFF only at current zero, then the snubber may not be needed. When the switch is ON and the current goes through zero, a turn-on transient volt-



A) SWITCH CURRENT AND VOLTAGE AT MODEST dI/dt WITH ZERO TURN-ON SPIKE VOLTAGE



B) VOLTAGE SPIKE AT 27 x HIGHER dI/dt

FIGURE 6.4.2. EFFECT OF dI/dt ON TURN-ON VOLTAGE





FIGURE 6.4.3. MCT AC SWITCH/BREAKER
TOP: Closing at Zero, Opening Near Mid-Cycle
BOTTOM: Closing at Mid-Cycle, Opeining Near Zero

age develops across the switch as discussed in section 6.2.3. The waveforms in Figure 6.4.2 illustrate this turn-on transient for two different values of di/dt at current zero crossing. When the switch is used to switch low frequency current (60Hz for example), the turn-on transient voltage is small and probably not of consequence.

When the switch is used with non-unity power factor loads current surges may occur. The waveforms in Figure 6.4.3 show a leading power factor (20μF/5 ohm) load being switched. When closed at voltage zero crossing (top waveform) no transient occurs. However, when closed mid-cycle (lower waveform) a relatively large inrush current occurs. Thus it is possible with some sensing to close the switch at voltage zero to eliminate leading power factor current and to open the switch at current zero to eliminate lagging power factor voltage transients.

When the switch is part of a static circuit breaker it can be closed at voltage zero crossing; however, the control circuit must typically allow normal load inrush current to flow without tripping. When a fault current is detected the switch can be opened rapidly, limiting fault current, but requiring the switch to have I-off capability and inductive energy absorbtion capability (varistor). If the anticipated fault current does not exceed the surge rating (1000's of amps per MCT) of the static switch then interruption can be delayed to current zero crossing, minimizing the need for I-off capability and inductive energy absorbtion capability.

6.5.0 Complementary Circuits

The 75P60 MCT is a P-type device. As such it has terminal polarities oppposite to N-type devices. Therefore, the opportunity exists to use the P-MCT in combination with N-type power devices such as N-IGBTs or N-FETs. The P-MCT provides superior current rating, speed and SOA compared to P-IGBTs, for example.. While N and P devices have different characteristics their use in combination provides certain advantages.

Figure 6.5.1 illustrates an AC switch circuit using a P-MCT and an N-IGBT. Resistor R1 provides a single current signal to the gate circuit, should it be required to initiate or inhibit switch operation. The varistor V1 provides a means of limiting transient voltage across the opening switch.

Figure 6.5.2 illustrates a DC bridge leg using a P-MCT and N-IGBT. This combination allows the use of a single gate circuit and power supply for each bridge leg. The gate circuit must provide appropriate gating delays to avoid short circuit current through the two power devices. Resistor R1 provides a single current signal to the gate circuit, should it be required to initiate or inhibit switch operation.

Hopefully, it will not be too long before N-MCTs are also ready for the market.



FIGURE 6.5.1. AC SWITCH USING P-MCT AND N-IGBT



FIGURE 6.5.2. DC BRIDGE LEG USNG P-MCT AND N-IGBT

Comparison on MCT and IGBT

How does the MCT compare to other Power Switches? Where is best used? This chapter provides some general comparisons. The particular requirements of a specific circuit may heavily influence the comparison in any application.

Both IGBTs and MCTs are insulated gate, field controlled switching devices with junction temperature ratings of +150°C. Comparison of the IGBT and MCT is most pertinent as both are merged bipolar/MOS structures and are applicable to power switching circuits requiring 600 Volts or higher Switch ratings. Both are useful at higher switching frequency than is generally practical with power darlingtons. By contrast, the characteristics or Power MOS transistors (majority carrier devices) sharply differentiate their preferred applications.

In high power circuits the importance of efficiency can be most critical. While efficiency is important in minimizing the cost of energy, in high power circuits the removal of heat from only a few points of efficiency loss has a significant impact on the size and nature of the system packaging. Conduction and switching losses are therefore the first point of comparison.

Conduction Voltage Drop

The single most prominent feature of the MCT is that of low conduction drop, one third to one half that of the IGBT. This is illustrated in Figure 2.0.2 and Figure 2.0.3. Furthermore, the MCT conduction drop is diode like, increasing only modestly at very high peak currents. Use in circuits with high peak currents will not significantly worsen the average conduction loss. Because the MCT is a double injection device (with both N and P emitters), conduction drop does not increase as rapidly with the blocking voltage rating as with IGBTs. As MOS gated switches are developed above 1000 Volts, MCT technology will be even more advantageous.

The conduction loss (Rdson) of Power MOS transistors is an exponential function of the blocking voltage rating. At the 600 Volt level, the conduction drop per unit area of silicon is more than a factor of ten higher than the MCT. High voltage MOS transistors are competitive only in low power applications. However, Power MOS transistors can offer comparatively low conduction losses in lower voltage systems. If voltage drop is desirable at any cost, it is possible to operate Power MOS transistors at very low current density at less than the junction voltage drop of an MCT.

Switching - Turn ON

Turn on in the MCT is initiated by the gate signal but is completed regeneratively as in an SCR. The MCT turn on is fast and handles high di/dt and peak current with low turn on loss. The recommended gate turn on drive is stiff to ensure all cells share the turn on power loss uniformly.

Turn on in IGBTs is often intentionally slowed to control the reverse recovery of the free wheeling diode common to inductive switching circuits. The IGBT can be used to limit high peak recovery current in the diode, but at a sacrifice in turn on speed and loss. With the MCT, turn on voltage drop is not drive circuit adjustable. If reduction in rectifier peak recovery current is required, small saturating inductors may be used in the recovery circuit.

Turn on in the MOS transistor can be so much faster than for either the IGBT or the MCT that in comparable applications, MOS transistor switching losses would be negligible compared to conduction loss.

Switching - Turn OFF

The best of today's IGBTs can provide faster switching and lower loss per switch cycle than the P MCT, roughly by a factor of two, in clamped inductive switch circuits. Power MOS transistor turn off loss is the lowest among the three devices by a large margin.

Total Losses

From the above, it is clear that the device choice for lowest total loss is dependent on the relative proportion of conduction to turn off loss in the circuit. Some general guidelines are indicated in the section below on Applications.

Turn Off Safe Operating Voltage (SOA)

When turning off an inductive load, a switch circuit must sustain a voltage higher than the load driving voltage. Left to itself, the switch must sustain this voltage while conducting full current. The turn off safe operating area describes a locus of maximum permissible combinations of voltage and current across the switch during turn off which will not cause improper operation of the switch. For the P MCT, the full switching current is sustainable at 50% to 60% of the breakdown voltage rating, as are lower currents at higher percentages of breakdown voltage. Capacitive snubbers can be used to shape the combination of current and voltage seen by the MCT at switching voltages above 50% BV.

The IGBT provides better turn off Safe Operating Area than the P Type MCT. IGBTs are generally rated for switching at 80% of the static blocking device rating.

Applications

The resonant, soft switching, or zero current switching circuit configurations most often offer the lowest overall system loss. As these circuits avoid or minimize switch turn off loss, but do usually involve higher peak switch currents, the MCT will be the preferred device in such circuits, at any frequency. For instance, MCTs have been reported in the literature operating

at 80KHz switching rate in 10KW inverters in this class of circuit. In these circuits turn off SOA is not a significant requirement.

Active inductive switching from full current, the so called "Hard Switch" or PWM Circuits, may favor the IGBT, particularly at switching frequencies above 10KHz. In these circuits the lower switching loss of the IGBT can outweigh the lower conduction loss of the MCT.

In PWM circuits, inductive switching usually involves clamping the inductive voltage rise to some sink, such as the DC Bus. The higher Turn Off SOA voltage of the 600 Volt IGBT, 480 Volts, may make it the preferred solution for DC bus voltages above 300 Volts to 400 Volts. With P Type MCTs, & higher voltage rated device or capacitive snubbers are reguired to allow operation at a comparable bus voltage.

The IGBT can provide fault current limiting for a few microseconds in PWM circuits, allowing for the orderly shut down of the circuit from the gate drive. For the MCT, no such mechanism is available. In resonant circuits, MCT shut down can occur at the next current zero, or low current point.

Pulse discharge circuits will generally favor the MCT, due to fast turn on speed and high peak current capability at low voltage drop.

Power MOS transistors may be the only practical power switch at a switching freguency above 50KHz in hard switch circuits or 100KHz in soft switch circuits.

Outlook, What's Ahead for MCTs

8.0 *Future MCT Developments*

8.1 More "Generation 1" P-MCTs

The first Harris MCT products are P-MCTs of 600V and, shortly, 1000V in a die size that can be packaged in a TO-218 or TO-247 5-pin plastic package. This die size results in about a 75A RMS rating and about a 120A turn-off current capability at +150°C. Harris plans call for an MCT of about half this size and, given enough interest, an even smaller die size that can be packaged in a TO-220 package.

Development efforts include wider ranges of voltage rating - first asymmetric MCTs down to perhaps as low as 200V and as high as 1600V and, later, high voltage MCTs for what are now typically thyristor and GTO circuits. Such high voltage P-MCTs have been described in several papers including reference 8.1. Figure 8.1.1 and Figure 8.1.2 are reproduced from that paper to illustrate our initial capability (in R&D devices) of 2500V.

8.2 *Generation 2 P-MCTs*

Generation 2 P-MCTs have been made at Harris' Power R&D Center that push the present P-MCT twice as close to the diode in the physics-dominated trade-off between breakdown voltage vs forward drop vs switching speed. Details of design and process change are, of course, proprietary but the bottom line is that one can expect a generation 2 P-MCT to have an additional 100 volts in SOA and to have between 2 and 3 times lower turn-off losses. Figure 8.2.1 shows some recent turn-off energy measurements on an R&D generation 2 P-MCT.

Figure 8.2.2 is a snapshot comparing switching losses at +75°C and +150°C for snubbers from 0µF to 1µF and currents to 120A for a typical generation 1 600V P-MCT compared to an early generation 2 600V P-MCT lot of the same breakdown voltage and similar die size. Unsnubbered and at very low snubber value the improvement is more than a factor of 2. At modest snubber value (0.05µF an 0.1µF) it is closer to a factor of 4. For larger snubbers and, obviously, for most resonant circuits the improvement is even greater.

8.3 *N-MCT Development*

N-MCT versions of almost all of our P-MCTs have been fabricated at Harris Power R&D to analyze the potential for a commercial product. At this time we have produced and delivered N-MCTs for various applications, all of which required little or no turn-off capability. This has included 1400V devices for 1000A, 1000V capacitor discharge circuits and 600V devices for zero current soft switched circuits with peak currents of about 800A.

As our P-MCTs have increased in turn-off capability from one or two hundred amperes per centimeter squared to more than 400A/cm^2 our N-MCTs have kept pace at about 1/2 to 1/3 of that value and now can be rated at about 150A/cm2 in peak turn-off current density at +150°C. Note that with the MCTs low forward drop that this is less than the device's RMS current rating. This lack of peak turn-off capability has kept us from as aggressively pursuing the N-MCT.



FIGURE 8.1.1. MEASURED vs MODELED FORWARD VOLTAGE (1cm^2 Active Area, >3000V Asymmetric P-MCT)



FIGURE 8.1.2. FORWARD BLOCKING DISTRIBUTION FOR A RECENT HV MCT LOT



FIGURE 8.2.1. TYPICAL GENERATION 2 600V PMCT TURN-OFF ENERGY AS A FUNCTION OF SNUBBER CAP. AND CURRENT

However, as cell size and geometries become finer, turn-off capability will improve correspondingly and N-MCTs will be produced that, with their 2 times lower switching loss and 30% higher (more at high voltage) SOA, will displace P-MCTs and those N-IGBT's that our present P-MCTs cannot replace.

8.4 MCT Driver IC

In section 5 and section 6 an MCT driver IC was used to gate an MCT and, with some of its added functions, to implement an autonomous circuit breaker. The driver IC referred to was produced using a standard Harris process on that process' production line. From our own experience we have found that IC extremely valuable. Referring back to section 5, the driver IC has a voltage range of -12V to +35V with respect to the "A" terminal and has an output impedance in the neighborhood of 2 ohms. The inputs are all comparators with a wide dynamic range. The IC supports all types of OPTO-couplers both as receivers and senders and has a 4.7V regulated supply to power IC's if more "smarts" are necessary at the device. There is an on-board charge pump and an on-board zener that, within limits, allows one to power the IC using a dropping resistor from the MCT cathode supply. Our IC also includes latched and unlatched channels as well as minimum on-time and minimum off-times that can be set with external capacitors. Our present die is less than 200 mils on a side and for full function needs 24 pins. As just a driver, however, 6 or 7 pins are sufficient and we have looked at some MCT driver ICs in 7 pin TO-218 packages.

8.5 MCT Modules

MCT modules of up to 12 parallel devices, each of.4 cm2 active area, have been built and tested for various development contracts. Currently Harris is assessing 4 MCT & 2 diode and 6 MCT modules in a compact plastic module as well as industry outline modules in various current ratings. Harris will consider providing similar modules to other customers.

Although MCTs parallel reasonably well, their low forward drop and high current capability require one to be careful in selecting devices of the same forward drop and similar turn-off time and then to be very symmetric with stray impedance.

Some of our development modules include gate drive circuitry.



FIGURE 8.2.2. GENERATION 2 600V PMCT TURN-OFF IMPROVEMENT

8.6 Development Timetable

In summary, P-MCTs will also improve in switching capability in both SOA and turn-off time, bettering N-IGBTs in speed and turn-off loss and being at less of a disadvantage in hard switched SOA.

N-MCTs will begin to become available but with about half the peak turn-off current capability of P-MCTs. However, both P-MCTs and N-MCTs will be improving in that characteristic as improved process capability allows denser off-FET channel structure.

MCTs will go to high currents paralleled in modules of up to hundreds of amperes. These modules will first be dumb modules but will later contain some smarts with driver ICs such as that described in section 8.4 above.

The timetable for these developments depends on resources.

References

[1]. V.A.K. Temple et al, "Megawatt MOS Controlled Thyristor for High Voltage Power Circuits", IEEE PESC, Toledo, Spain, June 29-July 3, 1992, pp 1018-1025 (92CH3163-3)

MCT Reference List and Bibliography

The following is a list of references which is applicable to MCT technology. It is listed chronologically and a table sorting the references by topic is provided at the end. A reference may appear in more than one topic category, not all topics have references associated with them to date.

[1] V. Temple, "MOS Controlled Thyristor," IEDM Technical Digest, Abstract 10.7, pp. 282-285, (1984)

[2] M. Stoisiek, H. Strack, "MOS GTO A Turn Off Thyristor with MOS Controlled Emitter Shorts," IEDM Technical Digest, pp. 158-161 (1985)

[3] V. Temple and D. Pattanayak, "On-State Characteristics of the MOS Controlled Thyristor (MCT)," 44th Annual Device Research Conference, Amherst Massachusetts, June (1986)

[4] V. Temple "MOS-Controlled Thyristors a New Class of Power Devices," IEEE Transactions on Electron Devices, vol. 33, No. 10, pp. 1609-1618, October (1986)

[5] V. Temple and W. Tantraporn, "Effect of Temperature and Load on MCT Turn-Off Capability," IEEE International Electron Devices Meeting Digest, Abstract 5.5, pp. 118-121 (1986)

[6] M. Stoisiek, D. Theis "Turn-On Principles of the MOS-GTO," IEEE Transactions on Power Electronics, Vol. PE-2, No. 4, pp. 362-366, October (1987)

[7] V. Temple, "Power Device Evolution and the MOS-Controlled Thyristor," Power Conversion & Intelligent Motion, pp. 23-29, November (1987)

[8] M. Stoisiek, M. Beyer, W. Kiffe, H. Schultz et al "A Large Area MOS-GTO with Wafer Repair Technique," IEEE International Electron Devices Meeting Digest, Abstract 29.3, pp. 666-669 (1987)

[9] F. Goodenough "MOS Controlled Thyristor - A New Breed of Power Semiconductor," Electronic Design, pp.57-66, November (1988)

[10] L. Bovino, S. Schneider, J. Wright "The MOS Controlled Thyristor (MCT) as an On-Off Capacitor Bank Switch," Proceedings of the 8th Pulse Power Conference, June (1989)

[11] V. Temple, "Advances in MOS Controlled Thyristor Technology and Capability," Proceedings of Power Conversion and Intelligent Motion Conference, pp. 544-554 (1989)

[12] R. King, A. Radun, H. Chang, J. Rulison, "Numerical and Experimental Comparisons of Power Darlington, IGBT, and MCT Device as a Switch for Adjustable Speed PWM Inverter Drive Applications" Proceedings of Power Conversion and Intelligent Motion Conference, pp. 238-248 (1989)

[13] S. Sul, F. Profumo, G. Cho, T. Lipo "MCTs and IGBTs: a Comparison of Performance in Power Electronic Circuits," 1989 IEEE Power Electronics Specialists Annual Conference, pp. 163-169 (1989)

[14] J. Hudgins, D. Blanco, S. Menhart, W. Portnoy "Comparison of the MCT and MOSFET for a High Frequency Inverter," Conference Record of 1989 IEEE Industry Applications Society Annual Meeting, pp. 1255-1259 (1989)

[15] A. Aemmer, F. Bauer, J. Burgler, W. Fichtner et al, "Multi-dimensional Simulation of MCT Structures," IEEE ISPSD 90 Tecnical Digest, pp. 20-25, (1990)

[16] F. Jones, C. Kerfoot, R. Kemerer, C. Carter "Ten Kilowatt Self Commutated Resonant Inverter using MOS Controlled Thyristors," Applied Power Electronics Conference, pp. 659-667, (1990)

[17] R. Pastore, C. Braun, M. Weiner, S. Schneider "Developmental MOS Controlled Thyristors (MCT) Behavior," IEEE 19th Power Modulator Symposium, pp. 391-399 (1990)

[18] H. Chang, A. Radun "Performance of 500V, 450A Parallel MOS-Controlled Thyristors (MCTs) in a Resonant DC-Link Circuit," Conference Record of 1990 IEEE Industry Applications Society Annual Meeting, pp. 1613-1617 (1990)

[19] C. Braun "Circuit Level Modeling of MOS Controlled Thyristors," IEEE 19th Power Modulator Symposium (1990)

[20] T. Jahns, R. De Doncker, J. Wilson, V. Temple, D. Waters "Circuit Utilization Characteristics of MOS-Controlled Thyristors," IEEE Transactions on Industry Applications, Vol 27, No. 3, pp. 589-597, May/June (1991)

[21] R. Pastore, C. Braun, M. Weiner, S. Schneider "Characterization of 3000 Volt MOS Controlled Thyristors," Proceedings of the 8th IEEE Pulse Power Conference, pp. 196-199, June (1991)

[22] C. Braun, R. Pastore "Progress Towards an MCT Based 100+ KW High Frequency Inverter," 8th IEEE Pulse Power Conference, June (1991)

[23] F. Bauer, E. Halder, K. Hafmann, H. Haddon et al "Design Aspects of MOS-Controlled Thyristor Elements: Technology, Simulation, and Experimental Results," IEEE Transactions on Electron Devices, vol. 38, No. 7, pp. 1605-1611, July (1991)

[24] Q. Huang, G. Amaratunga "Analysis of N-Channel MOS-Controlled Thyristors," IEEE Transactions on Electron Devices, vol. 38, No. 7, pp. 1612-1618, July (1991)

[25] F. Bauer, H. Haddon, T. Stockmeier, W. Fichtner, R. Vuilleumier, J. Moret "Optimization of Cathode Structures for Improved Performance of MOS Controlled Thyristors (MCT)," Joint Proceedings of the European Conference on Power Electronics and Applications and the Symposium on Materials and Devices for Power Electronics, MADEP 91, pp. 270-275, (1991)

[26] W. Fichtner, J. Burgler, H. Dettmer, H. Lendenmann, S. Muller "Turn Off Behavior of Structured MCT Cells," Joint Proceedings of the European Conference on Power Electronics and Applications and the Symposium on Materials and Devices for Power Electronics, MADEP 91, pp. 258-261, (1991)

[27] C. Ronsisvalle, G. Ferla, P. Zani "High Power MOS Controlled Thyristor Using the Parallel Contacting Technology for Devices on the Same Wafer," Joint Proceedings of the European Conference on Power Electronics and Applications and the Symposium on Materials and Devices for Power Electronics, MADEP 91, pp. 267-269, (1991)

[28] R. De Doncker, O. Demirci, S. Arthur, V. Temple, "Characteristics of GTO's and High Voltage MCT's in High Power Soft Switching Converters," Conference Record of 1991 IEEE Industry Applications Society Annual Meeting, pp. 1539-1545 (1991)

[29] H. Lendenmann, H. Dettmer, W. Fichtner, B. Baliga et al, "Switching Behavior and Current Handling Capability of MCT-IGBT Cell Ensembles", IEEE International Electron Devices Meeting Digest, pp. 149-152 (1991)

[30] S. Momota, M. Otsuki, K. Sakuri "Double Gate MOS Device Having IGBT and MCT Performances," Proceedings of 1992 International Symposium on Power Semiconductor Devices & ICs, pp. 22-27, May (1992)

[31] D. Czarkowski, M. Kazimierczuk "Expression for I-V Forward Characteristic of MCTs," Proceedings of 1992 International Symposium on Power Semiconductor Devices & ICs, pp. 22-27, May (1992)

[32] M. Stoisiek, K. Oppermann, R. Stengl "A 400 A/2000 V MOS-GTO with Improved Cell Design," IEEE Transactions on Electron Devices, vol. 39, No. 6, pp. 1521-1528, June (1992)

[33] R. De Doncker, T. Jahns, A. Radun, D. Watrous, V. Temple, "Characteristics of MOS-Controlled Thyristors under Zero Voltage Soft-Switching Conditions," IEEE Transactions on Industry Applications, Vol 28, No. 2, pp. 387-394, March/April (1992)

[34] B. Bose "Evaluation of Modern Power Semiconductor Devices and Future Trends of Converters," IEEE Transactions on Industry Applications, Vol 28, No. 2, pp. 403-413, March/April (1992)

[35] C. Braun, J. Carter "Progress Towards a MCT Based High Frequency Capacitor Power Supply," Proceedings of 1992 International Symposium on Power Semiconductor Devices & ICs, May (1992)

[36] F. Bauer, T. Stockmeier, H. Lendenmann, H. Dettmer, W. Fichtner "Static and Dynamic Characteristics of High Voltage (3.5 kV) IGBT and MCT Devices," Proceedings of 1992 International Symposium on Power Semiconductor Devices & ICs, pp. 22-27, May (1992)

[37] K. Khan Afridi, Parallel Operation and Failure Mechanisms of MOS Controlled Thyristors, Masters Thesis, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, June (1992)

[38] V. Temple, S. Arthur, D. Watrous, R. De Doncker, H. Mehta "Megawatt MOS Controlled Thyristor for High Voltage Power Circuits," 1992 IEEE Power Electronics Specialists Conference, pp. 1018-1025, June (1992)

[39] S. Arthur, V. Temple, D. Watrous, "Forward Blocking Comparison of P and N MCTs," accepted for publication in Conference Record of 1992 IEEE Industry Applications Society Annual Meeting, Oct. (1992)

TOPICS	REFERENCE #
Device Physics & Design	1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 15, 23, 24, 25, 26, 27, 29, 30, 31, 32, 39
Hard Switching Applications	12
Soft Switching Applications	16, 28, 33, 35, 39
Device Characterization & Series/Parallel Operation	17, 18, 20, 21, 22, 37
AC Applications	
Thyristor Circuits	35
Complementary Circuits	
Comparisons With Other Power Devices	12, 13, 14, 34, 36
SPICE Models of the MCT	19, 37
Miscellaneous	10, 38

Harris Semiconductor

No. AN7244.2 September 1993

Harris Power MOSFETs

UNDERSTANDING POWER MOSFETs

Author: Tom McNulty

Power MOSFETs (Metal Oxide Semiconductor, Field Effect Transistors) differ from bipolar transistors in operating principles, specifications, and performance. In fact, the performance characteristics of MOSFETs are generally superior to those of bipolar transistors: significantly faster switching time, simpler drive circuitry, the absence of a second-breakdown failure mechanism, the ability to be paralleled, and stable gain and response time over a wide temperature range. This note provides a basic explanation of general MOSFET characteristics, and a more thorough discussion of structure, thermal characteristics, gate parameters, operating frequency, output characteristics, and drive requirements.

General Characteristics

A conventional n-p-n bipolar power transistor is a current-driven device whose three terminals (base, emitter, and collector) are connected to the body by silicon contacts. Bipolar transistors are described as minority-carrier devices in which injected minority carriers recombine with majority carriers. A drawback of recombination is that it limits the device's operating speed. And because of its current-driven base-emitter input, a bipolar transistor present a low-impedance load to its driving circuit. In most power circuits, this low-impedance input requires somewhat complex drive circuitry.

By contrast, a power MOSFET is a voltage-driven device whose gate terminal, Figure 1(a), is electrically isolated from its silicon body by a thin layer of silicon dioxide (SiO_2). As a majority-carrier semiconductor, the MOSFET operates at much higher speed than its bipolar counterpart because there is no charge-storage mechanism. A positive voltage applied to the gate of an n-type MOSFET creates an electric field in the channel region beneath the gate; that is, the electric charge on the gate causes the p-region beneath the gate to convert to an n-type region, as shown in Figure 1(b). This conversion, called the surface-inversion phenomenon, allows current to flow between the drain and source through an n-type material. In effect, the MOSFET ceases to be an n-p-n device when in this state. The region between the drain and source can be represented as a resistor, although it does not behave linearly, as a conventional resistor would. Because of this surface-inversion phenomenon, then, the operation of a MOSFET is entirely different from that of a bipolar transistor, which always retain its n-p-n characteristic.

By virtue of its electrically-isolated gate, a MOSFET is described as a high-input impedance, voltage-controlled device, whereas a bipolar transistor is a low-input-impedance, current-controlled device. As a majority-carrier semiconductor, a MOSFET stores no charge, and so can switch faster than a bipolar device. Majority-carrier semiconductors also tend to slow down as temperature increases. This effect, brought about by another phenomenon called carrier mobility (where mobility is a term that defines the average velocity of a carrier in terms of the electrical field imposed on it) makes a MOSFET more resistive at elevated temperatures, and much more immune to the thermal-runaway problem experienced by bipolar devices.

A useful by-product of the MOSFET process is the internal parasitic diode formed between source and drain, Figure 1(c). (There is no equivalent for this diode in a bipolar transistor other than in a bipolar darlington transistor.) Its characteristics make it useful as a clamp diode in inductive-load switching.





FIGURE 1. THE MOSFET, A VOLTAGE-CONTROLLED DEVICE WITH AN ELECTRICALLY ISOLATED GATE, USES MAJORITY CARRIERS TO MOVE CURRENT FROM SOURCE TO DRAIN (A). THE KEY TO MOSFET OPERATION IS THE CREATION OF THE INVERSION CHANNEL BENEATH THE GATE WHEN AN ELECTRIC CHARGE IS APPLIED TO THE GATE (B). BECAUSE OF THE MOSFETs CONSTRUCTION, AN INTEGRAL DIODE IS FORMED ON THE DEVICE (C), AND THE DESIGNER CAN USE THIS DIODE FOR A NUMBER OF CIRCUIT FUNCTIONS.

Copyright © Harris Corporation 1992

Structure

Harris Power MOSFETs are manufactured using a vertical double-diffused process, called VDMOS or simply DMOS. A DMOS MOSFET is a single silicon chip structured with a large number of closely packed, hexagonal cells. The number of cell varies according to the dimensions of the chip. For example, a 120-mil^2 chip contains about 5,000 cells; a 240-mil^2 chip has more than 25,000 cells.

One of the aims of multiple-cells construction is to minimize the MOSFET parameter $r_{DS(ON)}$, or resistance from drain to source, when the device is in the on-state. When $r_{DS(ON)}$ is minimized, the device provides superior power-switching performance because the voltage drop from drain to source is also minimized for a given value of drain-to-source current.

Since the path between drain and source is essentially resistive, because of the surface-inversion phenomenon, each cell in the device can be assumed to contribute an amount, R_N, to the total resistance. An individual cell has a fairly low resistance, but to minimize $r_{DS(ON)}$, it is necessary to put a large number of cells in parallel on a chip. In general, therefore, the greater the number of paralleled cells on a chip, the lower its $r_{DS(ON)}$ value:

$r_{DS(ON)} = R_N/N$, where N is the number of cells.



FIGURE 2. THE DRAIN-TO-SOURCE RESISTANCE ($r_{DS(ON)}$ OF A MOSFET IS NOT ONE BUT THREE SEPARATE RESISTANCE COMPONENTS)

TABLE 1. PERCENTAGE RESISTANCE COMPONENTS FOR A TYPICAL CHIP

B_{VDSS}	40V	150V	500V
$R_{CHANNEL}$	50%	23%	2.4%
R_{BULK}	35%	70%	97%
$R_{EXTERNAL}$	15%	7%	<1%

In reality, $r_{DS(ON)}$ is composed of three separate resistances. Figure 2 shows a curve of the three resistive components for a single cell and their contributions to the overall value of $r_{DS(ON)}$. The value of $r_{DS(ON)}$ at any point of the curve is found by adding the values of the three components at that point:

$r_{DS(ON)} = R_{BULK} + R_{CHAN} + R_{EXT}$

where R_{CHAN} represents the resistance of the channel beneath the gate, and R_{EXT} includes all resistances resulting from the substrate, solder connections, leads, and the package. R_{BULK} represents the resistance resulting from the narrow neck of n material between the two players, as shown in Figure 1(a), plus the resistance of the current path below the neck and through the body of the device to the drain.

Note in Figure 2 that R_{CHAN} and R_{EXT} are completely independent of voltage, while R_{BULK} is highly dependent on applied voltage. Note also that below about 150 volts, $r_{DS(ON)}$ is dominated by the sum of R_{CHAN} and R_{EXT}. Above 150 volts, $r_{DS(ON)}$ is increasingly dominated by R_{BULK}. Table 1 gives a percentage breakdown of the contribution of each resistance for three values of voltage.

Two conclusions, inherent consequences of the laws of semiconductor physics, and valid for any DMOS device, can be drawn from the preceding discussion: First, $r_{DS(ON)}$ obviously increases with increasing breakdown-voltage capability of a MOSFET. Second, minimum $r_{DS(ON)}$ performance must be sacrificed if the MOSFET must withstand ever-higher breakdown voltages.

The significance of R_{BULK} in devices with a high voltage capability is due to the fact that thick, lightly doped epi layers are required for the drain region in order to avoid producing high electric fields (and premature breakdown) within the device. And as the epi layers are made thicker and more resistive to support high voltages, the bulk component of resistance rapidly increases (see Figure 2) and begins to dominate the channel and external resistance. The $r_{DS(ON)}$ therefore, increases with increasing breakdown voltage capability, and low $r_{DS(ON)}$ must be sacrificed if the MOSFET is to withstand even higher breakdown voltages.

There is a way around these obstacles. The $r_{DS(ON)}$ in Figure 2 holds only for a relatively small chip. Using a larger chip results in a lower value for $r_{DS(ON)}$ because a large chip has more cells (See Figure 3). A larger chip also increases MOSFET breakdown voltage capability.

The penalty for using a larger chip, however, is an increase in cost, since chip size is a major cost factor. And because chip area increases exponentially, not linearly, with voltage, the additional cost can be substantial. For example, to obtain a given $r_{DS(ON)}$ at a breakdown voltage twice as great as the original, the new chip requires an area four or five times larger than the original. Although the cost does not rise exponentially, it is substantially more than the original cost.



FIGURE 3. AS CHIP SIZE INCREASES, $r_{DS(ON)}$ DECREASES, & VOLTAGE HANDLING CAPABILITY INCREASES

Effects of Temperature

The high operating temperatures of bipolar transistors area frequent cause of failure. The high temperatures are caused by hot-spotting, the tendency of current in a bipolar device to concentrate in areas around the emitter. Unchecked, this hot-spotting results in the mechanism of thermal runaway, and eventual destruction of the device. MOSFETs do not suffer this disadvantage because their current flow is in the form of majority carriers. The mobility of majority carriers (where, again, mobility is a term that defines the average velocity of a carrier in terms of the electrical field imposed on it) is temperature dependent in silicon: mobility decreases with increasing temperature. This inverse relationship dictates that the carriers slowdown as the chip gets hotter. In effect, the resistance of the silicon path is increased, which prevents the concentrations of current that lead to hot spots. In fact, if hot spots do attempt to form in a MOSFET, the local resistance increases and defocuses or spreads out the current, rerouting it to cooler portions of the chip.

Because of the character of its current flow, a MOSFET has a positive temperature coefficient of resistance, as shown by the curves of Figure 4.



FIGURE 4. MOSFETs HAVE A POSITIVE TEMPERATURE CO-EFFICIENT OF RESISTANCE, WHICH GREATLY REDUCES THE POSSIBILITY OF THERMAL RUN-AWAY AS TEMPERATURE INCREASES

The positive temperature coefficient of resistance means that a MOSFET is inherently stable with temperature fluctuation, and provides its own protection against thermal runaway and second breakdown. Another benefit of this characteristic is that MOSFETs can be operated in parallel without fear that one device will rob current from the others. If any device begins to overheat, its resistance will increase, and its current will be directed away to cooler chips.

Gate Parameters

To permit the flow of drain-to-source current in an n-type MOSFET, a positive voltage must be applied between the gate and source terminals. Since, as described above, the gate is electrically isolated from the body of the device, theoretically no current can flow from the driving source into the gate. In reality, however, a very small current, in the range of tens of nanoamperes, does flow, and is identified on data sheets as a leakage current, I_{GSS}. Because the gate current is so small, the input impedance of a MOSFET is extremely high (in the megohm range) and, in fact, is largely capacitive rather than resistive (because of the isolation of the gate terminal).

Figure 5 illustrates the basic input circuit of a MOSFET. The elements are equivalent, rather than physical, resistance, R, and capacitance, C. The capacitance, called C_{ISS} on MOSFET data sheets, is a combination of the device's internal gate-to-source and gate-to-drain capacitance. The resistance, R, represents the resistance of the material in the gate circuit. Together, the equivalent R and C of the input circuit determine the upper frequency limit of MOSFET operation.



FIGURE 5. A MOSFETs SWITCHING SPEED IS DETERMINED BY ITS INPUT RESISTANCE R AND ITS INPUT CAPACITANCE C_{ISS}

Operating Frequency

Most DMOS processes develop the polysilicon gate structure rather than the older metal-gate type. If the resistance of the gate structure (R in Figure 5) is high, the switching time of the DMOS device is increased, thereby reducing its upper operating frequency. Compared to a metal gate, a polysilicon gate has a higher gate resistance. This property accounts for the frequent use of metal-gate MOSFET in high-frequency (greater than 20MHz) applications, and polysilicon-gate MOSFETs in higher-power but lower-frequency systems.

Since the frequency response of a MOSFET is controlled by the effective R and C of its gate terminal, a rough estimate can be made of the upper operating frequency from

datasheet parameters. The resistive portion depends on the sheet resistance of the polysilicon-gate overlay structure, a value of approximately 20W/□. But whereas the total R value is not found on datasheets, the C value (C_{ISS}) is; it is recorded as both a maximum value and in graphical form as a function of drain-to-source voltage. The value of C_{ISS} is closely related to chip size; the larger the chip, the greater the value. Since the RC combination of the input circuit must be charged and discharged by the driving circuit, and since the capacitance dominates, larger chips will have slower switching times than smaller chips, and are, therefore, more useful in lower-frequency circuits. In general, the upper frequency limit of most power MOSFETs spans a fairly broad range, from 1MHz to 10MHz.

Output Characteristics

Probably the most used MOSFET graphical data is the output characteristics or plot of drain-to-source voltage (V_{DS}) as a function of drain-to-source current (I_D). A typical characteristic, shown in Figure 6, gives the drain current that flows at various V_{DS} values as a function of the gate-to-source voltage (gs). The curve is divided into two regions: a linear region in which V_{DS} is small and drain current increases linearly with drain voltage, and a saturated region in which increasing drain voltage has no effect on drain current (the device acts as a constant-current source). The current level at which the linear portion of the curve joins with the saturated portion is called the pinch-off region.

Drive Requirements

When considering the V_{GS} level required to operate a MOSFET, note, from Figure 6, that the device is not turned on (no drain current flows) unless V_{GS} is greater than a certain level (called the threshold voltage). In other words, the threshold voltage must be exceeded before an appreciable increase in drain current can be expected. Generally V_{GS} for many types of DMOS devices is at least 2V. This is an important consideration when selecting devices or designing circuits to drive a MOSFET gate: the gate-drive circuit must provide at least the threshold-voltage level, but preferably, a much higher one.

As Figure 6 shows, a MOSFET must be driven by a fairly high voltage, on the order of 10V, to ensure maximum saturated drain-current flow. However, integrated circuits, such as TTL types, cannot deliver the necessary voltage levels unless they are modified with external pull-up resistors. Even with a pull-up to 5V, a TTL driver cannot fully saturate most MOSFETs. Thus, TTL drivers are most suitable when the current to be switched is far less than the rated current of the MOSFET. CMOS ICs can run from supplies of IOV, and these devices are capable of driving a MOSFET into full saturation. On the other hand, a CMOS driver will not switch the MOSFET gate circuit as fast as a TTL driver. The best results, whether TTL or CMOS ICs provide the drive, are achieved when special buffering chips are inserted between the IC output and gate input to match the needs of the MOSFET gate.



FIGURE 6. MOSFETs REQUIRE A HIGH INPUT VOLTAGE (AT LEAST 10V) IN ORDER TO DELIVER THEIR FULL RATED DRAIN CURRENT

Harris Semiconductor



No. AN7254.1 May 1992

Harris Power MOSFETs

SWITCHING WAVEFORMS OF THE L^2FET: A 5 VOLT GATE-DRIVE POWER MOSFET

Author: C. Frank Wheatley, Jr. and Harold R. Ronan, Jr.

The switching waveforms of a newly announced series of power MOSFET devices called Logic Level FETs (L^2FETs) and featuring a 5V gate drive are presented and contrasted with those of the more conventional 10V gate drive devices. A new method of characterizing MOSFET switching performance is discussed in which the MOSFET is treated as a vertical JFET driven in cascade from a low voltage lateral MOS. The 2:1 advantage in rise and fall time and the 4:1 reduction in switching "dynamic $V_{(SAT)}$" dissipation with constant drive power of the L^2FET over the 10V MOSFET are demonstrated and discussed

Background

A new series of power MOSFET devices called Logic Level FETs, or L^2FETs, is compatible with the 5V power supply used for logic circuitry. L^2FETs retain the on resistance, drain current, and blocking voltage ratings of their 10V predecessors, but operate from a much less costly 5V supply.

The reduction in gate drive voltage is the result of halving the thickness of the gate insulator from the industry standard 100nm to 50nm (500Å). Since the surface inversion of the MOS channel is determined by the gate insulator voltage field, halving the insulator thickness halves the applied gate voltage without compromising drain characteristics.

The apparent conclusion from a study of the switching waveforms of the new device that halving the gate oxide thickness would double the gate capacitance and halve the switching speed does not prove true. Measurements demonstrate empirically a 2:1 increase in switching speed for the L^2FET over its 100nm predecessor, where gate drive power is the same for both devices. The "dynamic $V_{(SAT)}$" dissipation is lowered by a factor of four. The apparent anomalies are explained with the aid of a new method of switching characterization developed by treating the power MOSFET as a grounded gate, depletion mode, vertical JFET driven in cascade by a grounded source, enhancement mode, lateral MOS. The waveforms and switching characterization methods are described in detail below.

L^2FET Characteristics Compared to Standard Types - A Brief Review

Thirty-two different power MOSFETs of the L^2FET structure have been announced. These devices were designed to be totally interchangeable with the standard power MOSFET with respect to output characteristics, while offering twice the gate sensitivity, as shown in Figures 1, 2, and 3, which are comparisons of the industry standard RFM10N15 with its Logic Level FET counterpart, the RFM10N15L. (Although the L suffix notation in the type number will ultimately be valid for the entire product matrix, the L^2FET product currently available is limited to n-channel devices handling 200V or less, with 15A ratings or less.)



FIGURE 1. DRAIN CURRENT vs. DRAIN VOLTAGE CURVES FOR REPRESENTATIVE STANDARD AND L^2FET DEVICES



FIGURE 2. DRAIN CURRENT vs. LOW DRAIN VOLTAGE CURVES FOR REPRESENTATIVE STANDARD AND L^2FET DEVICES DEMONSTRATING THAT R_{ON} HAS NOT BEEN SACRIFICED IN THE L^2FET

Figures 1 and 2 are plots of drain current versus drain voltage with gate voltage as the running parameter. The L^2FET gate voltage is in parenthesis. The low drain voltage curves of Figure 2 demonstrate that RON has not been sacrificed in the L^2FET. Figure 3 is the transfer characteristic comparison

Copyright © Harris Corporation 1992

for three different temperatures. The abscissa has two scales to reflect the different gate sensitivities; again, L values are in parenthesis. It is evident from the curve that:

1. The threshold voltage is scaled down by a factor of two for the L^2FET.
2. The threshold voltage temperature coefficient in mV/°C is scaled down.
3. The current level for zero temperature coefficient is unchanged.
4. The transconductance is scaled up by a factor of two.

All other L^2FETs have similar relationships to their respective predecessors.



FIGURE 3. TRANSFER CHARACTERISTIC

Switching Waveforms with Conventional Drive

The first concern when comparing devices with such a large difference of transfer sensitivity is one of "other things being equal". If the standard device is driven between zero and ten volts with an R_G of 25Ω, impedance transformation dictates that the L^2FET should be driven between zero and five volts with an R_G of $6^1/_4$ Ω, thereby transforming open circuit voltage and short circuit current by factors of 2 (or $^1/_2$). With these parameters, either drive system will supply a peak R_G, or generator dissipation, of one watt.

Figure 4 displays the drain voltage versus time of the RFM10N15 and the RFM10N15L when each is driven as described above with a 5A, 75V resistive load line. The time scale is 100ns per division. The table under the graph compares on delay time, rise time, off delay time, and fall time for each device. The times are measured in the normal manner, that is, involving the 10% and 90% points of the input voltage and output voltage waveforms.

Note that:

1. The rise and fall times are not symmetrical
2. The L^2FET is faster
3. There is a "dynamic $V_{(SAT)}$" type of behavior
4. The "dynamic $V_{(SAT)}$" is of a lesser amplitude for the L^2FET

These observations are discussed below.



TYPE	GATE DRIVE	R_G (Ω)	$t_{D(ON)}$ (ns)	$t_{(RISE)}$ (ns)	$t_{D(OFF)}$ (ns)	$t_{(FALL)}$ (ns)
RFM10N15 (100nm)	0-10V	25	15	120	123	73
RFM10N15L (50nm)	0-5V	6.25	11	57	104	62

FIGURE 4. DRAIN VOLTAGE vs. TIME CURVES FOR REPRESENTATIVE STANDARD AND L^2FET DEVICES

Switching Waveforms with Constant Current Drive

The power MOSFET is a current driven device during transitions due to the charging or discharging of capacitances. In actual applications, most drive circuits exhibit a first order approximation to a constant current where the voltage compliance is determined by ground potential or the drive circuit power supply voltage. The on current may not equal the off current; this situation is addressed below.

Figure 5 presents the curves for the RFM10N15 and RFM10N15L when each is driven from a current generator whose $I_{G1} = I_{G2}$, with gate voltage limits of zero and 10 or (5) volts. The drive current is kept the same for both devices in this case even though the L^2FET receives less drive power or energy. The value for I_{G1} and I_{G2} was chosen as 5mA; the time scale is 1μs/division.

Note that:

1. The rise and fall times of a given device are the same with current drive.
2. The two devices have similar output waveforms in most regions.
3. There is a persistent "dynamic $V_{(SAT)}$" even at slow switching speeds.

4. The "dynamic $V_{(SAT)}$" curves are symmetrical during the low drain voltage portion of the turn on and turn off portion.
5. The "dynamic $V_{(SAT)}$" curves are lower in amplitude by a factor of approximately two for the L^2FET.



FIGURE 5. CHARACTERIZATION CURVES FOR REPRESENTATIVE DEVICES DRIVEN FROM A CURRENT GENERATOR

Large Signal Equivalent Circuit of the MOSFET

If we are to understand the differences and similarities of the L^2FET relative to the conventional power MOSFET, the conventional power MOSFET must first be understood. Figure 6 shows a properly proportioned cross sectional view of the power MOSFET.



FIGURE 6. CROSS SECTION OF POWER MOSFET

When the drain voltage is very low and the gate is forward biased, an accumulation layer exists for the n- region beneath the gate. This layer may be thought of as serving the function of the drain for the lateral MOS. In addition, it serves as a source for a vertical depletion mode JFET. The gate of the JFET is formed by the body diffusion, particularly in the neck region. The JFET drain is the n+ region usually though of as being the MOSFET drain. This situation is shown in Figure 6, where the cross sectional view of the MOSFET is shown. The lateral MOS and the vertical JFET are schematically implied by the left half of Figure 6. The right half indicates the edge of the depletion width for several drain voltages. Note how the JFET pinches off, such that increased drain voltage is supported predominately by the JFET. This structure is schematically represented as shown in Figure 7. Note that the third quadrant diode is caused by the p-n junction associated with the gate and drain characteristic (common to all JFETs). A parasitic n-p-n transistor is not shown, nor is it discussed in this Note. Voltage node (4) is within the device, and is not precisely a single node, as represented.



FIGURE 7. SCHEMATIC REPRESENTATION OF THE CROSS SECTION OF FIGURE 6

Interelectrode Capacitance

The equivalent circuit of Figure 7 contains four voltage nodes. Therefore, six capacitors will exist to couple these nodes. The switching waveforms are determined by these capacitors and the small signal equivalent circuit of the MOS and JFET. Of course, the MOS and JFET small signal equivalent circuits are nonlinear functions of voltage and current and invariant with frequency. Similarly, the capacitors are nonlinear with voltage and current.

Industry data sheets show three terminal characterization of this four node network at zero drain current. Under this condition, the transconductance and output resistance are zero and infinity for both the MOS and the JFET. This condition reduces the power MOSFET to the capacitor network of Figure 8, which may be replaced by three capacitors. Note that this situation is valid only when no MOSFET current flows.



FIGURE 8. CAPACITOR NETWORK REPRESENTATION OF THE POWER MOSFET

When current does flow, node (4) of Figure 7 is a low impedance node due to the source follower characteristic of the JFET. Similarly, nodes (1) and (3) are generally low impedance nodes by virtue of the ground reference and the load resistance. Therefore, capacitive currents will usually be significant only to the input node, (2). Capacitors C_{12}, C_{23}, and C_{24} are examined below over most of the switching regime when current is flowing.

Gate to Source Capacitance, C_{12}

When all of the die except the actual MOSFET cells are ignored, Figure 6 shows that the gate to source capacitance (C_{12}) is that from the poly gate upward through the thick oxide to the source metal. In addition, there is a contribution from the poly gate to the n+ source through the thin gate oxide. Additionally a fringing capacitance exists at the edge of the polysil gate. These components of C_{12} are invariant with voltage and current. There is a fourth component from the poly gate to a region about half way along the MOS channel through the gate oxide. This component is actually distributed, and varies somewhat with current and voltage.

Gate to Drain Capacitance, C_{23}

Capacitor C_{23} exists only when no accumulation layer is present beneath the poly gate. Otherwise, the accumulation layer acts as an electrostatic shield. This layer exists whenever the drain voltage immediately beneath the gate oxide is essentially negative relative to the poly gate. In addition, the capacitive coupling from drain to gate diminishes greatly when the JFET is pinched off. Therefore, C_{23} exists for only a small range of drain voltage. In addition, it should decrease rapidly as the pinch-off voltage level is approached because the effective area of concern is closed off similarly to the aperture of a camera (for a hex cell).

Gate to Internal Electrode Capacitance, C_{24}

Capacitor C_{24} is rather large for positive gate voltages. It is made up of that area between the poly gate and the accumulation layer, plus some of the area between the poly gate and the middle of the MOS channel. In both cases, the dielectric is the thin gate oxide. So long as the gate voltage is positive relative to the n- layer beneath the poly gate, the accumulation layer exists and C_{24} is invariant. This accumulation layer ceases to exist when the external drain voltage minus the IR drop through the n- neck region approximately equals the gate voltage. The area associated with the accumulation layer (JFET cathode) rapidly decreases with increased drain voltage. In addition, a depletion layer may now form, leading to a further reduction of C_{24}.

Waveforms Expected from the Model

The following discussion relates the prior model discussion to the waveforms of Figure 5. The discussion begins with the gate voltage at +5V or +10V and the gate current equal to zero. This condition corresponds to saturated behavior, where the drain current is approximately equal to I_D(max) and the drain voltage equals I_D(max) times R_{DS}(ON).

Gate Voltage Slope - t_{OFF} Delay

As time progresses, I_G = -5mA, which must flow through C_{12} + C_{23} + C_{24} of Figure 8 because the MOS and JFET are both heavily biased into conduction. Therefore, $dV_4/dt = dV_3/dt$ = nearly 0. With large positive gate bias and drain voltage near zero, C_{23} is zero and C_{12} and C_{24} are constant. As a result, the gate voltage should be a straight line with a slope equal to:

$$dV_G/dt = I_G/(C_{12} = C_{24}) \quad (1)$$

Gate Voltage Plateau

As the gate voltage decreases, the drain voltage will increase imperceptibly at first until the gate voltage drops enough to bias the MOS into its constant current mode. At this point, the very high transconductance of the MOS is consistent with very little change in gate voltage to reduce the current by several percent. Several percent change in drain current corresponds to many volts in drain voltage. As a result, the gate current no longer flows from C_{12} during the constant gate voltage plateau.

Drain Voltage Shallow Slope

Since C_{23} is still zero, all gate current must flow from C_{24}. Assuming that the gate voltage is plateaued and that the JFET is still heavily forward biased, node 4 of Figure 7 must ramp at linear rate. Therefore, the JFET must also ramp at this same rate.

$$dV_D/dt = I_G/C_{24} \quad (2)$$

Again this curve will approximate a straight line.

Drain Transition Voltage

As mentioned above, C_{24} rapidly decreases once the drain voltage is slightly greater than the gate voltage. (Actually, this voltage is the n- voltage directly beneath the gate oxide, and differs from the drain voltage by an amount nearly equal to $I_D r_{DS}$(on).)

Since the drain voltage is still fairly low and the drain current has not changed much, the gate plateau voltage still exists. Equation 2 still applies except that the value of C_{24} has materially decreased and C_{23} has become finite. This situation results in a substantial increase in dV_D/dt.

JFET Pinch Off Voltage - Drain Voltage Steep Slope

As the drain voltage approaches the pinch off voltage of the JFET, the JFET comes out of saturation and starts to support MOSFET drain voltage. The voltage gain of the active JFET permits large changes in the JFET drain voltage for small changes in its source-to-gate voltage. But the JFET sour-to-gate voltage is the lateral MOS drain-to-source voltage, which is dominated by equation 2 (but for low values of C_{24}).

Gate Voltage Curvature from Plateau

As the drain voltage increases, the drain current decreases. This condition requires significant decrease in gate voltage until the gate threshold is approached. A significant portion of the gate current must now flow through C_{12}. This flow produces a gradual transition in the gate voltage and some slowing of the drain voltage waveform.

Gate Voltage Slope - $t_{(ON)}$ Delay

When the drain is totally off, most of the gate current flows from C_{12}. Again, this capacitance is constant, so that the waveform is a straight line with a slope equal to:

$$dV_G/dt = I_G/C_{12} \quad (3)$$



FIGURE 9. TEST CIRCUIT

New Switching Characterization for Power MOSFETs

The above discussion suggests that a new method of characterization may be provided for resistive switching with power MOSFETs, where constant current gate drive is employed during the transition time.[1] The below method bears some similarity to the gate charge concept.[2] The state of the gate charge is a continuous plot in this work, however, rather than a single point. This approach permits a knowledge of all waveforms with any drive circuitry, rather than just the total elapsed time. In addition, the total elapsed time is fixed (at just under 50 microseconds) by choosing the required value of constant gate current. Circuit designers are usually more comfortable with milliamperes and microseconds (although the product is charged in nanocoulombs).

Test Circuit - Drive

A test circuit is shown in Figure 9. The heart of this circuit is the Harris CA3280 integrated circuit. This is an operational transconductance amplifier (OTA) operated as a comparator. An OTA is a current output circuit where the output current and output transconductance are programmed by the amplifier bias current (I_{ABC}). Internal chip circuit feedback assures an extremely high output impedance within a compliance range established by the supply voltages. The circuit of Figure 9 is actually two OTA's in parallel. The linearizing diodes on this chip are not used.

A value of I_{ABC} is established from the collector of the 2N4036. The current into the load (the gate of the MOSFET under test) may be varied between $+I_{ABC}$ and $-I_{ABC}$ times a constant of proportionality (approximately 0.9). The actual value depends upon the input differential input voltage. As a comparator, the differential voltage is large resulting in saturated behavior of $\pm I_{ABC}$. If the gate voltage comes within a volt of the rail voltages, this current goes to zero, producing a clamping voltage. For the purposes of this Note, these supply voltages are adjusted to clamp 0 volts and +10 volts for the normal n-channel MOSFET. The behavior of this IC is excellent from submicroamperes to about 2.5mA. Higher current may be achieved by stacking many CA3280 packages one on top of another and soldering the leads parallel to the chips rather than wiring many sockets. However, this arrangement may require an increase in the bypass capacitor values.

A CA3240E MOS input op amp is used as a unity gain follower. Otherwise, the 1mΩ or 10mΩ shunting impedance of the scope would load the high impedance circuitry associated with the MOSFET gate.

Testing Conditions

A pulse generator is set for 50µs on time duration and approximately 25µs repetition rate (about 0.2% duty cycle). The ± clamp voltages are set to the appropriate values. The power MOSFET load resistor is chosen to equal the maximum rated voltage divided by the maximum rated current.

With a low value of drain supply voltage, observe the gate voltage while adjusting I_{ABC}. A convenient set of conditions occurs when a short dwell time of several µs exists at the +10V level. Minor adjustments may be desired for I_{ABC} as the drain supply voltage is increased to maximum rated value. The L^2FETs would be tested at +5V gate clamp.

Figure 10 exhibits the pertinent waveforms for an RFM15N15. All power MOSFETs have similar waveforms. Figure 10(a) is the 3V signal to the CA3280. Figure 10(b) is the power MOSFET gate current. In this example, the amplitude is ±1mA with a third state of 0mA. Figure 10(c) displays the gate voltage and the drain voltage, 10V peak-to-peak and 150V peak-to-peak. Figure 10(d) is a piece wise linear approximation of Figure 10(c). The datum line is zero volts and applies to both waveforms. The time scale of the waveforms of Figure 10 is 100µs full scale.

There are some features of the gate and drain voltage waveforms that should be noted. These features are consistent with the equivalent model discussion.

1. The waveforms during the positive gate current time are symmetrical to those during the negative gate current time. Exceptions will occur for very fast or very slow switching, and for nonsymetrical current drive. These exceptions are discussed in the following.

2. The drain voltage waveform contains a rather steep slope with a fairly constant dv/dt over most of the drain voltage excursion.
3. The drain voltage contains a rather shallow slope with a fairly constant dv/dt over the remainder of the drain voltage excursion.
4. The drain transition voltage (defined as the intercept of the above two near straight lines) typically occurs when the drain voltage equals the sum of the gate voltage (at that instant of time) plus the product of the drain current times r_{DS}(on).
5. The gate voltage waveform contains three near straight line segments during the positive gate current transition time.



FIGURE 10. (A) 3V SIGNAL TO THE CA3280, (B) POWER MOSFET GATE CURRENT, (C) GATE AND DRAIN VOLTAGE, (D) PIECE WISE LINEAR APPROXIMATION OF 10(C)

Application of the Switching Data

Figure 11 is a family of curves similar to Figure 10(C), where the drain supply voltage is fixed at four values. Note that the ordinate is 10V full scale for the gate voltage, while it is normalized to 100% of maximum-rated drain voltage for the drain-voltage curves. All four sets of curves are taken with a predetermined gate current, $\pm I_T$. The abscissa is also normalized to 100 (I_T/I_G) microseconds full scale, where I_G is the actual gate drive current. With this characteristic curve, switching behavior may be readily predicted for almost any driving circuit, provided the load is resistive.



FIGURE 11. CURVES SIMILAR TO THOSE OF FIGURE 10(C) WITH DRAIN SUPPLY VOLTAGE FIXED AT FOUR VALUES

Symmetrical Current Drive

Waveforms of Figure 11 will scale in an inverse manner with gate current. Driving current was varied from ±200mA to ±2μA for the device of Figure 11. Measurements of delay time (on), rise time, delay time (off), and fall time are plotted in Figure 12 and compared to the inverse scaling suggested by Figure 11.



FIGURE 12. VARIOUS TIME MEASUREMENTS COMPARED TO THE INVERSE SCALING SUGGESTED BY FIGURE 11.

It is anticipated that very slow switching (in the millisecond region) will result in the chip thermally tracking the power dissipation, which would cause some deviation from the

inverse scaling. This condition was not noted on Figure 12 for gate currents as low as ±2µA.

Large gate currents result in very fast switching waveforms. The gate of each hex cell is accessed through a gate pad and gate runners, which are of a low resistivity metal followed by buried polysilicon of a moderate resistivity. As a result, the high gate currents cause a propagation delay to exist for those cells far removed from the gate runners. This effect is not seen in Figure 12, even though the gate current was increased to ±200mA.

Asymmetrical Current Drive

The positive and negative gate drive will often be dissimilar. Of course, the scaling must reflect this situation. At other times the gate current varies with amplitude. This condition is always true when driving from a pulse generator of fixed resistance. Piecewise linear methods will yield the gate current, which will permit the proper piecewise linear scaling. This calculation could be done in the following manner:

1. Mark eleven small x's along the gate waveform of Figure 11 dividing it into 10 equal voltage segments; for example, V_G = 0, 1, 2, . . . 9, 10V.
2. Draw a vertical line through each x the full height of the figure, creating 10 time segments.
3. If the driving-pulse amplitude is 0 to 10 volts with an internal resistance of 100 ohms, calculate the piecewise linear gate current for each time segment. I_{G1} = (10 - 0.5)/100 = 95mA, I_{G2} = (10 -1.5)/100 = 85mA, etc.
4. Then scale each waveform within the pertinent time segment by the proper gate current.
5. Smooth the curves.
6. Create 10 more time segments for the right half of Figure 11 corresponding to an average gate voltage of 9.5,8.5, . . . 1.5, 0.5 volts. Call these segments 11,12,... 19,20.
7. In that the pulse-generator voltage is now zero volts, calculate I_G as:
   I_{G11} = (0-9.5)/100 = -95mA, I_{G12} = (0-8.5)/100 = -85mA, etc.
8. Repeat 4 and 5. L^2FETs would be treated with smaller voltage segments.

Generally, the gate-voltage plateau of Figure 11 will not be located at the middle of the pulse-generator amplitude (5 volts). As a result, rise and fall times measured this way experience differing gate currents and are "nonsymetrical". This type of measurement will also lead one to observe temperature sensitivities, load-current sensitivities, and device-to-device variability, all of which are more circuit dependent than device dependent.

Source-Lead Inductance

The gate-voltage waveforms may be corrected by the voltage across the source-lead inductance and external inductance, which may be mutually common to the input and output current loops. This voltage, L di/dt, may be approximated and applied to the gate-voltage waveform after scaling Figure 12 for the actual gate currents. Generally, this effect is not appreciable for gate current small relative to ±100mA. A very loose circuit wiring arrangement with inches of mutually common source wire will exaggerate this effect.

Gate Voltage Propagation Effects

Most power MOSFET applications need switch no faster than tenths of a microsecond, but should faster switching be required, this section will become important. It must be understood that the power MOSFET appears as a distributed network of many cells when used for very fast switching.

The thousands of individual MOSFET cells are connected in parallel with highly conductive metal for the sources and drains. However, the gates are paralleled with a moderately conductive film of doped polysilicon. As a result, a very steep voltage waveform applied to the gate pad will bias those cells close by, but a delay will occur for turn on or turn off. Because of the nonlinear "input capacitance" of each cell, the delay cannot be characterized by a pure number of so many nanoseconds.

Presently, most manufacturers characterize typical switching speed for a single test condition. The test conditions are usually chosen to present the most favorable result, usually near the upper limit of usefulness.

Figures 13(A), (B), and (C) show the increasing effect of gate voltage propagation. The gate waveform is the only one shown because the drain is not affected so drastically. This is true because some cells are overdriven, offsetting the effect of the starved cells. Care must be exercised when operating with large gate effects similar to those of Figure 13(C).



FIGURE 13. CURVES SHOWING THE INCREASING EFFECT OF GATE VOLTAGE PROPAGATION

Gate-propagation effects may be reduced by the following design methods:

1. Many gate runners.
2. More conductive polysilicon.
3. Silicide rather than polysilicon gates.
4. Less cells (resulting in lower transconductance and higher R_{ON}).
5. Substantially different lateral and vertical structure.
6. High-frequency packaging.

None of the above methods will yield "breakthrough" devices unless used in combination.

Any of the previous methods require trade-offs which would not be attractive to the needs of most components users. These trade-offs are in the realm of:

1. Reduction of R_{ON} per unit area.
2. Decreased yield.
3. Added cost (beyond the cost of yield impact).
4. RFI, self-oscillation, and other problems characteristic of very fast devices.

References

1. "Power MOSFET Switching Waveforms - A New Insight," H. R. Ronan, Jr., and C. F. Wheatley, Jr., Proc. Powercon 11, April 1984.
2. "Correlating the Charge-Transfer Characteristics of Power MOSFETs with Switching Speed," E. Oxner, Proc. Powercon 9, April 1982.

No. 7260.2 September 1993

POWER MOSFET SWITCHING WAVEFORMS: A NEW INSIGHT

Author: Harold R. Ronan, Jr. and C. Frank Wheatley, Jr.

The examination of power MOSFET voltage and current waveforms during switching transitions reveals that the device characterization now practiced by industry is inadequate. In this Note, device waveforms are explained by considering the interaction of a vertical JFET driven in cascode from a lateral MOSFET in combination with the interelectrode capacitances. Particular attention is given to the drain-voltage waveform and its dual-slope nature. The three terminal capacitances now published by the industry are shown to be valid only for zero drain current. For cases where the gate drive is a voltage step generator with internal fixed resistance, the drain voltage characteristics are inferred from the gate current drive behavior and compared to observed waveforms. The nature of the "asymmetric switching times" is explained.

A waveform family is proposed as a more descriptive and accurate method of characterization. This new format is a plot of drain voltage and gate voltage versus normalized time. A family of curves is presented for a constant load resistance with V00 varied. Gate drive during switching transitions is a constant current with voltage compliance limits of 0 and 10 volts. Time is normalized by the value of gate driving current. The normalization shows excellent agreement with data over five orders of magnitude, and is bounded on one extreme by gate propagation effects and on the other by transition time self-heating (typically tens of nanoseconds to hundreds of microseconds).

Device Models

The keystone of an understanding of power MOSFET switching performance is the realization that the active device is bimodal and must be described using a model that accounts for the dual nature. Buried in today's power MOSFET devices is the equivalent of a depletion layer JFET that contributes significantly to switching speed. Figure 1 is a cross-sectional view of a typical power MOSFET, with MOSFET/JFET symbols superimposed on the structure.

Figure 2 is obtained by taking the lateral MOS and vertical JFET from this conception and adding all the possible node-to-node capacitances. Computed values of the six capacitances for a typical device structure suggest that device behavior may be adequately modeled using only three capacitors in the manner of Figure 3. This is the model to be employed for analysis and study



FIGURE 1. CROSS-SECTIONAL VIEW OF MOSFET SHOWING EQUIVALENT MOS TRANSISTOR AND JFET



FIGURE 2. MOS TRANSISTOR WITH CASCODE-CONNECTED JFET AND ALL CAPACITORS



FIGURE 3. FIGURE 2 SIMPLIFIED

Copyright © Harris Corporation 1992

Gate Drive: Constant Voltage or Constant Current

Before moving on to the study of the equivalent circuit states of the model, a gate-drive forcing function which is easy to represent, relates to reality, and best illustrates device behavior must be chosen. The choice may be immediately narrowed to two:

(1) An instantaneous step voltage with internal resistance R, Figure 5.

(2) An instantaneous step current with infinite internal resistance, Figure 6.



FIGURE 4. IDEALIZED POWER MOSFET WAVEFORMS



FIGURE 5. STEP-VOLTAGE FORCING FUNCTION

Power MOSFET devices are highly capacitive in nature; hence, simple capacitor responses to the forcing functions offer a good vehicle for comparison. The advantageous choice is immediately obvious: Figure 5. Voltage/time responses dominated by capacitance are straight lines (when constant current is used). The slope of these lines is proportional to current and inversely proportional to capacitance. Analytically, then, constant current is most convenient. It is quite another matter, however, to build a bidirectional current drive that is accurate across the many decades of both current and time required to establish experimental verification.

Six States

To completely characterize power MOSFET switching waveforms, the six states that a device assumes, Figure 6, must be addressed:

STATE	MOS	JFET
Turn-on 1	Off	Off
Turn-on 2	Active	Active
Turn-on 3	Active	Saturated*
Turn-off 4	Saturated	Saturated
Turn-off 5	Active	Saturated
Turn-off 6	Active	Active

*The term saturated is taken to mean a constant low-voltage drain-source condition.



FIGURE 6. STEP CURRENT FORCING FUNCTION

Equivalent Circuit

The lumped-parameter model of Figure 3, with the cascode-connected JFET, can now be reduced to the linear equivalent circuit of Figure 7, and the six device states investigated from full off to full on.



LEGEND

V_{GS}	- Gate Voltage	C_{DS}	- Drain Source Capacitance
V_X	- JFET Driving Voltage	g_M	- MOSFET Transconductance
V_D	- Drain Voltage	g_{MJ}	- JFET Transconductance
C_{GS}	- Gate Source Capacitance	R_L	- Drain Load Resistance
C_X	- MOSFET Feedback Capacitance	I_G	- Constant Current Amplitude

FIGURE 7. POWER MOSFET EQUIVALENT CIRCUIT

State 1: MOS Off, JFET Off

In a power-MOSFET device, no drain current will flow until the device gate threshold voltage, V_T, is reached. During this time, the gate current drive is only charging the gate source capacitance. More accurately, I_G is charging C_{ISS} ($C_{ISS} = C_{GS} + C_{GD}$, C_{DS} shorted), the capacitance designation published by the industry.

The current generators, $g_M V_G$ and $g_{MJ} V_X$ are open circuits for zero drain current, and R_L is presumed to be so low as to represent a short circuit (generally true for practical applications). This is academic however since C_{GS} is very much larger that C_6. The time to reach threshold, then, is simply:

$$T = \frac{C_{ISS} V_T}{I_G}$$

State 2: MOS Active, JFET Active

This state graphically illustrates the dramatic influence that the JFET has on the power MOSFET drain-voltage wave- form. Instead of having to discharge C_X from V_{DD} to ground, the lateral MOSFET need only swing v_X to ground, a much smaller voltage thanks to the grounded gate JFET. Since the interaction of R_L with the device capacitances has a second-order effect on the drain voltage, the equivalent circuit of Figure 7 predicts a drain voltage change of:

$$dv_G/dt = g_M R_L I_G/[C_{GS} + C_X(1 + g_M/g_{MJ})]$$

In all but the smallest power-MOSFET devices, C_x is several thousand picofarads and g_M/g_{MJ} is of the order of 3:1. Power-MOSFET devices exhibit a high dv_D/dt switching rate because of the cascode-connected J FET, not because C_{RSS} ($C_{RSS} = C_{GD}$) is a small value, as zero-drain-current data- sheet capacitance values might lead one to believe. If C_{RSS} were, in actuality, small, long drain voltage tails would not exist. The tail response is a direct result of JFET saturation. In order to delineate the transition from state 2 to state 3, a drain voltage at which the transition occurs must be defined. V_{DK} is the knee voltage at which linear extrapolations of drain-voltage slopes intersect. The time duration of state 2 is:

$$t = (V_{DD} - V_{DK})[C_{GS} + C_X(1 + g_M/g_{MJ})]/g_M R_L I_G$$

State 3: MOS Active, JFET Saturated

When the JFET saturates, the $g_{MJ} V_X$ current generator becomes a short circuit and the equivalent circuit predicts:

$$dv_D/dt = g_M R_L I_G/[C_{GS} + C_X(1 + g_M R_L)]$$

This is the Miller effect so often referred to in older texts that describe the behavior of grounded-cathode vacuum-tube amplifier circuits. Allowing for the fact that $1 + g_M R_L$ is approximately equal to $g_M R_L$ and $C_X(1 + g_M R_L)$ is very much larger than C_{GS}, the expression for drain-voltage tail time is:

$$t = (V_{DK} - V_{D[SAT]})C_X/I_G$$

State 4: MOS Saturated, JFET Saturated (Turn-Off)

In this state, in addition to $g_{MJ} V_X$ being shorted, the $g_M V_G$ current generator is shorted, and I_G is occupied with charging C_X and C_{GS}, in parallel, from the peak value of V_G to $V_{G(SAT)}$. The time required for this is:

$$t = (V_G - V_{G(SAT)})(C_{GS} + C_X)/I_G$$

Since a value for C_{GS} may be measured independently of switching time, the method described is the simplest way of determining C_X.

On turn-off, the state time equations are equally applicable, but in reverse order (states 5 and 6); see the idealized waveform of Figure 4.

Experimental Verification

The four switching states just analyzed indicate that for a given device, all four switching state times are inversely proportional to the magnitude of the gate drive current. Figure 8 illustrates the switching performance of a typical power MOSFET across three decades of gate drive current and time. In each case the data slope is almost a perfect -1.

A New Device Characterization

Figure 8 could not be a reasonable device data sheet presentation because it does not give the designer any information on a typical value for C_X, nor does it convey how V_{DK}, g_M, g_M/g_{MJ}, and $V_G(sat)$ vary with drain current. What would be of enormous value to the designer is a plot of $V_D(t)$, $V_G(t)$ for selected values of V_{DD} and I_D within device ratings.

A reasonable characterization would be as follows:

1. The x axis would be normalized in terms of gate current drive.
2. The y axis would be normalized in terms of percent maximum rated V_D (0 to 100%).
3. $R_L = V_D(max)/I_D(max)$ would define the drain load resistance.
4. Four plots of $V_D(t)$, $V_G(t)$ at 100%, 75%, 50%, and 25% $V_D(max)$ would be shown.



FIGURE 8. CONSTANT GATE CURRENT SWITCHING TIME

Figure 9 is such a plot for the RFM15N15 power MOSFET. With such a plot, a designer can estimate device switching performance under any resistive gate/drain conditions.



FIGURE 9. NORMALIZED RFM15N15 SWITCHING WAVEFORMS FOR CANSTANT GATE-CURRENT DRIVE.

Step-Voltage Gate Drive

The majority of power MOSFET applications employ a step gate-voltage input with a finite source resistance R_O.Often R_O for turn-on is not the same as R_O for turn-off. How can switching times for these situations be estimated using the switching characterization curves just described? The analysis for resistive step voltage inputs, which is complex because the gate current is no longer constrained to be constant, but is a function of device gate-voltage response, is covered in Appendix A. (A second, shorter appendix, B, has been added to illustrate the estimation of R_O for some practical gate drive circuits.) Table I summarizes the common switching equations, and indicates the appropriate 1G to be used in each state for relating step voltage drives to the characterization curves.

Experimental Verification

Since the switching equations for step currents and voltages differ only by gate-current magnitudes for the same device type, one would expect a plot of switching time versus $1/R_O$ to be of the same form as those obtained for a step current drive. This is exactly the case, as Figure 10 is merely a variation of Figure 8. Using the relationships of Table I, the observed differences between Figs. 7 and 9 can be pinpointed. The two sets of experimental curves confirm that, on the basis of the short-circuit drive current VU/R_O equalling the constant 1G, t6(on), t, td(off), and t1 will all be longer, as predicted by the ratios of the gate drive currents of Table 1. Notice also that t, t1 switching symmetry is disrupted by the use of a step voltage with source resistance R_O. For states 2 and 6 the time ratio is:

TABLE 1. COMMON SWITCHING EQUATIONS

	CONSTANT CURRENT	STATE 1: MOS OFF, JFET OFF	CONSTANT VOLTAGE
TURN ON	$t = \frac{C_{ISS} V_T}{I_G}$		$t = R_O C_{ISS} \ln \frac{[1]}{[1 - V_T/G_V]}$
	$I_G = I_T$	STATE 2: ACTIVE, ACTIVE	$I_G = (V_G - V_T)/R_O$
		$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_x(1 + g_M/g_{MJ})]}{g_M R_L I_G}$	
	$I_G = I_T$	STATE 3: ACTIVE, SATURATED	$I_G = (V_G - V_{GSAT})/R_O$
		$t = \frac{(V_{DK} - V_{DSAT})C_X}{I_G}$	
TURN OFF	$I_G = I_T$	STATE 4: SATURATED, SATURATED	$I_G = -V_G/R_O$
	$t = \frac{(C_{GS} + C_X)(V_G - V_{GSAT})}{I_G}$		$t = R_O(C_{GS} + C_X) \ln (V_G/V_{GSAT})$
	$I_G = I_T$	STATE 5: ACTIVE, SATURATED	$I_G = (V_G - V_{GSAT})/R_O$
		$t = \frac{(V_{DK} - V_{DSAT})C_X}{I_G}$	
	$I_G = I_T$	STATE 6: ACTIVE, ACTIVE	$I_G = (V_G - V_{GSAT})/R_O$
		$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_X(1 + g_M/g_{MJ})]}{g_M R_L I_G}$	

Experimental Verification

Since the switching equations for step currents and voltages differ only by gate-current magnitudes for the same device type, one would expect a plot of switching time versus $1/R_O$ to be of the same form as those obtained for a step current drive. This is exactly the case, as Figure 10 is merely a variation of Figure 8. Using the relationships of Table I, the observed differences between Figures 7 and 9 can be pinpointed. The two sets of experimental curves confirm that, on the basis of the short-circuit drive current V_G/R_O equalling the constant I_G, $t_D(on)$, t_R, $t_D(off)$, and t_F will all be longer, as predicted by the ratios of the gate drive currents of Table 1. Notice also that t_R, t_F switching symmetry is disrupted by the use of a step voltage with source resistance R_O. For states 2 and 6 the time ratio is:

$$\frac{t_{TURN\text{-}ON}}{t_{TURN\text{-}OFF}} = \frac{V_{G(SAT)}}{V_G - V_T}$$

For states 3 and 5 the time ratio is:

$$\frac{t_{TURN\text{-}ON}}{t_{TURN\text{-}OFF}} = \frac{V_{G(SAT)}}{V_G - V_{G(SAT)}}$$

Utilization of available maximum gate drive voltage and current can be optimized for fastest power MOSFET switching speed through the use of constant-current gate drive at the expense of increased gate-drive circuit complexity.



FIGURE 10. CONSTANT GATE VOLTAGE SWITCHING TIME

Using the Characterization Curves, Figure 9

To estimate the switching times for an RFM15N15 power MOSFET under the conditions V_G = 10V, V_{DD} = 75V, R_O = 100 ohms, and R_L = 10 ohms, precedes as follows:

State 1: MOS Off, JFET Off

This time can be estimated without recourse to the curves

$t =$ $100(1200 \times 10^{-12})$ in $[1/(1 - 4/10)]$

$t =$ 61 ns

State 2: MOS Active, JFET Active

$I_G =$ (10 - 4)/100 = 60mA

$$t = \frac{(\text{curve divisions}) \times I_T\ \mu s}{60} = \frac{9}{60} = 150\text{ ns}$$

State 3: MOS Active, JFET Saturated

$I_G =$ (10 - 7)/100 = 30mA

$$t = \frac{(\text{curve divisions}) \times I_T\ \mu s}{30} = \frac{14}{30} = 467\text{ ns}$$

State 4: MOS Saturated, JFET Saturated

$C_{GS} + C_X$ = (gate voltage slope)(test current)

= $(1.5 \times 10^{-6}$s/5 volts)(10mA)

= 3000pF

$t =$ $100(3000 \times 10^{-12})$ in [10/6.6]

$t =$ 125ns

State 5: MOS Active, JFET Saturated

$I_G =$ 6.6/100 = 66mA

$$t = \frac{(\text{curve divisions}) \times I_T\ \mu s}{66} = \frac{8}{66} = 121\text{ ns}$$

Figure 11 shows RFM15N15 waveforms using the conditions specified in the example.



FIGURE 11. STEP GATE VOLTAGE INPUT TO AN RFM15N15

STATE	CALCULATED TIME	MEASURED TIME	RATIO
	(t_C, ns)	(t_M, ns)	(t_C/t_M)
1	61	60	1.02
2 + 3	671	670	0.92
4	125	137	0.91
5 + 6	318	375	0.85

For peak gate voltages other than 10 volts, and load resistances other than $V_{DSS}/I_{D(RMS)}$, the equations of Table 1 may be used in conjunction with slope estimates from the characterization curves for C_X and $C_{GS} + C_X(1 + g_M/g_{MJ})$ at the appropriate drain-current level.

Characterization-Curve Limits

The switching-time range over which the characterization can be applied is very impressive. For gate currents of the order of microamperes, device dissipation is the limiting factor. For gate currents of the order of amperes, the device response will be slowed by gate propagation delay. This delay, of course, degrades the linear switching relationship to gate current. However, as Figure 12 graphically shows, the characterization is valid across five decades of gate current and switching time, allowing all but a very few switching applications to be described by the characterization curves of Figure 9.



FIGURE 12. FIVE DECADES OF LINEAR RESPONSE

Conclusions

The viability of the proposed characterization curves using constant current has been demonstrated and the limits of application defined. The existence of a vertical JFET in a power MOSFET makes data-sheet capacitances of little use for estimating switching times. The classical method of defining switching time by 10% and 90% is a poor representation for power MOSFETs because of the dual-slope nature of the drain waveforms. Switching influences are masked because the 10% level is controlled by one mechanism and the 90% level by another. Device comparisons based on the classical switching definition can be very misleading.

Appendix A - Analysis for Resistive Step Voltage Inputs

Step Voltage Gate Drive

To obtain the necessary relationships, six device switching states must be examined using the same device equivalent circuit as was used for the constant-gate-current case, but with the forcing function replaced wlth a step voltage with internal resistance R_O, Figure A-1.



LEGEND

V_{GS}	- Gate Voltage	C_{DS}	- Drain Source Capacitance
V_X	- JFET Driving Voltage	g_M	- MOSFET Transconductance
V_D	- Drain Voltage	g_{MJ}	- JFET Transconductance
C_{GS}	- Gate Source Capacitance	R_L	- Drain Load Resistance
C_X	- MOSFET Feedback Capacitance	I_G	- Constant Current Amplitude

FIGURE A-1. POWER MOSFET EQUIVALENT CIRCUIT

State 1: Mos Off, JFET Off

As before, both current generators are open circuits, reducing the equivalent circuit to simply charging C_{ISS} through R_O.

$$t = R_O C_{ISS} \ln(1/(1 - V_T/V_G)]$$

$$t = V_G/R_O$$

State 2: Mos Active, JFET Active

Before proceeding, it is wise to examine an actual device response and make use of available simplifications. Figure A-2 shows $i_G(t)$ and $i_D(t)$ for a typical power MOSFET driven by a step gate voltage. For truly resistive switching, realize that these waveforms are only mirror images of their voltage counterparts $v_G(t)$ and $v_D(t)$. Using Figure A-2, applicable gate currents for each of the device states may be listed.



FIGURE A-2. $I_G(t)$ AND $I_D(t)$ FOR A TYPICAL POWER MOSFET DRIVEN BY A STEP GATE VOLTAGE

Turn-On

State 1: MOS Off, JFET Off

$I_{PK1} = V_G/R_O$

State 2: MOS Active, JFET Active

$I_{PK2} = (V_G - V_T)/R_O$

State 3: MOS Active, JFET Saturated

$I_{PK3} = (V_G - V_{G(SAT)})/R_O$

8 APPLICATION NOTES

Turn-Off

State 4: MOS Saturated, JFET Saturated

$I_{PK4} = V_G/R_O$

State 5: MOS Active, JFET Saturated

$I_{PK5} = V_{G(SAT)}/R_O$

State 6: MOS Active, JFET Active

$I_{PK6} = V_{G(SAT)}/R_O$

The equivalent circuit of Figure A-1 predicts that:

$dv_D/dt = -g_M R_L (V_G - V_T) e^{-t/T1} / T1$

where $T1 = R_O C_{GS} + (1 + g_M/g_{MJ}) R_O C_X$

Note that $g_M R_L (V_G - V_T)$ is usually an order of magnitude greater than V_{DD}, indicating that the drain voltage is discharging toward a very large negative value. The device operation, then, is on the early, almost linear, portion of the exponential, where $e^{-t/T1}$ approximates unity. The drain current of Figure A-2, and hence the drain voltage, does indeed exhibit a linear decrease with time.

Thus, for state 2:

$$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_X(1 + g_M/g_{MJ})]}{g_M R_L I_{PK2}}$$

where $I_{PK2} = (V_G - V_T)/R_O$

State 3: Mos Active, JFET Saturated

Because of the Miller effect, the gate voltage and, hence, the gate current, is almost constant during the tail time. The equivalent circuit then predicts:

$$\frac{dV_D}{dt} = \frac{g_M R_L I_G}{C_{GS} + (1 + g_M R_L) C_X} = \frac{I_G}{C_X}$$

$I_G = I_{PK3} = (V_G - V_{G(SAT)})/R_O$

and $$t = \frac{(V_{DK} - V_{D[SAT]})C_X}{I_{PK3}}$$

State 4: Mos Saturated, JFET Saturated (Turn-off)

Both equivalent-circuit generators are short circuits, and the gate drive is discharging C_X in parallel with C_{GS} through R_O.

$$t = R_O(C_{GS} + C_X)\ \ln[V_G/V_{G(SAT)}]$$

$$I_{PK4} = V_G/R_O$$

State 5: Mos Active, JFET Saturated

The JFET current generator $V_X g_{mJ}$, is operative.

$$t = \frac{[V_{DK} - V_{D[SAT]})C_X}{I_{PK5}}$$

$I_{PK5} = V_{G(SAT)}/R_O$

State 6: Mos Active, JFET Active

The Miller effect is now reduced by the activation of $V_G g_{MJ}$, and the equivalent circuit predicts:

$$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_X(1 + g_M/g_{MJ})]}{g_M R_L I_{PAK6}}$$

$I_{PAK6} = V_{G(SAT)}/R_O$

Appendix B - Estimating R_O for Some Typical Gate-Drive Circuits

Case 1: Typical Pulse-Generator Drive, Figure B-1



FIGURE B-1. TYPICAL PULSE-GENERATOR DRIVE CIRCUIT

Turn-On and Turn-Off

$$R_O = R_{GEN}R_{GS}/(R_{GEN} + R_{GS})$$

For the typical case where $R_{GEN} = 50\Omega$, and a coaxial-cable termination of 50 ohms, $R_O = 25\Omega$ and $V_G = V_{GEN}/2$.

Case 2: Voltage-Follower Gate Drive, Figure B-2



FIGURE B-2. VOLTAGE-FOLLOWER GATE-DRIVE CIRCUIT

Turn-On

R_O is approximately equal to $1/g_M$ for R_S very much greater than $1/g_M$.

gm = transconductance of driving MOSFET transistor.

Turn Off

$R_O = R_S$

Case 3: Common-Source Gate Drive, Figure B-3



FIGURE B-3. COMMON-SOURCE GATE-DRIVE CIRCUIT

Turn-On

$R_O = R_D$ (drain-to-ground capacitance of driving device adds to C_{GS} of driven MOSFET.)

Turn Off

$R_O = R_{DS}(on)$ of driving MOSFET

R_D is very much greater than $R_{DS}(on)$

THE APPLICATION OF CONDUCTIVITY-MODULATED FIELD-EFFECT TRANSISTORS

Author: Jack Wojslawowicz

Summary

The development of conductivity-modulated field-effect transistors, FETs, makes available to the system designer another solid-state device that can be used to implement power switching control. This paper reviews differences between the standard and the newly developed FET. It shows the significant advantages that the conductivity-modulated FET has over the standard FET. Several applications are presented to show that this new type of device works well in practical situations. The relative immaturity of the conductivity-modulated FET may limit its initial utilization. But as the family grows and product innovation and refinement takes place, this newest member of the power semiconductor family will become a viable alternative to the other members.

General Considerations

The development of the power field-effect transistor has made available to the power-stage designer an entire new family of power semiconductors. Over the past 5 to 6 years, the breadth of product has grown to encompass the requirements of a large number of applications. A limiting factor that has slowed the utilization of power FETs in the high-current, high-voltage applications is the fact that the on-state resistance ($R_{DS(ON)}$) in a standard FET is related to its breakdown voltage (B_{VDSS}) by a nearly cubic power, i.e., $R_{DS(ON)} \approx B_{VDSS}$ 2.8. What this implies, as Figure 1 shows, is that as the breakdown voltage increases, the on-state resistance climbs even faster.



FIGURE 1. SPECIFIC ON-RESISTANCE OF P AND N-CNANNEL MOSFETS AND CONDUCTIVITY-MODULATED FETS vs FORWARD BLOCKING VOLTAGE.

The MOSFET on-state resistance is contributed to primarily by three components of the transistor: the MOS channel, the neck region, and the extended drain region. The extended drain region contributes the most to the on-state resistance in high-voltage MOSFETs. To achieve a lower on-state resistance at a given blocking voltage, the usual technique is simply to make the die larger. However, increasing the die size has its limitations from a manufacturing point of view, since MOSFETs, with their very fine horizontal geometries, are highly defect-yield sensitive. As die size increases, the likelihood of a defect resulting in a nonfunctional part increases exponentially. This tendency, combined with a smaller number of parts per wafer, limits the availability of low-on-state-resistance, high-voltage MOSFETs.

A change in the horizontal geometry of the MOSFET can lower the specific on-state resistance per unit area. By using more channel width with smaller source cells placed closer together, a reduction in on-state resistance can be achieved. A limitation on how close these cells can be placed arises from a possible localization of field concentrations that will limit the voltage breakdown of the structure to less than the theoretical rating due only to impurity concentrations. Therefore, for a given breakdown voltage, there exists a minimum spacing of the cell structure. Generally, the higher the required breakdown voltage, the further apart the cells must be placed.

As stated earlier, the extended drain region of the MOSFET generally contributes the most to the on-state resistance in high-voltage MOSFETs. As the required blocking voltage is increased, this region must be made thicker and more lightly doped to be able to support the desired voltage. It is this region's contribution to on-state resistance that the conductivity-modulated field-effect transistor drastically reduces. This reduction occurs as the result of the injection of minority carriers from the substrate and, in specific on-state resistance per unit area, is about 10 times less than in a standard MOSFET at the 400V BV_{DSS} level, as shown in Figure 1.

Further analysis has shown that the specific on-state resistance may be nearly independent of blocking-voltage level. This finding implies that at a BV_{DSS} of 1000V, the reduction in conductivity-modulated FETs over the standard MOSFETs could be perhaps 50 to 1. These reductions in on-state resistance per unit area that the conductivity-modulated FETs can achieve present the possibility that

Copyright © Harris Corporation 1992

high-voltage high-current FET-type devices can become more readily available because of the smaller die sizes associated with conductivity-modulated FETs.

Comparison of Standard and Conductivity-Modulated FETs

Standard and conductivity-modulated FETs share some characteristics, but are substantially different in others. Shown in Table 1 is a listing of the major characteristics that make the conductivity-modulated FETs unique among power semiconductor families. Foremost, it is a voltage-gated device; its input characteristics are similar to standard power MOSFETs of comparable chip size. Very little drive power is required at low to moderate switching frequencies. The device remains under the control of the gate within its normal operating conditions. It exhibits the normal linear mode as well as the fully saturated on-state of conventional power MOSFETs. When the gate voltage is removed, the device turns off, unlike the thyristor family of power semiconductors, which must be either externally or naturally (internally) commutated.

TABLE 1. CONDUCTIVITY-MODULATED FET CHARACTERISTICS

Voltage Gated	Small gate power required. Similar to standard power MOSFET.
Turn Off	When gate drive is removed... Unlike an SCR!
Nonlinear On-State Voltage drop	Like that of an SCR.
Turn On Speed	Fast! Comparable to a standard power MOSFET.
Turn-Off Speed	Slow! Comparable to a bipolar transistor.
Temperature Independent On-State Voltage Drop	Unlike the typical 2x variation of a power MOSFET.

The on-state voltage drop or resistance characteristic of a conductivity-modulated FET is markedly different from that of a standard power MOSFET, and is similar to that of a thyristor family member, the SCR. There is an offset voltage component (typically 0.6V) due to the p-n junction on the drain side, and a somewhat nonlinear resistive component, both of which are in series between the drain and source terminals. This series arrangement results in a highly nonlinear equivalent resistance, unlike the linear resistive characteristic of $V_{DS(ON)}$ of a standard FET.

The structure of the conductivity-modulated FET operates during its turn on just as a standard FET does, hence its turn-on speed is very similar to that of a standard FET. With its high input impedance and its short propagation delay, the turn-on transition of the conductivity-modulated FET, as well as the standard power FET, is easily controlled by the gate driving circuit. This characteristic allows the designer the ability to control EMI and RPI generation easily. With other power semiconductors, it may be necessary to employ elaborate circuit schemes to limit rapidly rising in-rush currents.

A significant characteristic that must be considered in power switching applications is that of turn-off speed. The internal action that makes the conductivity-modulated FET such a silicon-efficient device also makes it an inherently slower device during turn-off. The injection of the minority carriers during the on-state conduction of current results in these carriers being present at the moment of turn-off. Without any way of removing these carriers by external means, they must recombine within the structure itself before the device can revert to its fully off-state condition. The quantity of these carriers and how fast they can deplete themselves determines the turn-off switching speed of the conductivity-modulated FET. This process of recombination is considerably slower than the simple discontinuance of majority carrier flow by which the standard power FET turns off. Hence, again, the conductivity-modulated FET is an inherently slower device. Its turn-off speed lies somewhere between the performance of a thyristor and that of a bipolar transistor.

The final characteristic that makes the conductivity-modulated FET different from a conventional FET is the variance of on-state voltage with temperature. The characteristic of the conductivity-modulated FET is similar to that of an SCR, varying about -0.6mV/°C. The conventional FET has a positive temperature coefficient such that on high-voltage devices the $R_{DS(ON)}$ will double from its +25°C value when the junction temperature reaches +150°C. The system designer must take this characteristic into consideration when the heat sink is being designed for the system.

It is these similarities and differences that make the conductivity-modulated FET a unique member of the family of power-semiconductor switching devices. Applications of this alternative power switching device invariably make use of one or more of its unique characteristics.

Applications

Automotive Ignition

An application that can take advantage of the low drive-power capability of the conductivity-modulated FET is the electronic automotive ignition system. In Figure 2, the control IC takes the signal from the pickup coil located in the distributor and regulates the current through the ignition coil. At the proper time, the IC removes base drive from the bipolar transistor, which all systems currently employ as their coil driver. This removal of base drive allows the transistor to shut off which, in turn, causes a rapid decrease in the ignition-coil primary current. As the primary current decreases to zero, the energy stored in the field surrounding the primary is transferred to the secondary coil. The secondary coil, consisting of many more turns than the primary, transforms this energy into a higher voltage, resulting in a spark being generated in the cylinder. The control IC determines when this spark occurs, so as to derive usable power. With the use of a bipolar transistor, it is estimated that approximately two-thirds of the power dissipation that occurs in the control IC is the result of the need to be able to drive the required base current of the ignition output transistor. The high-impedance input of the conductivity-modulated FET virtually eliminates the base-current drive dissipation of the control IC.

With improved silicon usage, the conductivity-modulated FET brings to power semiconductor switching devices the die size necessary to attain the required voltage and current-handling capabilities of the electronic ignition. This smaller-sized die makes possible smaller modules, whether they be hybrid or standard PC-based systems, than those currently implemented with bipolar-transistor technology.

Brushless DC Motors

Another emerging application that can make use of conductivity-modulated FETs is the emerging field of brushless DC motors. In this class of application, the solid-state devices are used to electronically switch the voltage to the multiplicity of windings that are employed. The motor consists of an armature that has a number of N and S poles consisting of high-strength permanent magnets. The stator is made up of the multiplicity of windings that were mentioned above; the windings are spaced incrementally about the outside frame of the housing. The voltages to these windings are all electronically switched to create a rotating magnetic field. The armature then rotates to maintain its relative position within the moving magnetic field. The switching of the voltage on the stator windings is done by means of power semiconductor devices. A basic block diagram of such a system is shown in Figure 3.

The control logic provides the proper sequence of drive signals based on the rotation direction desired, the speed desired, and the enable input. These requirements are combined with the inputs from the hall-effect sensors to determine which power devices should be activated. Since the current through the stator windings must be bidirectional, the half-bridge or totem-pole output configuration is used to steer the current. This circuit implementation is generally performed with complementary devices, although single-polarity devices can be used with increased circuit complexity.

In a typical 120V off-line system, like the one shown in Figure 3, the switching devices must have a 300V to 400V blocking capability. For larger size motors, where larger currents are necessary, the use of power FETs generally implies the use of large die to achieve a low power dissipation to meet the heat-dissipation capability of the packaging. The conductivity-modulated FET, with its temperature-independent on-state-voltage-drop characteristic, helps this situation by keeping the dissipation lower than can be achieved with a standard power FET because of the increasing $R_{DS(ON)}$ characteristic of that device. The small die size of the conductivity-modulated FET, the result of better silicon utilization, again makes them the practical choice in motor control not only because of their electrical characteristics, but also because of the lower manufacturing cost of the die.

As stated above, system complexity can be reduced with complementary devices. Although p-channel conductivity-modulated FETs are not yet commerically available, laboratory samples have been fabricated which offers better silicon utilization efficiency than their conventional p-channel counterparts. This statement is based on the fact that p-channel MOSFETs require a 2.5 times larger area than an n-channel device for the same $R_{DS(ON)}$. The easier drive requirements for the n-channel (directly driven from the control IC) and the simplified voltage-translation circuit for driving the p-channel devices, combined with the



FIGURE 2. TYPICAL IGNITION SYSTEM

smaller die size with potentially lower device cost for comparable power handling capability, makes the conductivity-modulated FET a natural for the brushless DC motor application.

Switching Power Supply

One final application that has the potential for conductivity-modulated FET usage is the switching power supply. A half bridge configuration implementation is presented in Figure 4. The system shown uses a standard PWM control IC to drive the conductivity-modulated FETs through the T2 transformer. The voltage drive characteristic of these devices makes the design of transformer T2 quite simple. The control IC is more lightly loaded because it does not have to supply a continuous base drive, as would be necessary with bipolar transistors.

The operating frequency and the "dead time" are the limitations placed on this system when conductivity-modulated FETs are used. The inherent lower switching speeds of these types of devices make these limitations necessary. The system is currently limited to the 20kHz to 30kHz range, with dead times as low as 1 to 2 microseconds. This characteristic is comparable to many existing bipolar systems.

Improvements in switching speeds will occur as the conductivity-modulated FET matures. It is, however, unlikely that they will ever have the same switching speeds as standard power FETs. This limitation prohibits their use in some of the newer higher-frequency power supplies being designed now with conventional FETs. However, in higher-power supplies, where conventional FETs must be paralleled to achieve a low enough $R_{DS(ON)}$ for good efficiency, the conductivity-modulated FET may present a viable alternative with its smaller die size. Although the operating frequency of the system may have to be compromised to use them.

Conclusion

The conductivity-modulated FET represents a progression in the ever-advancing state-of-the-art development that occurs in the world of solid-state devices. The unique structure of these devices presents characteristics that make them equivalent in many ways to conventional FETs but superior in other ways. The system designer must take into account these similar and dissimilar characteristics to properly use them. The capabilities of the conductivity-modulated FETs allow them to make inroads into applications currently served by bipolar transistors, and in some cases conventional power FETs. As the devices mature through innovation and product refinement, conductivity-modulated FETs will become vital members of the family of solid-state power-semiconductor devices.



FIGURE 3. CONTROL CIRCUIT FOR THREE-PHASE BRUSHLESS DC MOTOR

Bibliography

1. J.P. Russell, L.A. Goodman, A.M. Goodman, and J.M. Neilson, "The COMFET - A New High Conductance MOS-Gated Device," IEEE Electron Device Letters EDL-4, 1983, pg. 63-65
2. A.M. Goodman, J.P. Russell, L.A. Goodman, C.J. Nuese, and J.M. Nelson, "Improved COMFETs with Fast Switching Speeds and High Current Capability," Proceeding of the IEEE International Electron Devices Mtg., Dec. 1983, pg. 79-83
3. B.J. Baliga and Marvin Smith, "Modulated Conductivity Devices Reduce Switching Losses," EDN, Sept. 29, 1983,. pg. 153-162
4. M. Smith, W. Sahm, and S. Bahu, "Insulated Gate Transistors Simplify AC Motor Speed Control," EDN, Feb. 9,1984, pg. 181-200
5. B.J. Baliga, M.S. Adler, R.P. Love, P.V. Gray, and N.D. Zammer, "The Insulated Gated Transistor a New Three Terminal MOS-Controlled Bipolar Power Device," IEEE Transactions on Electron Devices, Vol. ED-31 No. 6, June 1984, pg. 821-828



FIGURE 4. HALF-BRIDGE SWITCHING POWER SUPPLY

Harris Semiconductor



No. AN8602.1 May 1992

Harris Power MOSFETs

THE IGBTs - A NEW HIGH CONDUCTANCE MOS-GATED DEVICE

Author: J.P. Russell, A.M. Goodman, L.A. Goodman and J.M. Neilson

Abstract

A new MOS gate-controlled power switch with a very low on-resistance is described. The fabrication process is similar to that of an n-channel power MOSFET but employs an n^--epitaxial layer grown on a p^+ substrate. In operation, the epitaxial region is conductivity modulated (by excess holes and electrons) thereby eliminating a major component of the on-resistance. For example, on-resistance values have been reduced by a factor of about 10 compared with those of conventional n-channel power MOSFETs of comparable size and voltage capability.

Introduction

Vertical MOSFETs have become increasingly important in discrete power device applications due primarily to their high input impedance, rapid switching times, and low on-resistance. However, the on-resistance of such devices increases with increasing drain-source voltage capability,[1-3] thereby limiting the practical value of power MOSFETs to applications below a few hundred volts. In this letter, we describe the fabrication and characteristics of a new vertical power MOSFET structure that provides an on-resistance value about 10 times smaller than that of conventional power MOSFETs of the same size and voltage capability. In this device, the conductivity of the epitaxial drain region of a conventional MOSFET is dramatically increased (modulated) by injected carriers; this mechanism results in a significant reduction in the device on-resistance and leads to the acronym IGBTs (Insulated Gate Bipolar Transistor).

This device, while similar in structure to the MOS-gated thyristor,[4,5] is different in a fundamental way; it maintains gate control (doesn't latch) over a wide range of anode current and voltage.[6] The structure and the equivalent circuit for the IGBTs are shown in Figure 1(a) and (b); they are similar to those of an MOS-gated thyristor, except for the presence of the shunting resistance R_S in each unit cell. The fabrication is like that of a standard n-channel power MOSFET except that the n^--epitaxial Si layer is grown on a p^+ substrate instead of an n+ substrate. The heavily doped p^+ region in the center of each unit cell, combined with the sintered aluminum contact shorting the n^+ and p^+ regions, provides the shunting resistance shown in Figure 1(b). This has the effect of lowering the current gain of the n-p-n transistor (αn-p-n) so that αn-p-n + αp-n-p <1. Thus latching is prevented and gate control is maintained within a large operating range of anode voltage and current.[6]



REGION	THICKNESS (μm)
EPI	60 - 62
n^+	1.0 - 1.5
p^-	3.5 - 4.0
p^+	5.0 - 5.5

(A) Structure

(B) EQUIVALENT CIRCUIT

In the remainder of this note we describe the operation and characteristics of this device.

Device Operation

The IGBT is a four-layer (n-p-n-p) device with an MOS-gated channel connecting the two n-type regions. In the normal mode of operation, a positive voltage is applied to the anode (A) relative to the cathode (K). When the gate (G) is at zero potential with respect to K, no anode current (i_A) flows for anode voltage V_A below the breakdown level V_{BF} . When V_A < V_{BF} and the gate voltage is larger than the threshold value V_{GT}, electrons pass into the n^--region (base of the p-n-p transistor). These electrons lower the potential of the n^--region, forward biasing the p^+ - n^- (substrate-epi-layer) junction, thereby causing holes to be injected from the p+ substrate into the n^- epi-layer region. The excess electrons and holes modulate the conductivity of the high-resistivity n-region, which dramatically reduces the on-resistance of the

Copyright © Harris Corporation 1992

device. During normal operation, the shunting resistor (R_S) keeps the emitter current of the n-p-n transistor very low, which keeps αn-p-n very low. However, for sufficiently large i_A, significant emitter injection may occur in the n-p-n transistor, causing αn-p-n to increase; in this case the four-layer device may latch, accompanied by loss of control by the MOS gate. In this event, the device may be turned off by lowering i_A below some "holding" value, as is typical of a thyristor.

Device Characterization

Two different lots of IGBT structures, consisting of about 10 wafers/lot, have been successfully prepared to date. From these wafers, 1.5mm and 3mm square devices were fabricated using a standard HEXFET geometry[7] with a polysilicon gate electrode over an SiO_2 gate dielectric. Several hundred IGBT were mounted in standard TO-3 and TO-66 packages and characterized under DC and pulsed conditions, as described below.

With zero gate bias, the forward characteristic of a IGBTs shows very low current (<1nA) up to about 390V, where it breaks up sharply to much larger current levels with only a slight increase in voltage. If the internal junction between the p^+ substrate and the n^- epitaxial layer had been edge-passivated, a similar reverse breakdown characteristic would be expected. The actual reverse breakdown voltage for our devices was about 100V because edge passivation was not used.

Figure 2(a) shows the MOSFET-like transfer characteristics of an IGBT in the low gate-voltage region. A noteworthy feature of the IGBT characteristic is the ~0.7V offset, from the origin, of the steeply rising portion of the i(v) characteristics. This offset is the voltage required to forward bias the p^+ - n^- (substrate-epi-layer) junction, and is an integral characteristic of the present device.

Figure 2(b) shows the i(v) characteristic of an IGBT with V_G = 20V, and demonstrates the low on-resistance of the device (~0.084Ω at 20A). The on-resistance values of nearly all of the many IGBT fabricated to date have been less than 0.1Ω (at 20A) for the 3mm square devices. Such values compare very favorably with those of conventional power MOS structures, as illustrated in Figure 3. Here, the open data points (and the upper curve) are from data sheet specifications of commercial power MOSFETs (Harris, IRC, and Motorola). The solid data points (and the lower curve) are those of Baliga, which he labelled "state-of-the-art",[3] supplemented with some of the "best" of Harris' commercial and developmental MOSFETs. Note that the on-resistance of the IGBT is approximately 10 times less than that of a 400V state-of-the-art MOSFET. Moreover, similarly low on-resistance values should be obtainable from IGBT designed for higher drain-source voltages. This is due to the fact that the resistance of the modulated region is determined by the concentrations and mobilities of the excess carriers (as in a p-i-n diode)[8] rather than by the background doping of the layer. In particular, the epi-layer doping and thickness of our present IGBT structures were designed for 600V, but V_{BF} was limited to 400V by the edge design of the device. An improved edge design should provide a blocking capability closer to bulk breakdown, without altering the on-resistance of the device. This would make the IGBTs on-resistance of less than 0.1Ω even more attractive for high-voltage applications.



PULSE TEST: PULSE WIDTH = 250μs, DUTY CYCLE < 0.5%

(A)



PULSE TEST: PULSE WIDTH = 250μs, DUTY CYCLE < 0.5%

(B)

FIGURE 2 - (A) MOSFET - Like Characteristic
(B) IGBT i(v) with V_G = 20V

Transient Response Measurement

Switching time measurements under pulsed gate-voltage operation were used to characterize the transient operation of the device. The response of the anode current to a square-wave gate-voltage pulse is comprised of a rapid turn-on (with a typical time less than 1μs) and a somewhat slower turn-off. We observed that the turn-off transient consists of an initial "fast" component, followed by a "slow" tail, as shown in Figure 4.

We believe that the initial rapid decay is due to the turn-off of the MOS portion of the equivalent circuit, and the turn-off tail is due to the time required for the excess carriers in the epitaxial drain region to decay. In general, turn-off times in the range of 5μs to 20μs were observed, with the precise value depending on circuit conditions and the turn-off time of the gate pulse.

The n-p-n-p structure of the IGBTs is similar to that of a thyristor and can be forced to latch under sufficiently high drive conditions. We have observed latching currents in the range 10A - 30A in 3mm square chips. The magnitude of the latching current has been found to depend on both anode voltage and temperature, decreasing with increasing anode voltage or increasing temperature.

More interestingly, the latching current is also strongly influenced by the gate voltage turn-off time. Slow gate turn-off (~10μs) permits anode currents up to 30A without latching. However, rapid gate turn-off (≤ 1μs) leads to latching at a much lower anode current level (~10A) in the same device. We believe that latching during rapid turn-off of the gate voltage is due to current being forced through the n-p-n transistor causing αn-p-n to increase, and leading to the condition for latching, αn-p-n + αp-n-p = 1. Slow turn-off of the gate voltage prevents this, since the induced channel turns off slowly and partially shunts the n-p-n transistor; the small current through this transistor keeps αn-p-n sufficiently low to avoid latching.



FIGURE 3. SPECIFIC ON-RESISTANCE vs DRAIN-SOURCE VOLTAGE CAPABILITY FOR STATE-OF-THE-ART POWER MOSFETS AND THE IGBTs

Summary

A new MOS-gate-controlled power device, the IGBTs, has been described. The device has the desirable feature of a very low on-resistance similar to that of a thyristor, but is capable of maintaining gate control of the anode current over a wide range of operating conditions. The low on- resistance is due to conductivity modulation of the n epitaxial layer equivalent to the extended drain in a power MOSFET; this carries with it the penalty of slow switching compared with that of a conventional power MOSFET.



FIGURE 4. GATE VOLTAGE (LOWER TRACE) AND ANODE CURRENT (UPPER TRACE) WAVEFORMS FOR I_A(MAX) = 8A

Acknowledgment

The authors gratefully acknowledge the various helpful contributions of C. Nuese, D. Bergman, R. Ford, R. Jarl, G. Looney, P. Robinson, W. Romito, L. Skurkey, R. Stolzenberger, C. Wheatley, J. Wojslawowicz, and the staff of the Integrated Circuit Technology Center at RCA Laboratories.
Added Note: Following submission of this Note, a similar device was described by B. J. Baliga in a presentation on December 14, 1982 at the International Electron Devices Meeting in San Francisco, CA. (B. J. Baliga et al., "The Insulated Gate Rectifier (IGR): A New Power-Switching Device", in IEDM Tech. Dig. 1982, pp 264-267.

References

1. M. L. Tarng, "On-Resistance Characterization of VDMOS Power Transistors", in IEDM Tech. Dig., 1981, pp 429-433.
2. C. Hu, "Optimum Doping Profile for Minimum Ohmic Resistance and High Breakdown Voltage", IEEE Trans. Electron Devices, Vol. ED-26, p 243,1979.
3. B.J. Baliga,"Switching Lots of Watts at High Speeds", IEEE Spectrum, Vol.18, p 42, Dec. 1981.
4. J. Tihanyi, "Functional Integration of Power MOS and Bipolar Devices", in IEDM Tech. Dig., 1980, p 75-78.
5. L. Leipold et al., "A FET Controlled Thyristor in SIPMOS technology", in IEDM Tech. Dig., 1980, pp 79-82.
6. H.W. Becke and C.F. Wheatley, "Power MOSFET With An Anode Region", U.S. Patent 4,364,073, issued Dec.14, 1982.
7. H.W. Collins and B. Pelly, "HEXFET, A New Power Technology Cuts On-Resistance, Boosts Ratings", Electron. Des., Vol. 12, p 36, 1979.
8. S.M. Sze, Physics of Semiconductor Devices. 2nd Edition, New York; Wiley, 1981, p 120.

IMPROVED IGBTs WITH FAST SWITCHING SPEED AND HIGH-CURRENT CAPABILITY

Author: A.M. Goodman, J.R. Russell, L.A. Goodman, C.J. Nuese and J.M. Neilson

Abstract

Conventional vertical power MOSFETs are limited at high voltages (>500V) by the appreciable resistance of their epitaxial drain region. In a new MOS-gate controlled device called an IGBT, this limitation is overcome by modulating the conductivity of the resistive drain region, thereby reducing the on-resistance of the device by a factor of at least 10. However, the device previously described is slow in turnoff, having a fall time in the range 8 to 40µs. The purpose of our present work has been to reduce the fall time significantly and to increase the latching current level of the IGBTs, while retaining its desirable features. By modification of the epitaxial structure and addition of recombination centers, we have achieved fall times as low as 0.1µs and latching currents as high as 50A, while retaining on-resistance values <0.2Ω for a 0.09cm^2 chip area. The techniques used for the introduction of recombination centers include electron, gamma-ray, and neutron irradiation, as well as heavy metal doping. For a series of IGBTs (with forward-blocking voltage capabilities of 400-600V), the fall time can be reduced by more than one order of magnitude with a penalty of less than a 20% increase in on-resistance.

Introduction

Vertical MOSFETs have become increasingly important in discrete power device applications due primarily to their high input impedance, rapid switching times and low on-resistance. However, the on-resistance of such devices increases with increasing drain-source voltage capability,[1-3] thereby limiting the practical value of power MOSFETs to applications below a few hundred volts. This limitation has been effectively overcome by the development of a new MOS power device in which the conductivity of the n-type epitaxial drain region is greatly increased (modulated) by the injection of minority carriers from a p-type substrate. We have called this device a COMFET-an acronym for **CO**nductivity **M**odulated **F**ield **E**ffect **T**ransistor;[4] the device has also been called an IGBT or **I**nsulated **G**ate **B**ipolar **T**ransistor.

The devices, as originally described, had most of the advantages of conventional power MOSFETs; in addition, they exhibited more than an order-of-magnitude reduction in high current on-resistance values, permitting improved utilization of silicon chip area. However, they also had two disadvantages:

When a IGBT is turned off, the injected minority carriers that remain in the epitaxial drain region decay by recombination with majority carriers at a rate determined by the minority-carrier lifetime, τ_F. Large values of τ resulted in anode-current fall time, t_F, in the range 8-40ms.[4,5]

The maximum operating current is limited by latchup of the parasitic thyristor that is inherent in the device structure. Typical latching current levels of $I_L \leq 10A$ were observed in 0.09cm2 area devices when the gate voltage was turned off rapidly (<1ms); for slower gate voltage turnoff (~10ms), I_L values as high as ~30A were observed.

The purpose of the present work has been to reduce t_F and to increase I_L while retaining the desirable features of the device. By modifying the epitaxial structure and adding recombination centers to the epitaxial drain region, we have achieved t_F values as low as 100ns and I_L values as high as 50A with rapid gate voltage turnoff.

Modified Structure

A schematic diagram of the original IGBT structure[4] is shown in Figure 1(a), and the equivalent circuit is shown in Figure 1(b); they are similar to those of an MOS-gated thyristor except for the presence of the shunting resistance Rs in each unit cell. The fabrication is like that of a standard n-channel power MOSFET, except that the n-epitaxial layer is grown on a p+ substrate instead of an n+ substrate. The heavily doped p+ region in the center of each unit cell, combined with the aluminum contact shorting the n+ and p+ regions, provides the shunting resistance RS. This has the effect of lowering the current gain of the n-p-n transistor in the equivalent circuit so that $\alpha_{npn} + \alpha_{pnp} < 1$, thereby preventing latching over a large operating range of anode voltage V_A and anode current i_A. However, for sufficiently large i_A, emitter injection in the n-p-n transistor will increase, accompanied by an increase in α_{npn}. When $\alpha_{npn} + \alpha_{pnp}$ increases to 1, the four-layer device will latch; the level of i_A at which this occurs is the latching current

Copyright © Harris Corporation 1993

level, I_L. Thus, it can be seen that a structure modification that lowers αpnp will allow a greater range of i_A (and αnpn) without latching; that is, a reduction in αpnp corresponds to an increase in I_L.

The modified structure shown in Figure 1(C) differs from that in Figure 1(A) by the addition of a thin (~10mm) layer of n+ silicon in the epitaxial structure between the n- region and the p+ substrate. This n+ layer lowers the emitter injection efficiency of the p-n-p transistor in the equivalent circuit, and results in an increase in I_L by a factor of 2 to 3. In addition, there is also a reduction in t_F.

These results are illustrated in Figure 2, in which t_F, is plotted versus i_A for each device structure. It should be noted that IGBTs with the modified structure can block high voltage only in the forward voltage direction since the emitter junction (p+ - n+) of the p-n-p transistor breaks down at a low level when the polarity of the applied voltage is reversed.



(A) ORIGINAL STRUCTURE



(B) EQUIVALENT CIRCUIT



(C) MODIFIED STRUCTURE

FIGURE 1. (A) SCHEMATIC DIAGRAM OF ORIGINAL IGBTs STRUCTURE.
(B) EQUIVALENT CIRCUIT
(C) SCHEMATIC DIAGRAM OF MODIFIED STRUCTURE



FIGURE 2. ANODE-CURRENT FALL TIME t_F VERSES ANODE CURRENT FOR ORIGINAL STRUCTURE AND MODIFIED STRUCTURE.

Addition Of Recombination Centers

We have used a variety of techniques to add recombination centers to IGBTs; these include high energy electron, gamma ray, and fast neutron irradiation, as well as heavy metal doping. The irradiations were carried out after completion of all of the high-temperature processing steps, but in each case an additional heat treatment was necessary to stabilize the devices by annealing out gate oxide charge, as well as those radiation induced defects in the silicon (recombination centers) that would otherwise anneal out slowly at the device operating temperature.[7] Typical values of t_F of the order of 1µs or less were achievable using any of the techniques.



FIGURE 3. ANODE-CURRENT FALL TIME t_F VERSUS ANODE CURRENT FOR AN AS-FABRICATED DEVICE AND AFTER 14MeV NEUTRON IRRADIATION ($10^{13}n/cm^2$) FOLLOWED BY ANNEALING AT +300°C.

An example of the variation of t_F, with i_A (1) as fabricated and (2) after irradiation with 14MeV neutrons and annealing is shown in Figure 3. Here, the neutron fluence was ~$10^{13}n/cm^2$; this was followed by annealing at +300°C. Note that t_F, has not only been drastically reduced, but is virtually constant at ~0.6µs; i.e., almost independent of i_A.



TOP: ANODE CURRENT, 5A/DIV
BOTTOM: GATE VOLTAGE, 20V/DIV
5μs/DIV



ANODE CURRENT ON
EXPANDED TIME SCALE
5A/DIV
100ns/DIV
t_{FALL} ~ 160ns

FIGURE 4. IGBTs ANODE CURRENT AND GATE VOLTAGE WAVEFORMS

It is possible to lower t_F, still further by appropriate irradiation and annealing or by heavy metal doping procedures, although this is not necessarily desirable for reasons that are discussed below. The smallest values of t_F, that we have obtained for fully stabilized IGBTs is in the range 100ns to 200ns. This is illustrated in Figure 4.

The reduction in minority carrier lifetime that allows faster switching also carries with it a penalty higher forward voltage drop when the device is turned on; i.e., higher on-resistance. Since, in the forward conduction of an IGBT, current and voltage are not linearly related, it is necessary to specify a current level at which to compare on-resistance values of different devices. In Figure 5 we plot the on-resistance (at i_A = 20A) of a series of devices with 0.09cm^2 chip area against their t_F, values after irradiation and annealing. All t_F, values shown were obtained at i_A = 5A; for the devices with short switching times, t_F, is virtually independent of i_A. Clearly, there is a trade-off involved, and the optimum choice of a value for t_F, and the corresponding on-resistance value will depend, to some extent, on the intended application. However, even for the shortest switching times shown (100ns), the on-resistance value of 0.2Ω is approximately an order-of-magnitude less than that of comparably sized n-channel MOSFETs.



FIGURE 5. ON-RESISTANCE vs. ANODE-CURRENT FALL TIME t_F FOR A SERIES OF IGBTs AFTER VARIOUS IRRADIATION AND ANNEALING TREATMENTS

Temperature Dependence of T_F, And I_L

All of the device performance data presented thus far have been measured at room temperature. However, power devices are often operated at elevated temperatures, and it is important to determine how their performance varies with temperature. In Figure 6 the variation of t_F and I_L for a device that has been irradiated and annealed is plotted versus temperature in the range +25°C to +150°C. This behavior is typical of all of the devices we have tested; i.e., t_F increases and I_L decreases with increasing temperature, both by a factor of between 2 and 3 in the interval +25°C to +150°C.



FIGURE 6. VARIATION OF ANODE-CURRENT FALL TIME t_F AND LATCHING CURRENT I_L WITH TEMPERATURE

Summary

By modification of the epitaxial structure of the IGBT and the addition of recombination centers, we have achieved anode-current fall times as low as 100ns in IGBTs with latching currents as high as 50A for a 0.09cm^2 chip area. We have described the trade-off between on-resistance and anode-current fall time that may be obtained, and have demonstrated the variation of anode-current fall time and latching current with operating temperature.

Acknowledgment

The authors are indebted to D. Bergman, R. Ford, F. DiGeronimo, G. Looney, P. Robinson, W. Romito, L. Skurkey, M. Snowden, R. Stolzenberger, and the staff of the Integrated Circuit Technology Center at RCA Laboratories for their various contributions to the fabrication and characterization of the IGBTs. A special thank you goes to F. Taft, Z. Streletz, and H. Hendel who carried out the device irradiations.

References

1. M. L.Tarng, "On-Resistance Characterization of VDMOS Power Transistors", IEDM Tech. Dig., 1981, pp 429-433.
2. C. Hu, "Optimum Doping Profile for Minimum Ohmic Resistance and High Breakdown Voltage", IEEE Trans. Electron Devices ED-26, p 243, (1979).
3. B. Jayant Baliga, "Switching Lots of Watts at High Speeds", IEEE Spectrum 18, p 42 (Dec. 1981).
4. J.P. Russell, A. M. Goodman, L. A. Goodman and J. M. Neilson, "The IGBTs - A New High Conductance MOS-Gated Device", IEEE Electron Device Letters EDL-4, pp 63-65(1983).
5. B. J. Baliga, M. S. Adler, P. V. Gray, R. P. Love and N. Zommer, "The Insulated Gate Rectifier (IGR): A New Power Switching Device", IEDM Tech. Dig., 1982, pp 264-267.
6. H. W. Becke and C. F. Wheatley, "Power MOSFET With An Anode Region", U. S. Patent 4,364,073, issued Dec. 1982.
7. S. K. Ghandi, Semiconductor Power Devices (John Wiley, New York, 1977) p 296.

Harris Semiconductor

APP NOTE

No. AN9318 September 1993

Harris Power

INSULATED-GATE TRANSISTORS SIMPLIFY AC-MOTOR SPEED CONTROL

Authors: Marvin Smith, William Sahm and Sridhar Babu

An IGT's few input requirements and low On-state resistance simplify drive circuitry and increase power efficiency in motor-control applications. The voltage-controlled, MOSFET-like input and transfer characteristics of the insulated-gate transistor (IGT) (see EDN, September 29, 1983, pg 153 for IGT details) simplify power-control circuitry when compared with bipolar devices. Moreover, the IGT has an input capacitance mirroring that of a MOSFET that has only one-third the power-handling capability. These attributes allow you to design simple, low-power gate-drive circuits using isolated or level-shifting techniques. What's more, the drive circuit can control the IGT's switching times to suppress EMI, reduce oscillation and noise, and eliminate the need for snubber networks.

Use Optoisolation To Avoid Ground Loops

The gate-drive techniques described in the following sections illustrate the economy and flexibility the IGT brings to power control: economy, because you can drive the device's gate directly from a preceding collector, via a resistor network, for example; flexibility, because you can choose the drive circuit's impedance to yield a desired turn-off time, or you can use a switchable impedance that causes the IGT to act as a charge-controlled device requiring less than 10 nanocoulombs of drive charge for full turn-on.

Take Some Driving Lessons

Note the IGT's straightforward drive compatibility with CMOS, NMOS and open-collector TTL/HTL logic circuits in the common-emitter configuration Figure 1A. R_3 controls the turn-off time, and the sum of R_3 and the parallel combination of R_1 and R_2 sets the turn-on time. Drive-circuit requirements, however, are more complex in the common-collector configuration Figure 1B.

In this floating-gate-supply floating-control drive scheme, R_1 controls the gate supply's power loss, R_2 governs the turn-off time, and the sum of R_1 and R_2 sets the turn-on time. Figure 1C shows another common-collector configuration employing a bootstrapped gate supply. In this configuration, R_3 defines the turn-off time, while the sum of R_2 and R_3 controls the turn-on time. Note that the gate's very low leakage allows the use of low-consumption bootstrap supplies using very low-value capacitors. Figure 1 shows two of an IGT's strong points. In the common-emitter Figure 1A, TTL or MOS-logic circuits can drive the device directly. In the common-collector mode, you'll need level shifting, using either a second power supply Figure 1B or a bootstrapping scheme Figure 1C.



FIGURE 1A. SIMPLE DRIVING AND TRANSITION-TIME CONTROL



FIGURE 1B. A SECOND POWER SUPPLY

$$15 \le \frac{V_{CC}R_2}{R_1 + R_2} \le 25V$$

R_3 CONTROLS t_{OFF}

$R_2 + R_3$ CONTROLS t_{ON}

$$\tau \ll \frac{5C}{I_{CEO} + I_{GES} + 2I_R}$$

R_1 R_2 R_3 OFF ON LOAD

FIGURE 1C. BOOTSTRAPPING SCHEME

8 APPLICATION NOTES

Copyright © Harris Corporation 1993

In the common-collector circuits, power-switch current flowing through the logic circuit's ground can create problems. Optoisolation can solve this problem (Figure 2A.) Because of the high common-mode dV/dt possible in this configuration, you should use an optoisolator with very low isolation capacitance; the H11AV specs 0.5pF maximum.

For optically isolated "relay-action" switching, it makes sense to replace the phototransistor optocoupler with an H11L1 Schmitt-trigger optocoupler (Figure 2B).) For applications requiring extremely high isolation, you can use an optical fiber to provide the signal to the gate-control photodetector. These circuit examples use a gate-discharge resistor to control the IGT's turn-off time. To exploit fully the IGT's safe operating area (SOA), this resistor allows time for the device's minority carriers to recombine. Furthermore, the recombination occurs without any current crowding that could cause hot-spot formation or latch-up pnpn action. For very fast turn-off, you can use a minimal snubber network, which allows the safe use of lower value gate resistors and higher collector currents.



FIGURE 2A. AVOID GROUND-LOOP PROBLEMS BY USING AN OPTOISOLATOR. THE ISOLATOR IGNORES SYSTEM GROUND CURRENTS AND ALSO PROVIDES HIGH COMMON-MODE RANGE.



FIGURE 2B. A SCHMITT-TRIGGER OPTOISOLATOR YIELDS "SNAP-ACTION" TRIGGERING SIMILAR TO THAT OF A RELAY.

Pulse-Transformer Drive Is Cheap And Efficient

Photovoltaic couplers provide yet another means of driving the IGT. Typically, these devices contain an array of small silicon photovoltaic cells, illuminated by an infrared diode through a transparent dielectric. The photovoltaic coupler provides an isolated, controlled, remote dc supply without the need for oscillators, rectifiers or filters. What's more, you can drive it directly from TTL levels, thanks to its 1.2V, 20mA input parameters.

Available photovoltaic couplers have an output-current capability of approximately 100μA. Combined with approximately 100kΩ equivalent shunt impedance and the IGT's input capacitance, this current level yields very long switching times. These transition times (typically ranging to 1 msec) vary with the photovoltaic coupler's drive current and the IGT's Miller-effect equivalent capacitance.

Figure 3 illustrates a typical photovoltaic-coupler drive along with its transient response. In some applications, the photovoltaic element can charge a storage capacitor that's subsequently switched with a phototransistor isolator. This isolator technique - similar to that used in bootstrap circuits provides rapid turn-on and turn-off while maintaining small size, good isolation and low cost.

In common-collector applications involving high-voltage, reactive-load switching, capacitive currents in the low-level logic circuits can flow through the isolation capacitance of the control element (eg, a pulse transformer, optoisolator, piezoelectric coupler or level-shift transistor). These currents can cause undesirable effects in the logic circuitry, especially in high-impedance, low-signal-level CMOS circuits.





FIGURE 3. AS ANOTHER OPTICAL-DRIVE OPTION, A PHOTOVOLTAIC COUPLER PROVIDES AN ISOLATED, REMOTE DC SUPPlY TO THE IGT'S INPUT. ITS LOW 100μA OUTPUT, HOWEVER, YIELDS LONG IGT TURN-ON AND TURN-OFF TIMES.

The solution? Use fiber-optic components Figure 4 to eliminate the problems completely. As an added feature, this low-cost technique provides physical separation between the power and logic circuitry, thereby eliminating the effects of radiated EMI and high-flux magnetic fields typically found near power-switching circuits. You could use this method with a bootstrap-supply circuit, although the fiber-optic system's reduced transmission efficiency could require a gain/speed trade-off. The added bipolar signal transistor minimizes the potential for compromise.





FIGURE 4. ELIMINATE EMI IN HIGH-FLUX OR NOISE ENVIRONMENTS BY USING FIBER-OPTIC COMPONENTS. THESE PARTS ALSO ALLEVIATE PROBLEMS ARISING FROM CAPACITIVE COUPLING IN ISOLATION ELEMENTS.

Piezos Pare Prices

A piezoelectric coupler operationally similar to a pulse-train drive transformer, but potentially less costly in high volume is a small, efficient device with isolation capability ranging to 4kV. What's more, unlike optocouplers, they require no auxiliary power supply. The piezo element is a ceramic component in which electrical energy is converted to mechanical energy, transmitted as an acoustic wave, and then reconverted to electrical energy at the output terminals Figure 5A.

The piezo element's maximum coupling efficiency occurs at its resonant frequency, so the control oscillator must operate at that frequency. For example, the PZT61343 piezo coupler in Figure 5B's driver circuit requires a 108kHz, ±1%-accurate astable multivibrator to maximize mechanical oscillations in the ceramic material. This piezo element has a 1W max power handling capability and a 30mA p-p max secondary current rating. The 555 timer shown provides compatible waveforms while the RC network sets the frequency.

Isolate With Galvanic Impunity

Do you require tried and true isolation? Then use transformers; the IGT's low gate requirements simplify the design of independent, transformer-coupled gate-drive supplies. The supplies can directly drive the gate and its discharge resistor Figure 6, or they can simply replace the level-shifting supplies of Figure 2. It's good practice to use pulse transformers in drive circuitry, both for IGT's and MOSFETs, because these components are economical, rugged and highly reliable.



FIGURE 5A. YIELDING 4-kV ISOLATION, A PIEZOELECTRIC COUPLER PROVIDES TRANSFORMER-LIKE PERFORMANCE AND AN ISOLATED POWER SUPPLY.



FIGURE 5B. THIS CIRCUIT PROVIDES THE DRIVE FOR THIS ARTICLE'S MOTOR-CONTROL CIRCUIT.



FIGURE 6A. PROVIDING HIGH ISOLATION AT LOW COST, PULSE TRANSFORMERS ARE IDEAL FOR DRIVING THE IGT. AT SUFFICIENTLY HIGH FREQUENCIES, C_1 CAN BE THE IGT'S GATE-EMITTER CAPACITANCE ALONE.



FIGURE 6B. A HIGH-FREQUENCY OSCILLATOR IN THE TRANSFORMER'S PRIMARY YIELDS UNLIMITED ON-TIME CAPABILITY.

In the pulse-on, pulse-off method Figure 6A, C_1 stores a positive pulse, holding the IGT on. At moderate frequencies (several hundred Hertz and above), the gate-emitter capacitance alone can store enough energy to keep the IGT on; lower frequencies require an additional external capacitor. Use of the common-base n-p-n bipolar transistor to discharge the capacitance minimizes circuit loading on the capacitor. This action extends continuous on-time capability without capacitor refreshing; it also controls the gate-discharge time via the 1kΩ emitter resistor.

Piezoelectric Couplers Provide 4-kV Isolation

Using a high-frequency oscillator for pulse-train drive Figure 6B yields unlimited on-time capability. However, the scheme requires an oscillator that can be turned on and off by the control logic. A diode or zener clamp across the transformer's primary will limit leakage-inductance flyback effects. To optimize transformer efficiency, make the pulses' voltage x time products equal for both the On and the Off pulses. In situations where the line voltage generates the drive power, a simple relaxation oscillator using a programmable unijunction transistor can derive its power directly from the line to provide a pulse train to the IGT gate.

The circuit shown in Figure 7 accommodates applications involving lower frequencies (a few hundred Hertz and below). The high oscillator frequency (greater than 20kHz) helps keep the pulse transformer reasonably small. The voltage-doubler circuitry improves the turn-on time and also provides long on-time capability. Although this design uses only a 5V supply on the primary side of a standard trigger transformer, it provides 15V gate-to-emitter voltage.



FIGURE 7. THIS DRIVING METHOD FOR LOW-FREQUENCY SWITCHING PROVIDES 15V TO THE IGT'S GATE, YET WORKS FROM A 5V SUPPLY. THE HIGH DRIVE VOLTAGE RESULTS IN FAST IGT TURN-ON TIME.



FIGURE 8. THIS 6-STEP 3-PHASE-MOTOR DRIVE USES THE IGT-DRIVE TECHNIQUES DESCRIBED IN THE TEXT. THE REGULATOR ADJUSTS THE OUTPUT DEVICES' INPUT LEVELS; THE VOLTAGE-CONTROLLED OSCILLATOR VARIES THE SWITCHING FREQUENCY AND ALSO PROVIDES THE CLOCK FOR THE 3-PHASE TIMING LOGIC. THE V/F RATIO STAYS CONSTANT TO MAINTAIN CONSTANT TORQUE REGARDLESS OF SPEED.

Polyphase motors, controlled by solid-state, adjustable-frequency ac drives, are used extensively in pumps, conveyors, mills, machine tools and robotics applications. The specific control method could be either 6-step or pulse-width modulation. This section describes a 6-step drive that uses some of the previously discussed drive techniques (see page 11, "Latch-Up: Hints, Kinks and Caveats").

Figure 8 defines the drive's block diagram. A 3-phase rectifier converts the 220V ac to dc; the switching regulator varies the output voltage to the IGT inverter. At the regulator's output, a large filter capacitor provides a stiff voltage supply to the inverter.

The motor used in this example has a low slip characteristic and is therefore very efficient. You can change the motor's speed by varying the inverter's frequency. As the frequency increases, however, the motor's air-gap flux diminishes, reducing developed-torque capability. You can maintain the flux at a constant level (as in a dc shunt motor) if you also vary the voltage so the V/F ratio remains constant.

Fiber-Optic Drive Eliminates Interference

In the example given, the switching regulator varies the IGT inverter's output by controlling its dc input; the voltage-controlled oscillator (VCO) adjusts the inverter's switching frequency, thereby varying the output frequency. The VCO also drives the 3-phase logic that provides properly timed pulsed outputs to the piezo couplers that directly drive the IGT.

Sensing the dc current in the negative rail and inhibiting the gate signal protect the IGT from overload and shoot-through (simultaneous conduction) conditions. If a fault continues to exist for an appreciable period, inhibiting the switching regulator causes the inverter to shut off. The inverter's power-output circuit is shown in Figure 9A; the corresponding timing diagrams show resistive-load current waveforms that indicate the 3-phase power Figure 9B and waveforms of the output line voltage and current Figure 9C.



FIGURE 9A. THE POWER INVERTER'S DRIVE CIRCUIT USES SIX IGTS TO DRIVE A 2-HP MOTOR.



FIGURE 9B. THE TIMING DIAGRAM SHOWS THAT EACH IGT CONDUCTS FOR 165° OF EVERY 360° CYCLE; THE DELAY IS NECESSARY TO AVOID CROSS CONDUCTION.



FIGURE 9C. THE THREE WINDINGS' VOLTAGES AND CURRENTS ARE SHOWN. NOTE THAT ALTHOUGH COSTLY SNUBBER NETWORKS ARE ELIMINATED, FREEWHEELING DIODES ARE NEEDED; THE IGTS HAVE NO INTRINSIC OUTPUT DIODE.

In Figure 9's circuit, it appears that IGTs Q_1 through Q_6 will conduct for 180°. However, in a practical situation, it's necessary to provide some time delay (typically 10° to 15°)during the positive-to-negative transition periods in the phase current. This delay allows the complementary IGTs to turn off before their opposite members turn on, thus preventing cross conduction and eventual destruction of the IGTs.

Because of the time delay, the maximum conduction time is 165° of every 360° period. Because the IGTs don't have an integral diode, it's necessary to connect an antiparallel diode externally to allow the freewheeling current to flow. Inductor L_1 limits the di/dt during fault conditions; freewheeling diode D_7 clamps the IGT's collector supply to the dc bus.

The peak full-load line current specified by the motor manufacturer determines the maximum steady-state current that each transistor must switch. You must convert this RMS-specified current to peak values to specify the proper IGT. If the input voltage regulator had a fixed output voltage and a constant frequency, each IGT would be required to supply the starting locked-rotor current to the motor. This current could be as much as 15 times the full-load running current.

It's impractical, however, to rate an inverter based on locked-rotor current. You can avoid this necessity by adjusting the switching regulator's output voltage and by providing a fixed output-current limit slightly higher than the maximum full-load current. This way, the current requirements during start-up will never exceed the current capability of an efficiently sized inverter.

For example, consider a 2-hp, 3-phase induction motor specifying V_L at 230V RMS and full-load current (I_{LFL}) at 6.2A RMS. For the peak current of 8.766A, you can select IGT type D94FR4. This device has a reverse-breakdown SOA (RBSOA) of 10A, 500V for a clamped inductive load at a junction temperature of 150°C. A 400V IGT could also do the job, but the 500V choice gives an additional derating safety margin. You must set the current limit at 9A to limit the in-rush current during start-up. Note that thanks to the IGT's adequate RBSOA, you don't need turn-off snubbers.

Use 6-Step Drive For Speed-Invariant Torque

Figure 10A shows the inverter circuit configured for this example. Diodes D_1 through D_6 carry the same peak current as the IGTs; consequently, they're rated to handle peak currents of at least 8.766A. However, they only conduct for a short time (15° to 20° of 180°), so their average-current requirement is relatively small.

External circuitry can control the IGT's current fall time. Resistor R controls t_{F1} Figure 10B; there's no way to control t_{F2}, an inherent characteristic of the selected IGT. In this example, a 4.7-kΩ gate-to-emitter resistor provides the appropriate fall time. The choice of current-limiting inductor L_1 is based on the IGT's overload-current rating and the action time (the sum of the sensor's sensing and response time and the IGT's turn-off time) in fault conditions.



FIGURE 10A. COMPONENT SELECTION IS IMPORTANT. THE IGT SELECTED CIRCUIT HANDLES 10A, 500V AT 150°C. THE ANTI-PARALLEL DIODES HAVE A SIMILAR CURRENT RATING.



FIGURE 10B. SELECT R TO YIELD THE DESIRED TURN-OFF TIME. FINALLY, L1'S VALUE DETERMINES THE FAULT-CONDITION ACTION TIME.

You could use a set of flip flops and a multivibrator to generate the necessary drive pulses and the corresponding 120° delay between the three phases in Figure 10's circuit. A voltage-controlled oscillator serves to change the inverter's output frequency. In this circuit, IGTs Q_1, Q_3 and Q_5 require isolated gate drive; the drive for Q_2, Q_4 and Q_6 can be referred to common. If you use optocouplers for isolation, you'll need three isolated or bootstrap power supplies (in addition to the 5V and 24V power supplies) to drive the IGTs. Another alternative is to use transformer coupling.

165° Conduction Prevents Shoot-Through

Consider, however, using Figure 11A's novel, low-cost circuit. It uses a piezo coupler to drive the isolated IGT. As noted, the coupler needs a high-frequency square wave to induce mechanical oscillations in its primary side. The 555 oscillator provides the necessary 108-kHz waveform; its output is gated according to the required timing logic and then applied to the piezo coupler's primary. The coupler's rectified output drives the IGT's gate; the 4.7kW gate-to-emitter resistor provides a discharge path for C_{GE} during the IGT's turn-off. The circuit's logic-timing diagram is shown in Figure 11B.



FIGURE 11A. PROVIDING PROPERLY TIMED DRIVE TO THE IGTS, THE CIRCUIT USES PIEZO COUPLING TO THE UPPER POWER DEVICE. THE 3-TRANSISTOR DELAY CIRCUIT PROVIDES THE NEEDED 15° LAG TO THE LOWER IGT TO AVOID CROSS CONDUCTION.



FIGURE 11B. THE TIMING DIAGRAM SHOWS THE 555'S 108-KHZ DRIVE TO THE PIEZO DEVICE AND THE LATTER'S SLOW RESPONSE.

The piezo coupler's slow response time Figure 12A contributes approximately 2° to the 15° to 20° turn-on/turn-off delay needed to avoid shoot-through in the complementary pairs. The corresponding collector current is shown in Figure 12B. C_1 and its associated circuitry provide the remaining delay as follows.



FIGURE 12A. THE PIEZO COUPLER'S SLOW RESPONSE IS NOT A DISADVANTAGE IN THIS ARTICLE'S CIRCUIT. IN FACT, IT CONTRIBUTES 2° TO THE REQUIRED 15° TURN-ON/TURN-OFF DELAY.

TRACE	VERTICAL	HORIZONTAL
A	5V/DIV	200µSEC/DIV
B	5V/DIV	200µSEC/DIV



FIGURE 12B. THE DRIVEN IGT'S COLLECTOR CURRENT IS SHOWN.

TRACE	VERTICAL	HORIZONTAL
A	3A/DIV	200µSEC/DIV
B	5V/DIV	200µSEC/DIV

When Q_3's base swings negative, C_1 - at this time discharged - turns on Q_5. Once C_1 is charged, Q_5 turns off, allowing a drive pulse to turn the IGT on. When Q_7's base goes to ground, Q_4 turns on and discharges C_1, initiating the IGT's turn-off. Figure 13 shows the motor current and corresponding line voltage under light-load Figure 12A and full-load Figure 12B conditions.



FIGURE 13A. MOTOR CURRENT AND VOLTAGE ARE SHOWN HERE, FOR LIGHT LOADS

TRACE	VERTICAL	HORIZONTAL
A	1A/DIV	1mSEC/DIV
B	50V/DIV	1mSEC/DIV



FIGURE 13B. MOTOR CURRENT AND VOLTAGE ARE SHOWN HERE, FOR HEAVY LOADS.

TRACE	VERTICAL	HORIZONTAL
A	3A/DIV	2mSEC/DIV
B	100V/DIV	2mSEC/DIV

To complete the design of the 6-step motor drive, it's necessary to consider protection circuitry for the output IGTs. The drive receives its power from a switching supply already containing provisions for protection from line over-voltage and under-voltage and transient effects. However, you still have to guard the power switches against unwanted effects on the output lines and the possibility of noise or other extraneous signals causing gate-drive timing errors.

The best protection circuit must match the characteristics of the power switch and the circuit's bias conditions. The IGT is very rugged during turn-on and conduction, but it requires time to dissipate minority carriers when turning off high currents and voltages. An analysis of the possible malfunction conditions shows that a current-sensing over current-protection circuit (combined with a di/dt-limiting inductor) provides the most complete protection.

Tailor R_{GE}'s Value To Avoid Latch-up

To protect against turn-on into a shorted output, you must coordinate the response time of the sensing circuit and the di/dt-limiting inductance. Moreover, the sensing must be accurate, allow tight control, and have low losses and low cost. The system in Figure 14 uses such a sensor - a 2mΩ resistor formed from 1 inch of #24 AWG copper wire with Kelvin contacts. The voltage across this resistor is chopped and ac-amplified, using the 108-kHz gate-supply oscillator as a timing source.

Low-Cost Sensor Monitors Load Current

Amplified signals exceeding 1V p-p amplitude set a latch, removing gate drive from the IGTs and simultaneously turning off the switching regulator via the 3524 control IC. Automatic reset occurs after 10 msec, and it repeats if the line current stays below the set limit during the high-voltage supply's turn-on. If the restarting line current is higher than normal, the circuit latches off during the first reset attempt and stays off until the mains voltage shuts down.

The chopped current-sensing technique proves less costly and performs better than Hall-effect sensing systems. Figure 15 gives a detailed schematic of the protection circuitry. It has sufficient bandwidth to provide a 10μsec system response time and features ±2% reproducibility. The circuit is cost effective, easily meets system accuracy and speed requirements, and operates from the system's frequency source and power supply (adding only 0.5W dissipation). The dominant cost-determining factors are the di/dt inductor and the associated flyback diode (required for most protection schemes anyway).

An overview of the protection circuit starts at the current-sensing resister in the high-voltage supply's ground return Figure 15A. The two H11F3 bilateral analog FET optoisolators chop the voltage across the resistor at a 50% duty cycle.

The H11F3s' inputs are driven by a square wave derived from a 2-transistor bistable multivibrator that's clocked from the 108kHz 555 timer Figure 15B serving as the piezoelectric couplers drive source.

The chopped voltage waveform, a square wave of 1mV peak amplitude per ampere of summed motor current, is amplified 50 to 100 times by a 2-transistor amplifier; its peak value is then compared to a 1V reference via a Darlington-SCR comparator. The temperature coefficients of the reference and comparator compensate for the copper-wire sensing resistors TCR (approximately 400 ppm/°C). Note, however, that you can change the TC characteristics to suit a particular system's temperature requirements.

If the amplified signal exceeds the comparator's reference level, the SCR latches on, drawing the lower IGT power switches' gates Low (via the steering diodes) and turning the two H11AV2 optoisolators on. These isolators, featuring extremely low dielectric capacitance, remove the 108kHz signal from the piezo couplers' inputs, thereby halting power flow to the upper IGTs' gates. The isolators also supply 5V to the shutdown pin on the 3524 regulator Figure 15C that controls the variable high-voltage supply, thereby turning the inverters' input power off.

Providing three independent shutdown functions (lower and upper IGTs and high-voltage supply) yields foolproof protection from any foreseeable failure. An RC network times the protection circuit's reset (an action effected by firing an ST4 pnpn threshold switch) by using the timing capacitor to turn the SCR comparator off. If the load current remains above limit during the restart time, both the ST4 and the SCR remain on, preventing the reset from repeating. This action ensures permanent shutdown and prevents repeated power cycling of the power switches under shorted-load conditions.



FIGURE 14. THE LOWEST COST SENSOR IMAGINABLE, A PIECE OF COPPER WIRE SERVES AS THE CURRENT MONITOR IN THIS SYSTEM. THE CHOPPED AND AMPLIFIED VOLTAGE DROP ACROSS THE WIRE TRIGGERS A GATE-DRIVE SHUT-OFF CIRCUIT UNDER FAULT CONDITIONS.

FIGURE 15A. THIS ALL-ENCOMPASSING PROTECTION SYSTEM PROVIDES THREE INDEPENDENT SHUTDOWN FUNCTONS - ONE EACH FOR THE UPPER AND LOWER IGTS AND THE HIGH-VOLTAGE SUPPLY.



FIGURE 15B. THIS CIRCUIT PROVIDES CHOPPER DRIVE FOR THE COPPER-WIRE SENSOR IN FIGURE 15A.

FIGURE 15C. SHOWS THE HIGH-VOLTAGE SHUTDOWN CIRCUIT.

Latch-Up: Hints, Kinks and Caveats

The IGT is a rugged device, requiring no snubber network when operating within its published safe-operating-area (SOA) ratings. Within the SOA, the gate emitter voltage controls the collector current. In fact, the IGT can conduct three to four times the published maximum current if it's in the ON state and the junction temperature is +150°C maximum.

However, if the current exceeds the rated maximum, the IGT could lose gate control and latch up during turn-off attempts. The culprit is the parasitic SCR formed by the pnpn structure shown in Figure 16. In the equivalent circuit, Q_1 is a power MOSFET with a normal parasitic transistor (Q_2) whose base-emitter junction is shunted by the low-value resistance R_1.





FIGURE 16. THE IGT'S PARASITIC SCR IS RESPONSIBLE FOR THE DEVICE'S LATCH-UP CHARACTERISTICS.

For large current overloads, the current flowing through R_1 can provoke SCR triggering. In the simplest terms, R_1 represents the equivalent of a distributed resistor network, whose magnitude is a function of Q_2's V_{CE}. During normal IGT operation, a positive gate voltage (greater than the threshold) applied between Q_1's gate and source turns the FET on. The FET then turns on Q_3 (a pnp transistor with very low gain), causing a small portion of the total collector current to flow through the R_1 network.

To turn the IGT off, you must reduce the gate-to-emitter voltage to zero. This turns Q_1 off, thus initiating the turn-off sequence within the device. Total fall time includes current-fall-time one (t_{F1}) and current-fall-time two (t_{F2}) components. The turn-off is a function of the gate-emitter resistance, Q_3's storage time and the value of V_{GE} prior to turn-off. Device characteristics fix both the delay time and the fall time.

Forward-Bias Latch-Up

Within the IGT's current and junction-temperature ratings, current does not flow through Q_2 under forward-biased conditions. When the current far exceeds its rated value, the current flow through R_1 increases and Q_3's V_{CE} also increases because of MOSFET channel saturation. Once Q_3's $I_C R_1$ drop exceeds Q_2's $V_{BE(ON)}$, Q_2 turns on and more current flow bypasses the FET.

The positive feedback thus established causes the device to latch in the forward-biased mode. The value of I_C at which the IGT latches on while in forward conduction is typically three to four times the device's maximum rated collector current. When the collector current drops below the value that provokes Q_2 turn-on, normal operation resumes if chip temperature is still within ratings.

If the gate-to-emitter resistance is too low, the Q_2-Q_3 parasitic SCR can cause the IGT to latch up during turn-off. During this period, R_{GE} determines the drain-source dV/dt of power MOSFET Q_1. A low R_1 causes a rapid rise in voltage - this increases Q_2's V_{CE}, increasing both R_1's value and Q_2's gain.

Because of storage time, Q_3's collector current continues to flow at a level that's higher than normal for the FET bias. During rapid turn-off, a portion of this current could flow in Q_2's base-emitter junction, causing Q_2 to conduct. This process results in device latch-up; current distribution will probably be less uniform than in the case of forward-bias latch-up.

Because the gains of Q_2 and Q_3 increase with temperature and V_{CE}, latching current - high at +25°C - decreases as a function of increasing junction temperature for a given gate-to-emitter resistance.

How do you test an IGT's turn-off latching characteristic? Consider the circuit in Figure 17. Q_1's base-current pulse width is set approximately 2µsec greater than the IGT's gate-voltage pulse width. This way, the device under test (DUT) can be switched through Q_1 when reverse-bias latch-up occurs. This circuit allows you to test an IGT's latching current nondestructively.

The results? Clamped-inductive-load testing with and without snubbers reveals that snubbering increases current handling dramatically: With RGE =1kΩ, a 0.02µF snubber capacitor increases current capability from 6A to 10A; with RGE = 5kΩ, a 0.09µF snubber practically doubles capacity (25A vs 13A).

Conclusions? You can double the IGT's latching current by increasing RGE from 1kΩ to 5kΩ, and double it again with a polarized snubber using CS < 0.1µF. The IGT is therefore useful in situations where the device must conduct currents of five to six times normal levels for short periods.

Finally, you can also use the latching behavior to your advantage under fault conditions. In other words, if the device latches up during turn-off under normal operation, you could arrange it so that a suitable snubber is switched electronically across the IGT.



FIGURE 17. USE THIS LATCHING-CURRENT TESTER TO TEST IGTS NONDESTRUCTIVELY. Q_1'S BASE-DRIVE PULSE WIDTH IS GREATER THAN THAT OF THE IGT'S GATE DRIVE, SO THE IGT UNDER TEST IS SWITCHED THROUGH Q_1 WHEN REVERSE-BIAS LATCH-UP OCCURS.

PARALLEL OPERATION OF INSULATED GATE TRANSISTORS

Author: Sebald R. Korn, Consulting Applications Engineer

In the November issue of Powertechnics, the general considerations of paralleling semiconductor switches were presented. Some of the important factors include the characteristics of different types of load reactances and the action of the switching device during its turn-on delay, rise time and turn-off delay times. Different types of switching devices must be handled differently when operated in parallel. Power bipolar transistors, SCRs, MOSFETs and IGTs all have different characteristics which must be taken into consideration. The IGT transistor combines the high input impedance, voltage controlled turn on/turn off capabilities of power MOSFETs and the low on-state conduction losses of bipolar transistors. Like MOSFETs, the output characteristics of IGTs are generated by plotting collector-emitter current, collector-emitter voltage and gate voltage. Unlike the MOSFET, there is an offset voltage generated by the collector-emitter junction of the npn transistor. However, once this offset is overcome, the effective on-resistance in the saturation region is much lower for the IGT than for the MOSFET. A steady state equivalent circuit is shown in Figure 1. Total device current equals MOSFET current (I_{MOS}) plus bipolar current (I_{BIT}) and since the MOSFET current is the base current of the pnp, these current components are related by the gain of the pnp.



FIGURE 1. N-CHANNEL IGT™ TRANSISTOR STEADY STATE EQUIVALENT CIRCUIT

To understand the unusual behavior of its temperature coefficient, negative at low current, almost zero at normal current, and positive at high current, we analyzed the IGT by treating the two branch currents comprising the conduction path as two separated devices. The IGT's on-state voltage drop is composed of the MOSFET voltage drop plus the bipolar V_{BE} drop apparently parallel by a pnp-transistor. Note that the only part of the bipolar in parallel to the MOSFET and modulation resistance is the base-collector junction, but the base-emitter junction is common to both branches.

We also know from measurements, the MOSFET's temperature coefficient in the epi-resistance is positive. We know further that as the device temperature increases, the bipolar transistor's gain increases, the V_{BE} drop decreases, which both tend to reduce on-voltage drop. On the other hand, the MOSFET and epi-resistance voltage drop will increase with temperature, tending to increase on-voltage voltage.

These effects cancel and the net result is that the IGT exhibits much less variation of on-voltage voltage with temperature than either bipolars or MOSFETs. The temperature coefficient goes from a bipolar like negative (at low currents) to zero (at rated current) and to a MOSFET-like positive coefficient as current density increases (Figure 2).



FIGURE 2. V_{CE} vs T_A OF IGT™, AT DIFFERENT COLLECTOR CURRENT

Turn-On Switching Performance

Like the MOSFET, the IGT gate presents a capacitive load to the drive circuit. The IGT capacitive elements and their typical variation with voltage is analogous to the MOSFET, hence the IGT turn-on interval can be divided into three distinct regions (refer to Figure 3). In region I, the input capacitance is charged until the gate voltage reaches the value needed to initiate collector current conduction. In region II, turn-on is essentially completed as the collector voltage falls

8 APPLICATION NOTES

Copyright © Harris Corporation 1993

rapidly to the 10% level. The effective capacitance increases dramatically in this region due to the Miller effect. In region III, the collector voltage slowly settles to its saturation level. At the start of Section III, the effective input capacitance remains high because as the collector voltage is driven below the gate voltage, the polarity of the collector gate voltage reverses and C_{GC} increases dramatically. When the collector reaches the saturation voltage level, the gate rises to the gate-emitter supply level (typically 15 volts).



RESISTIVE



INDUCTIVE WITH DIODE RECOVERY

FIGURE 3. IGT™ TRANSISTOR TURN ON WAVEFORM

Turn-Off Switching Performance

The turn off interval is also composed of three regions as shown in Figure 4 for the case of an inductive load. Region I represents the discharge of the gate to the point where the gate voltage just sustains the collector current.

Region II corresponds to reversing the voltage on C_{GC} whose value is very high at this point. The gate voltage changes very little during this period and the collector-emitter voltage begins to rise slightly. Taken together, regions I and II represent a turn-off delay. Referring back to the equivalent circuit of Figure 1 when the device is fully on, the MOSFET voltage prevents the base-collector junction of the pnp from becoming forward biased. Thus the pnp contributes no significant storage time delay during turn off. In region III, the collector voltage rises rapidly at a rate controlled by the amount of current supplied by the gate drive to reverse charge C_{GC}.

The turn off current fall exhibits two distinct phases: an initial fast drop followed by a slow exponential fall. The initial fast drop is due to the fast cutoff of the MOSFET current. After the MOSFET channel cuts off, the pnp transistor undergoes an open base turn off. The gate drive circuit only controls the initial turn off delay and the slope of the MOSFET current fall by how fast it withdraws gate charge. The pnp exponential turn off tail is a characteristic of the device design.



FIGURE 4. IGT™ TRANSISTOR TURN OFF WAVEFORMS

Device Design To Optimize Turn Off

The bipolar current tail was the cause of the excessive switching times of the first-generation IGT. Turn off of the pnp transistor is a function of the stored base charge and the lifetime of carriers in the base region.

Shortening the pnp turn-off time involves decreasing the bipolar current component and/or reducing the carrier lifetime. The carrier recombination rate can be reduced by localized techniques such as electron or proton irradiation. In addition to a faster decay rate, an irradiated device will have a power pnp gain. By decreasing the bipolar current component, the MOSFET current and the amount of initial drop in the turn-off waveform both increase, resulting in a substantially lower current level for the bipolar decay.

Turn-Off SOA Optimization

The dynamic equivalent circuit of the IGT includes a parasitic pnp thyristor (Figure 5). When the sum of the current gains of the npn and pnp exceeds one, the four layer pnp structure latches on and gate control is lost. The npn is effectively shorted by the emitter metal but there is a finite well resistance, P_{WELL}, below the surface. The npn gain is very low until sufficient current flows through P_{WELL} to exceed its V_{BE} threshold. Thus, $V_{BE(ON)} = (I_{WELL})\ (P_{WELL})$ provides a latching criteria.

The R_{WELL} resistance increases with temperature due to falling carrier mobility in the P_{WELL} region. The I_{WELL} current is the pnp collector current and hence depends upon the pnp gain. I_{WELL} can be increased dramatically by displacement currents from high dv/dt. Increased temperature causes increased pnp gain and hence increased I_{WELL}. The $V_{BE(ON)}$ threshold will decrease with increasing temperature.

Clearly, high-temperature, fast turn-off of an inductive load represents a worse case test. Second generation IGT are SOA limited and not latching-current limited. They will fail due to operation outside the power related current at 150°C under the fast (R_{GE} = 100Ω), inductive turn off conditions. This performance has been achieved by minimizing P_{WELL} through cell design and the addition of a deep p+ diffusion and by utilizing the buffer layer structure to lower pnp gain.



FIGURE 5. DYNAMIC EQUIVALENT CIRCUIT OF THE IGT™ TRANSISTOR

Results Of Paralleling IGT

From our experience with paralleling devices like bipolars and MOSFETs, there seemed to be no reason why IGTs should not perform reasonably well.

To perform the measurement, we used the IGT-4E10 and the IGT-4E11 both rated at I_C = 10A at T_C = 100°C and a V_{CE} = 500V. We also used a 20A device the IGT-6E21.

The parameters we considered important for parallel operation, the saturation voltage $V_{CE(SAT)}$ which we measured at different current levels and a gate voltage V_{GE} = 14V. Gate threshold voltage ($V_{G(TH)}$) which we measured at 250µA and 1A (at that level, we can call it an input voltage versus output current) and transconductance (G_{FS}).

TABLE 1

NO.	$V_{CE(SAT)}$ 10A	$V_{G(TH)}$ 1A	G_{FS}	I	T_{DELAY} ON	T_R	T_{DELAY} OFF	T_F
44	2.35	5.38	4.3	10.5	51	225	250	402
48	2.55	5.50	3.8	9.5	51	236	230	381
Δ%	85%	22%	13%	10%	0%	4.8%	8.6%	5.5%



DEVICE 44/48 (2A/DIV 2µs/DIV)

The circuit we used consisted of HP pulse generators 222 and 214A driving a logic gate (7402N) and the memory driver D50026 connected to the gate through resistors R_1 and R_2 to the gate of the IGT, a Tektronix scope 7854 and current probes 6021 and 6302.

Device 44 and 48 were selected as an average combination and deltas of the different parameters can be seen in Table 1. Parallel operation is good, delta I = 1A at 9.5A and 10.5A in each device. We see clearly the FET and bipolar turn off.

The same devices were used to increase the current to about 40A, checking for latching problems, which did not occur.

We then changed the gate resistor from 50Ω to 4.7Ω and increased case temperature to the rated 150°C. Still no problems became apparent. Note that the peak current was over four times the rated continuous current.

The same pair was also used to switch on an inductive load (L = 182µH). Excellent parallel operation is achieved with this combination. Even 500ns resolution did not reveal any problems.

The first interesting combination 14 specified T_{FMAX} = 1µs and 15 specified t_{FMAX} = 605µs. The trade-off in switching speed versus $V_{CE(SAT)}$ can be seen in Table 2.

TABLE 2A

NO.	$V_{CE(SAT)}$ 10A	$V_{G(TH)}$ 1A	G_{FS}	I	T_{DELAY} ON	T_R	T_{DELAY} OFF	T_F
19	2.15	5.55	4.7	10.2	58	244	277	835
20	2.15	4.95	4.3	9.8	46	252	269	871
Δ%	0%	12%	9%	4%			2.9%	4.3%



DEVICE 14/15 60% DIFFERENCE ~ $V_{CE(SAT)}$ AND LARGE DIFFERENCE IN SWITCHING TIME

Excellent parallel operation is achieved with this combination, even the 500ns resolution does not reveal any problems.

Device 20 having the lower $V_{CE(SAT)}$ and lower $V_{G(TH)}$ is taking the higher share of current. Both parameters $V_{CE(SAT)}$ and $V_{G(TH)}$ are important in the overall performance. Turn off

showing is excellent, but the 500ns time scale shows the result of the difference in the t_{DELAY} off, of 23ns and the difference in device 15 and 16, are the devices having low $V_{CE(SAT)}$ and long turn off times. If paralleled with the proper device (same type), excellent parallel operation is achieved.

TABLE 2B

NO.	$V_{CE(SAT)}$ 10A	$V_{G(TH)}$ 1A	G_{FS}	I	T_{DELAY} ON	T_R	T_{DELAY} OFF	T_F
14	2.25	5.75	4.3	6.0	53	264	246	750
15	1.40	5.35	5.7	14.8	54	228	436	4317
Δ%	60%	7%	32%	47%	1.8%	16%	102%	575%



CURRENT SHARING OF DEVICE 19/20 (2A/DIV, 5µs/DIV)

Note that 15 paralleled before with the much faster 14 showing extremely poor current sharing.

The 38 and 48 were paralleled to show an inductive load and the recovery current of diode. This is a realistic waveform found in many applications.

Here we paralleled two 20A IGT transistors. Also excellent current showing which is confirmed at the 500µs/div time scale in.

We paralleled the device 50 and 14 which have a relatively large delta 78% in fall time.

They can be operated in parallel and share much better than we might expect. The large deltas in fall time are the result of the relatively large delta at the current tail in comparison to the rest of the fall time.

TABLE 3

NO.	$V_{CE(SAT)}$ 10A	$V_{G(TH)}$ 1A	G_{FS}	I	T_{DELAY} ON	T_R	T_{DELAY} OFF	T_F
14	2.25	5.75	4.3	9.2	53	264	246	750
15	2.15	4.95	4.3	10.4	46	252	269	871
Δ%	5%	16%	0%	13%			9.3%	16%



CURRENT SHARING OF DEVICE 14/20 (2A/DIV, 5µs/DIV)

Conclusion

All the conventional wisdom applied in the past to parallel bipolar type devices and MOSFET type devices can be applied to parallel operation of IGT Transistors.

1. $V_{CE(SAT)}$ voltage should be compared at rated current and should not exceed approximately 20% difference.
2. Gate threshold voltage which we measured and compared is important, but could be replaced by V_{GATE} vs I_C at rated current. Maximum differences should not exceed 10-20%.
3. Transconductance g_{FS} differences are not as critical as assumed and may be ignored.
4. $t_{D(ON)}$ and rise time are important for current sharing when switching resistive or inductive loads with reverse recovery currents at turn on, but tolerances are small, seldom posing a problem. Check FBSOA. Note that the fastest device takes most of the current. Emitter inductors can be inserted.
5. $t_{D(OFF)}$ and fall time show also small tolerances, but don't seem to pose a problem. Different device types and different manufacturers should never be paralleled. Note that the slowest device takes most of the current. Removal rate of gate voltage may become a factor. Emitter inductors less than 100µH show excellent results [3].
6. Circuit layout should be mechanically and electrically symmetrical. All lead length and differences in lead length become a factor (12-15nH/inch). Separate the gate circuit from the collector circuit (to avoid magnetic coupling).

7. Always use separate gate resistor to avoid oscillation. We did not see a problem of rated current but we have not made sufficient measurements to insure no problems.
8. Close thermal coupling is recommended (common heat-sink) resulting in only small differences in junction temperature.



FIGURE 6. TEST CIRCUIT TO EVALUATE PARALLEL OPERATION OF IGT™ TRANSISTOR

The IGT's key parameters show relatively close distribution making it difficult to establish exact limits for parallel operation but following the above recommendations will give very good results. Additional measurements were made and in no instances did I exceed 2.5A.

IGT Transistors can be paralleled with a relatively small amount of difficulty. Some current derating may be advisable, which tends to improve current sharing. (We can see on the inductive switching waveform up to 6A sharing is almost perfect.)

In the future, switching modules rated at 100A and 200A or higher having blocking voltages of 500V or 1200V are realistic possibilities.



FIGURE 7. PROBLEM GATE CONNECTION

References

[1] SCR Manual, 6th Edition, General Electric Semiconductor Department, Auburn, New York, Chapter 6.2, Parallel Operation of SCR's.

[2] Use Equations to Parallel Transistors. Otto R. Buhler, IBM, Boulder, Colorado, Electronics Design 4, February 15,1977.

[3] Parallel Operations of Power Transistors in Switching Applications. Sebald R. Korn, General Electric Company, Application Note 660.39, 10/79.

[4] Paralleling Switching Bipolar Power Transistors, J. T. Hutchinson, PCIM, September 1985.

[5] Paralleling High Current Darlingtons, Warren Schulz, Motorola, Phoenix, Arizona, Powertechnics Magazine, December1985.

[6] Paralleling Power MOSFET's in Switching Applications, by Kim Gauen, Motorola, Application Note AN-918, 1984.

[7] Parallel Operation of MOSFET's in DC-DC Converters, Rudy Severns, Siliconix, Powertechnics Magazine, June 1985.

[8] A Chopper for Motor Speed Control Using Parallel Connected Power HEXFET's™, by S. Clemente, B. Pelly, IR.

[9] MOS Power Applications Handbook, Siliconix, Inc., Chapter 5.3, Parallel Operation of Power MOSFET's (TA84-5).

[10] Motor Control Applications of Second Generation IGT Power Transistors, by Donald J. MacIntyre, Jr., Application Note 200.95.

[11] Non-destructive Forward Biased Second Breakdown Testing, No. 78-3, by Sebald Korn, Internal General Electric Report.

TABLE 4. RESULTS OF PARALLELING IGT™ TRANSISTORS

DEVICE NUMBER	$V_{CE(SAT)}$ AT V_{GE} = 14V			GATE THRESHOLD		TRANS-CONDUC-TANCE G_{FS}	RESISTIVE		INDUCTIVE	
	2A	5A	10A	250µA	1A		T_{DELAY} ON	T_R	T_{DELAY} OFF	T_F
TO-3 LOT 14353										
37	1.42V	1.82V	2.30	3.60V	5.50	4.3	51ns	230ns	23ns	390
38	1.54	2.05	2.70	3.70	5.75	4.2	53	253	230	427
42	1.4	1.78	2.25	3.75	5.60	5.4	45	223	226	421
44	1.42	1.82	2.35	3.50	5.38	4.3	51	225	250	402
47	1.50	1.98	2.60	3.75	5.75	4.2	58	238	226	422
48	1.49	1.94	2.55	3.50	5.50	3.8	51	236	230	381
50	1.45	1.87	2.40	3.62	5.60	4.4	58	232	240	389
Δ MAX			0.45		0.25	1.6				

DEVICE NUMBER	$V_{CE(SAT)}$ AT V_{GE} = 14V			GATE THRESHOLD		TRANS-CONDUC-TANCE G_{FS}	RESISTIVE		INDUCTIVE	
	2A	6A	10A	250µA	1A		T_{DELAY} ON	T_R	T_{DELAY} OFF	T_F
TO-3 LOT 14933.1 — IGT 6E11										
13	1.34	1.79	2.13	3.70	5.90	4.7	55	261	277	808
14	1.37	1.85	2.25	3.94	5.75	4.4	53	264	246	750
19	1.32	1.78	2.15	3.75	5.55	4.7	58	244	277	835
20	1.30	1.78	2.15	3.10	4.95	4.3	46	252	269	871
Δ			0.18		0.8	0.4				
TO-3 LOT (X) — IGT 6E10										
15	0.95	1.20	1.40	4.00	5.35	5.7	54	228	496	4317
16	0.96	1.21	1.42	3.95	5.30	5.7	58	227	515	4190

PARALLEL OPERATION OF SEMICONDUCTOR SWITCHES

Sebald R. Korn, Consulting Applications Engineer

In uninterruptable power supplies demands for current handling capability to meet load current requirements plus margins for overload and reliability purposes often exceed the capability of the largest semiconductor device type considered and paralleling may become an attractive alternative. All switching power semiconductors starting with SCR's [1], bipolar transistors [2-4] darlingtons [5] and field effect transistors [6-10], have been successfully paralleled, but proper precaution had to be taken. We will review some of these methods, describe the characteristics of the insulated gate transistors, and show the proper methods to operate this relatively new family of devices in parallel.

All semiconductor circuits using parallel connected devices to switch a higher load current can easily be analyzed by using Kirchoff's law. As long as all voltage drops in the parallel branches are equal, the currents through the branches are equal.

This sounds sensible and logical, but as soon as we consider the different stages every switching device has to assume and we consider the parameters of each switching device which guarantees equal voltage drops in the branches over the required temperature range and over the duration of the switching cycle, complications begin to appear.

At first glance, each switching device has only two functional states, an "off- state" and an "on-state". But by closer examination, we have to consider how we get from "off" to "on" and back to "off", the "dynamic" area of the switching waveform (Figure 1). The dynamic area is only a fraction of the total waveform, but it is by far the most important when it comes to parallel operation.

In power electronics, there are three different load types; resistive, capacitive, and inductive. The resulting waveforms are sufficiently different to require either different switching devices or the circuit designer may have to change the switching circuit to meet the different requirements, especially when devices are operated in parallel.

Off-State

The off-state is probably the least demanding state in parallel operation of semiconductor devices. As long as leakage current is low, even differences of more than 100% would not create any difficulties.

On-State

The on-state is again a relatively uncritical and uneventful period (Figure 2). Most devices in switching applications are overdriven and differences in gain or transconductance do not translate into proportional output current.



FIGURE 1. SWITCHING WAVEFORM DEFINITIONS.

Copyright © Harris Corporation 1993

Even if a bipolar device takes a larger share of the total current, the rapid fall-off in gain and the increase in V_{SAT} as it takes the higher share will prevent disaster. Thermal runaway in bipolar applications is not as frequent as we may believe [2-4].

For bipolar devices, the parameter having a clear negative temperature coefficient is V_{BE}. $V_{CE(SAT)}$, on the other hand, can have positive or negative temperature coefficient depending on the device type (npn or pnp) and operating point.

The ease of paralleling of power FETs has been pointed out by many authors [6-9], and has been demonstrated in many applications, although each application requires analysis of both dynamic and static sharing.



FIGURE 2. ON TIME OF SWITCHING WAVEFORM AND CONTROLLING PARAMETERS.

Turn-On Delay Time

Turn-on delay time is the time from where the control signal is applied, reaches 10% amplitude, to the point where the switched current rises to the 10% amplitude (Figure 3).



FIGURE 3. DEFINITION OF TURN-ON, DELAY TIME, $T_{D(ON)}$ AND CONTROLLING PARAMETERS.

Fortunately, differences is turn-on delay are relatively small. Although this delay is significant in large-area SCR's, but it is much less a problem with bipolars or power FET's. It is less important when switching inductive loads, but should be monitored when devices to be paralleled switch resistive load, discharge capacitor or have to carry the recovery current of a diode.

Needless to say, it is desirable to have small turn-on delays for parallel operation. To reduce deltas in $t_{D(ON)}$, it is advisable to drive devices with fast rising control signals and use devices from the same mask design. The same device type number does not guarantee that they are made from the same mask design. Therefore, devices from different manufacturers should not be intermixed.

Rise Time

Rise time is an interesting part of the switching waveform (Figure 4). The device operates in an analog domain, although for a very short time, but nevertheless, analog.



FIGURE 4. RISE TIME OF L_{OUT} WAVEFORMS AND PARAMETERS INFLUENCING IT.

Again, transconductance and junction temperature become important considerations, but junction temperature differences as a result of rise time differences are relatively small. Inductors inserted into the emitter lead on bipolars, source lead on FET's or cathode lead on diodes, can be extremely effective [3]. All differences in turn-on delay and rise time become visible at thin part of the waveform. Differences which may exist, although small, require the evaluation of the forward biased safe operating area (FBSOA).

In most cases, transistors have almost rectangular FBSOA for the short durations they remain in the analog domain of the turn-on period. Problems seldom exist, but precautions should not be ignored either.

Note that the device with the shortest turn-on delay and the shortest rise-time will take most of the current. Most transistors have a negative temperature coefficient of input voltage and Miller effect feedback which can cause current begging if power dissipation is high during turn on.

Turn-Off Delay Time (Storage Time)

Turn-off delay time is the prelude to the most important part of the switching waveform, especially on bipolar devices (Figure 5). On bipolar devices, it is important to remove the stored charge as fast as possible, which may require more expensive drive circuitry. Especially on large power darlingtons, negative bias or baker clamps result in significant reduction of storage time and improve parallel operations.

The transition time of the base current signal from positive to negative (npn device) is important in the removal rate of the stored charge.



FIGURE 5. TURN-OFF WAVEFORM AND PARAMETERS INFLUENCING IT.

Fall Time

Parameters which reduce storage time will also reduce fall time (Figure 6). For paralleled devices, differences in turn-off delay or storage time will have a noticeable effect on fall time.

When inductive loads are turned off, the reverse biased safe operating area (RBSOA) must be considered on bipolar devices. Hot spot formation [11] which results in sudden reduction of the V_{BE} and further increase in I_B could result in permanent damage.



FIGURE 6. FALL TIME AND INFLUENCING PARAMETERS.

The Insulated Gate Transistor

The insulated gate transistor (IGT™) combines the high input impedance, voltage controlled turn on/turn off capabilities of power MOSFETs and the low on-state conduction losses of bipolar transistors, making it an ideal device for many power electronics switching control applications.

IGT Structure and Operation

The basic device structure is illustrated by the unit cell cross section of Figure 7. Like the MOSFET, the IGT consists of many individual cells connected in parallel. Processing of the IGT is similar to the vertical D-MOS technology used in MOSFETs. In the steady state, the n-channel IGT may be modeled as a bipolar pnp driven by an n-channel MOSFET. The MOSFET supplies base current to the pnp thus the MOSFETs gate voltage controls the total current.



FIGURE 7. UNIT CELL CROSS SECTION AND STEADY STATE EQUIVALENT CIRCUIT OF IGT TRANSISTOR.

In normal operation, the emitter is grounded, the collector biased positive and with no gate-emitter voltage applied; J1 is reverse biased. The device is in the forward blocking mode. When a positive voltage is applied to the gate with respect to the emitter, an inversion channel is formed under the gate and MOSFET current flows from the n+ source region into the n-epi-layer to become the base current for the pnp. Junction J2 becomes forward biased and the device enters the conduction state. Holes are injected from the bot-

tom percent region into the n-epi-layer. The injected minority carrier density is 100 to 1000 times higher that the doping level of the n-type epi-region. This conductivity modulation allows the IGT to operate at a forward conduction current density 20 times that of an equivalent MOSFET. It is primarily in the thick epi, high-voltage devices where conductivity modulation has its major impact to reduce on-resistance.

The typical output characteristics and the symbol of the IGT are shown in Figure 8. Like on MOSFETs, the output characteristics curves are generated by plotting collector emitter currents, collector emitter voltage. Unlike the MOSFET, there is an offset voltage generated by the collector emitter junction of the npn-transistor. However, once this offset is overcome, the effective on-resistance in the saturation region is much lower for the IGT than for the MOSEET.



FIGURE 8. OUTPUT CHARACTERISTICS AND CIRCUIT SYMBOL FOR N-CHANNEL IGT TRANSISTOR.

References

[1] SCR Manual, 6th Edition, General Electric Semiconductor Department, Auburn, New York, Chapter 6.2, Parallel Operation of SCR's.

[2] Use Equations to Parallel Transistors. Otto R. Buhler, IBM, Boulder, Colorado, Electronics Design 4, February 15,1977.

[3] Parallel Operations of Power Transistors in Switching Applications. Sebald R. Korn, General Electric Company, Application Note 660.39, 10/79.

[4] Paralleling Switching Bipolar Power Transistors, J. T. Hutchinson, PCIM, September 1985.

[5] Paralleling High Current Darlingtons, Warren Schulz, Motorola, Phoenix, Arizona, Powertechnics Magazine, December 1985.

[6] Paralleling Power MOSFET's in Switching Applications, by Kim Gauen, Motorola, Application Note AN-918, 1984.

[7] Parallel Operation of MOSFET's in DC-DC Converters, Rudy Severns, Siliconix, Powertechnics Magazine, June 1985.

[8] A Chopper for Motor Speed Control Using Parallel Connected Power HEXFET's™, by S. Clemente, B. Pelly, IR.

[9] MOS Power Applications Handbook, Siliconix, Inc., Chapter 5.3, Parallel Operation of Power MOSFET's (TA84-5).

[10] Motor Control Applications of Second Generation IGT™ Power Transistors, by Donald J MacIntyre, Jr., Application Note 200.95.

[11] Non-destructive Forward Biased Second Breakdown Testing, No. 78-3, by Sebald Korn, Internal General Electric Report.

MCT/IGBT/DIODES 9

HARRIS QUALITY AND RELIABILITY

PAGE

IN-PROCESS QUALITY CONTROL . . . 9-3

CONTROL OF OUTGOING PRODUCT . . . 9-3

RELIABILITY ASSURANCE . . . 9-3

THE RELIABILITY PROGRAM . . . 9-3

Product Design and Development . . . 9-3

Wafer HTRB . . . 9-3

Real Time Indicators (RTI) . . . 9-3

Requalification Program (RQP) . . . 9-3

Quality and Reliability Assurance

The ability to build and maintain the high levels of quality and reliability today, depends on inherent design and process capability, and not the degree of test and inspection. Both the design and production facilities for Power MOSFETs are totally new, with state-of-the-art equipment and process techniques which deliver this needed capability.

In-Process Quality Control

All critical phases of the highly automated power MOSFET manufacturing cycle have been characterized with respect to their intrinsic variability. Statistical limits have been established to give warning of abnormal process trends and fluctuations, based on this intrinsic capability. These limits are constantly tightened as the process improves and are well within the engineering specifications. The emphasis at Harris is to employ statistical methods at the point of control, rather than an inspection point at the end of a process.

Control of Outgoing Product

The quality control lot acceptance sampling of finished product is performed after manufacturing has performed 100% inspection of all specified electrical characteristics. The current sampling level is 0.1% AQL for electrical parameters, and is constantly being improved. However, due to tight parameter distributions gained through process control and inherent design capability, the average outgoing quality level (AOQ) to the customer has been in the order of 100 PPM (0.01%).

Reliability Assurance

Harris Semiconductor has a world-wide reliability program that helps to shape the direction of new product development, assures that the reliability level is maintained throughout the production cycle, and develops specific models to predict the reliability in the end-use application. In order to meet these objectives, a reliability facility is maintained at each manufacturing location for real-time feedback. A centralized reliability engineering organization develops all new test methods and supports new product/process development. Each group is fully trained in the reliability and applied statistics disciplines, as well as failure analysis, and are responsible for using these techniques to monitor and improve product capability.

The Reliability Program

The reliability-assurance program operates at all stages of production, using the following four-pronged approach:

Product Design and Development

During early development, initial product lots are characterized through accelerated reliability tests which establish the product capability. Once the design had been fine-tuned, multiple production runs are initiated and samples are subjected to a full range of standardized accelerated tests. All lots must meet pre-established reliability standards before any new design or process can be released for production.

Wafer HTRB

Harris Semiconductor has developed a totally unique in-line reliability test performed at the wafer level. Samples from each wafer lot receive a 24-hour +150°C bias life test to measure passivation integrity and surface cleanliness.

Real Time Indicators (RTI)

RTI's are short-duration accelerated-stress tests used to control the occurrence of specific failure mechanisms that can significantly affect product reliability. The stress levels are designed to induce failures, so that product-capability shifts can be detected and corrected. They are performed weekly at each manufacturing location. In this real-time method of determining reliability, a continuous flow of data is provided to indicate how well the manufacturing process is performing product.

TABLE 1. TYPICAL MOSFET RTI TESTS

TEST	CONDITIONS	PACKAGE	TYPICAL DURATION
Power Cycling	PD = 4.75W T_J = +35°C - 175°C (approx.)	Plastic	10 - 15K Cycles
Power Cycling	PD = 4.75W T_J = +35°C - 175°C (approx.)	TO-3	20 - 50K Cycles
D-S Bias Life	T_A = +150°C 80% of Drain Source	All	168 Hours
G-S Bias Life	G - S = 16V T_A = +150°C	All	168 Hours

Requalification Program (RQP)

Each product is requalified every six to twelve months to the same matrix of tests required for the initial production release. This operation measures the changes in the total capability of each MOSFET family to meet the original reliability design objectives. Table 2 is typical of the data generated for RQP.

TABLE 2. ACCELERATED POWER MOSFET TEST RELIABILITY SUMMARY

PACKAGE	TEST AND CONDITIONS	DURATION	CUM. HOURS OR CYCLES	% NON-FUNCTIONAL
All	Bias Life Drain-Source = 80% of rated T_A = +150°C	500 Hours	300,000	0.33
All	Bias Life Gate-Source = 16V, T_A = +150°C	500 Hours	270,000	0.00
All	Operating Life T_A = +150°C, Free Air	500 Hours	230,000	0.00
TO-31 TO-39	Thermal Cycling -65°C to +150°C	400 Cycles	133,600	0.30
TO-220	Thermal Shock -65°C to +150°C	400 Cycles	100,000	0.00
TO-31 TO-39	Power Cycling Delta T_J = +78°C PD = 56W (TO-3) or 2W (TO-39)	20,000 Cycles	5,480K	0.73
TO-220	Power Cycling Delta T_J = +135°C, PD = 4.75W	10,000 Cycles	1,850K	0.00
TO-220	Pressure Cooker	24 Hours	3,072	0.00

FAILURE RATE IN %/1000 HOURS AT 60% UCL			
TEST	T_A = +125°C	T_A = +90°C	T_A = +75°C
Bias Life	0.09	0.005	0.001
Operating Life	0.07	0.004	0.001

NOTE: Failure rate based on Nonfunctional performance in an operating mode, extrapolated from +150°C data using 1.0eV activation energy.

MCT/IGBT/DIODES 10

PACKAGING AND ORDERING INFORMATION

PAGE

HERMETIC GLASS PACKAGES 10-3

HERMETIC STEEL PACKAGES 10-4

PLASTIC PACKAGES 10-5

ORDERING INFORMATION

To order any part in this databook use full part number on the datasheet.

Hermetic Glass Packages



AL-3

AXIAL LEAD DIODE PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
Øb	0.048	0.052	1.22	1.32	-
ØD	0.170	0.250	4.32	6.35	-
E	-	0.300	-	7.62	-
L	1.000	-	25.40	-	-

NOTES:
1. No current JEDEC outline for this package.
2. Case is one piece glass, hermetically sealed.
3. Leads are solderable per MIL-STD-202, Method 208.
4. Color band (polarity symbol) indicates cathode connection.
5. Weight 0.04 ounces, 1.1 grams.
6. Controlling dimension: Inch.
7. Revision 1 dated 3-93.



AL-4

AXIAL LEAD DIODE PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
Øb	0.037	0.042	0.94	1.07	-
ØD	0.115	0.180	2.93	4.57	-
E	-	0.300	-	7.62	-
L	1.000	-	25.40	-	-

NOTES:
1. No current JEDEC outline for this package.
2. Case is one piece glass, hermetically sealed.
3. Leads are solderable per MIL-STD-202, Method 208.
4. Color band (polarity symbol) indicates cathode connection.
5. Weight 0.037 ounces, 1.04 grams.
6. Controlling dimension: Inch.
7. Revision 1 dated 3-93.



DO-204

JEDEC STYLE DO-204 AXIAL LEAD DIODE PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
Øb	0.028	0.034	0.72	0.86	-
ØD	0.100	0.150	2.54	3.81	-
E	-	0.240	-	6.09	-
L	1.000	-	25.40	-	-

NOTES:
1. Case is one piece glass, hermetically sealed.
2. Leads are solderable per MIL-STD-202, Method 208.
3. Color band (polarity symbol) indicates cathode connection.
4. Weight 0.02 ounces, 0.56 grams.
5. Controlling dimension: Inch.
6. Revision 1 dated 3-93.

Hermetic Steel Packages



NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-204AA outline dated 11-82.
2. Lead dimension (without solder).
3. Add typically 0.002 inches (0.05mm) for solder coating.
4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of seating plane.
5. Controlling dimension: Inch.
6. Revision 2 dated 6-93.

TO-204AA

JEDEC TO-204AA HERMETIC STEEL PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.310	0.330	7.88	8.38	-
A_1	0.060	0.065	1.53	1.65	-
Øb	0.038	0.042	0.97	1.06	2, 3
$Øb_1$	0.138	0.145	3.51	3.68	-
ØD	-	0.800	-	20.32	-
e	0.215 TYP		5.46 TYP		4
e_1	0.430 BSC		10.92 BSC		4
L	0.430	-	10.93	-	-
ØP	0.155	0.160	3.94	4.06	-
q	1.187 BSC		30.15 BSC		-
R	0.495	0.525	12.58	13.33	-
R_1	0.131	0.185	3.33	4.69	-
s	0.655	0.675	16.64	17.14	-

Plastic Packages



NOTES:
1. No current JEDEC outline for this package.
2. Leads are solderable per MIL-STD-750, Method 2026.
3. Polarity and input symbols marked on body.

BR-4

4 PIN BRIDGE RECTIFIER PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.245	0.255	6.23	6.47	-
A_1	0.285	0.315	7.24	8.00	-
b	0.018	0.022	0.46	0.55	-
b_1	0.035	0.045	0.89	1.14	-
c	0.009	0.011	0.23	0.27	-
D	0.120	0.130	3.05	3.30	-
E	0.320	0.335	8.13	8.50	-
e	0.300	0.350	7.62	8.89	-
e_1	0.195	0.205	4.96	5.20	-
e_2	0.055	0.075	1.40	1.90	-
L	0.150	0.185	3.81	4.69	-
L_1	0.050	0.080	1.27	2.03	-

4. Weight 0.04 ounces, 1.1 grams.
5. Controlling dimension: Inch.
6. Revision 1 dated 3-93.



NOTES:
1. These dimensions are within allowable dimensions of Rev. A of JEDEC MO-093AA outline dated 2-90.
2. Tab outline optional within boundaries of dimensions E and Q.
3. Lead dimension and finish uncontrolled in L_1.
4. Lead dimension (without solder).
5. Add typically 0.002 inches (0.05mm) for solder coating.
6. Maximum radius of 0.050 inches (1.27mm) on all body edges and corners.

MO-093AA

5 LEAD JEDEC MO-093AA PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.185	0.195	4.70	4.95	-
A_1	0.058	0.062	1.48	1.57	-
b	0.049	0.053	1.25	1.34	3, 4, 5
b_1	0.070	0.080	1.78	2.03	3, 4
c	0.018	0.022	0.46	0.55	3, 4, 5
D	0.800	0.820	20.32	20.82	-
E	0.615	0.625	15.63	15.87	2
e	0.110 TYP		2.80 TYP		7
e_1	0.438 BSC		11.12 BSC		7
H_1	-	0.330	-	8.38	-
J_1	0.115	0.125	2.93	3.17	8
L	0.575	0.600	14.61	15.24	-
L_1	-	0.130	-	3.30	3
ØP	0.159	0.163	4.04	4.14	-
Q	0.176	0.186	4.48	4.72	2

7. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
8. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
9. Controlling dimension: Inch.
10. Revision 1 dated 1-93.

Plastic Packages (Continued)



NOTES:

1. No current JEDEC outline for this package.
2. Tab outline optional within boundaries of dimensions E and Q.
3. Maximum radius of 0.050 inches (1.27mm) on all body edges and corners.
4. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
5. Controlling dimension: Inch.
6. Revision 1 dated 1-93.

TO-218

SINGLE LEAD JEDEC STYLE TO-218 PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.185	0.195	4.70	4.95	-
A_1	0.058	0.062	1.48	1.57	-
b	0.433	0.443	11.00	11.25	-
c	0.018	0.022	0.46	0.55	-
D	0.800	0.820	20.32	20.82	-
E	0.615	0.625	15.63	15.87	2
H_1	-	0.330	-	8.38	-
J_1	0.115	0.125	2.93	3.17	4
L	0.635	0.655	16.13	16.63	-
L_1	-	0.130	-	3.30	-
L_2	-	0.034	-	0.86	-
L_3	0.195	0.205	4.96	5.20	-
ØP	0.159	0.163	4.04	4.14	-
Q	0.176	0.186	4.48	4.72	2
q	1.080	1.088	27.44	27.63	-
R	0.078	0.082	1.99	2.08	-

Plastic Packages (Continued)



TO-218AC

3 LEAD JEDEC TO-218AC PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.185	0.195	4.70	4.95	-
A_1	0.058	0.062	1.48	1.57	-
b	0.049	0.053	1.25	1.34	3, 4, 5
b_1	0.070	0.080	1.78	2.03	3, 4
c	0.018	0.022	0.46	0.55	3, 4, 5
D	0.800	0.820	20.32	20.82	-
E	0.615	0.625	15.63	15.87	2
e	0.219 TYP		5.56 TYP		7
e_1	0.438 BSC		11.12 BSC		7
H_1	-	0.330	-	8.38	-
J_1	0.115	0.125	2.93	3.17	8
L	0.575	0.600	14.61	15.24	-
L_1	-	0.130	-	3.30	3
ØP	0.159	0.163	4.04	4.14	-
Q	0.176	0.186	4.48	4.72	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. E of JEDEC TO-218AC outline dated 6-86.
2. Tab outline optional within boundaries of dimensions E and Q.
3. Lead dimension and finish uncontrolled in L_1.
4. Lead dimension (without solder).
5. Add typically 0.002 inches (0.05mm) for solder coating.
6. Maximum radius of 0.050 inches (1.27mm) on all body edges and corners.
7. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
8. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
9. Controlling dimension: Inch.
10. Revision 1 dated 1-93.

Plastic Packages (Continued)



TO-220AC

2 LEAD JEDEC TO-220AC PLASTIC PACKAGE (FOR RECTIFIERS ONLY)

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A_1	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b_1	0.045	0.055	1.15	1.39	2, 3
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D_1	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E_1	-	0.030	-	0.76	-
e_1	0.200 BSC		5.08 BSC		5
H_1	0.235	0.255	5.97	6.47	-
J_1	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L_1	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AC outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in L_1.
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 2 dated 12-93.

Plastic Packages (Continued)



TO-220AB

3 LEAD JEDEC TO-220AB PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A_1	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b_1	0.045	0.055	1.15	1.39	2, 3
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D_1	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E_1	-	0.030	-	0.76	-
e	0.100 TYP		2.54 TYP		5
e_1	0.200 BSC		5.08 BSC		5
H_1	0.235	0.255	5.97	6.47	-
J_1	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L_1	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in L_1.
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 1 dated 1-93.

Plastic Packages (Continued)



TO-247

2 LEAD JEDEC STYLE TO-247 PLASTIC PACKAGE (FOR RECTIFIERS ONLY)

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.180	0.190	4.58	4.82	-
b	0.046	0.051	1.17	1.29	2, 3
b_1	0.060	0.070	1.53	1.77	1, 2
c	0.020	0.026	0.51	0.66	1, 2, 3
D	0.800	0.820	20.32	20.82	-
E	0.605	0.625	15.37	15.87	-
e_1	0.438 BSC		11.12 BSC		4
J_1	0.090	0.105	2.29	2.66	5
L	0.620	0.640	15.75	16.25	-
L_1	0.145	0.155	3.69	3.93	1
ØP	0.138	0.144	3.51	3.65	-
Q	0.210	0.220	5.34	5.58	-
ØR	0.195	0.205	4.96	5.20	-
ØS	0.260	0.270	6.61	6.85	-

NOTES:
1. Lead dimension and finish uncontrolled in L_1.
2. Lead dimension (without solder).
3. Add typically 0.002 inches (0.05mm) for solder coating.
4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
5. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
6. Controlling dimension: Inch.
7. Revision 2 dated 12-93.



TO-247

3 LEAD JEDEC STYLE TO-247 PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.180	0.190	4.58	4.82	-
b	0.046	0.051	1.17	1.29	2, 3
b_1	0.060	0.070	1.53	1.77	1, 2
b_2	0.095	0.105	2.42	2.66	1, 2
c	0.020	0.026	0.51	0.66	1, 2, 3
D	0.800	0.820	20.32	20.82	-
E	0.605	0.625	15.37	15.87	-
e	0.219 TYP		5.56 TYP		4
e_1	0.438 BSC		11.12 BSC		4
J_1	0.090	0.105	2.29	2.66	5
L	0.620	0.640	15.75	16.25	-
L_1	0.145	0.155	3.69	3.93	1
ØP	0.138	0.144	3.51	3.65	-
Q	0.210	0.220	5.34	5.58	-
ØR	0.195	0.205	4.96	5.20	-
ØS	0.260	0.270	6.61	6.85	-

NOTES:
1. Lead dimension and finish uncontrolled in L_1.
2. Lead dimension (without solder).
3. Add typically 0.002 inches (0.05mm) for solder coating.
4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
5. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
6. Controlling dimension: Inch.
7. Revision 1 dated 1-93.

Plastic Packages (Continued)



TO-247

5 LEAD JEDEC STYLE TO-247 PLASTIC PACKAGE

SYMBOL	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX	NOTES
A	0.180	0.190	4.58	4.82	-
b	0.046	0.051	1.17	1.29	2, 3
b_1	0.060	0.070	1.53	1.77	1, 2
b_2	0.095	0.105	2.42	2.66	1, 2
c	0.020	0.026	0.51	0.66	1, 2, 3
D	0.800	0.820	20.32	20.82	-
E	0.605	0.625	15.37	15.87	-
e	0.110 TYP		2.79 TYP		4
e_1	0.438 BSC		11.12 BSC		4
J_1	0.090	0.105	2.29	2.66	5
L	0.620	0.640	15.75	16.25	-
L_1	0.145	0.155	3.69	3.93	1
ØP	0.138	0.144	3.51	3.65	-
Q	0.210	0.220	5.34	5.58	-
ØR	0.195	0.205	4.96	5.20	-
ØS	0.260	0.270	6.61	6.85	-

NOTES:
1. Lead dimension and finish uncontrolled in L_1.
2. Lead dimension (without solder).
3. Add typically 0.002 inches (0.05mm) for solder coating.
4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
5. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
6. Controlling dimension: Inch.
7. Revision 1 dated 1-93.

Plastic Packages (Continued)



TO-251

2 LEAD JEDEC STYLE TO-251 PLASTIC PACKAGE (FOR RECTIFIERS ONLY)

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.19	2.38	-
A_1	0.018	0.022	0.46	0.55	3, 4
b	0.028	0.032	0.72	0.81	3, 4
b_1	0.033	0.040	0.84	1.01	3
b_2	0.205	0.215	5.21	5.46	3, 4
c	0.018	0.022	0.46	0.55	3, 4
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
e_1	0.180 BSC		4.57 BSC		5
H_1	0.035	0.045	0.89	1.14	-
J_1	0.040	0.045	1.02	1.14	6
L	0.355	0.375	9.02	9.52	-
L_1	0.075	0.090	1.91	2.28	2

NOTES:

1. No current JEDEC outline for this package.
2. Solder finish uncontrolled.
3. Dimension (without solder).
4. Add typically 0.0006 inches (0.015mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 1 dated 6-93.

Plastic Packages (Continued)



TO-251AA

3 LEAD JEDEC TO-251AA PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.19	2.38	-
A_1	0.018	0.022	0.46	0.55	3, 4
b	0.028	0.032	0.72	0.81	3, 4
b_1	0.033	0.040	0.84	1.01	3
b_2	0.205	0.215	5.21	5.46	3, 4
c	0.018	0.022	0.46	0.55	3, 4
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
e	0.090 TYP		2.28 TYP		5
e_1	0.180 BSC		4.57 BSC		5
H_1	0.035	0.045	0.89	1.14	-
J_1	0.040	0.045	1.02	1.14	6
L	0.355	0.375	9.02	9.52	-
L_1	0.075	0.090	1.91	2.28	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-251AA outline dated 9-88.
2. Solder finish uncontrolled.
3. Dimension (without solder).
4. Add typically 0.0006 inches (0.015mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 1 dated 1-93.

Plastic Packages (Continued)

E
H_1
b_2
D
L_1
1
2
b
b_1
e_1
A
A_1
SEATING PLANE
L
L_3
c
J_1
TERM. 1
L_4
b_3
BACK VIEW
0.265 (6.7)
0.265 (6.7)
0.070 (1.8)
0.118 (3.0)
0.063 (1.6)
0.063 (1.6)
0.090 (2.3)
0.090 (2.3)

MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

TO-252

2 LEAD JEDEC STYLE TO-252 PLASTIC PACKAGE (FOR RECTIFIERS ONLY)

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	0.086	0.094	2.19	2.38	-
A_1	0.018	0.022	0.46	0.55	4, 5
b	0.028	0.032	0.72	0.81	4, 5
b_1	0.033	0.040	0.84	1.01	4
b_2	0.205	0.215	5.21	5.46	4, 5
b_3	0.190	-	4.83	-	2
c	0.018	0.022	0.46	0.55	4, 5
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
e_1	0.180 BSC		4.57 BSC		7
H_1	0.035	0.045	0.89	1.14	-
J_1	0.040	0.045	1.02	1.14	-
L	0.100	0.115	2.54	2.92	-
L_1	0.075	0.090	1.91	2.28	3
L_3	0.020	-	0.51	-	4, 6
L_4	0.170	-	4.32	-	2

NOTES:

1. No current JEDEC outline for this package.
2. L_4 and b_3 dimensions establish a minimum mounting surface for terminal 1.
3. Solder finish uncontrolled.
4. Dimension (without solder).
5. Add typically 0.0006 inches (0.015mm) for solder coating.
6. L_3 is the terminal length for soldering.
7. Position of lead to be measured 0.090 inches (2.28mm) from bottom of dimension D.
8. Controlling dimension: Inch.
9. Revision 1 dated 6-93.

Plastic Packages (Continued)



TO-252AA

2 LEAD JEDEC TO-252AA PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.19	2.38	-
A_1	0.018	0.022	0.46	0.55	4, 5
b	0.028	0.032	0.72	0.81	4, 5
b_1	0.033	0.040	0.84	1.01	4
b_2	0.205	0.215	5.21	5.46	4, 5
b_3	0.190	-	4.83	-	2
c	0.018	0.022	0.46	0.55	4, 5
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
e	0.090 TYP		2.28 TYP		7
e_1	0.180 BSC		4.57 BSC		7
H_1	0.035	0.045	0.89	1.14	-
J_1	0.040	0.045	1.02	1.14	-
L	0.100	0.115	2.54	2.92	-
L_1	0.075	0.090	1.91	2.28	3
L_2	0.025	0.040	0.64	1.01	-
L_3	0.020	-	0.51	-	4, 6
L_4	0.170	-	4.32	-	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. B of JEDEC TO-252AA outline dated 9-88.
2. L_4 and b_3 dimensions establish a minimum mounting surface for terminal 1.
3. Solder finish uncontrolled.
4. Dimension (without solder).
5. Add typically 0.0006 inches (0.015mm) for solder coating.
6. L_3 is the terminal length for soldering.
7. Position of lead to be measured 0.090 inches (2.28mm) from bottom of dimension D.
8. Controlling dimension: Inch.
9. Revision 2 dated 6-93.

Plastic Packages (Continued)



NOTES:

1. These dimensions are within allowable dimensions of Rev. A of JEDEC TS-001AA outline dated 8-89.
2. Lead finish uncontrolled in zone M.
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch
8. Revision 3 dated 12-93.

TS-001AA

5 LEAD JEDEC TS-001AA PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A_1	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D_1	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E_1	-	0.030	-	0.76	-
e	0.067 TYP		1.70 TYP		5
e_1	0.268 BSC		6.80 BSC		5
H_1	0.235	0.255	5.97	6.47	-
J_1	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
M	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

MCT/IGBT/DIODES 11

HOW TO USE HARRIS AnswerFAX

What is AnswerFAX?

AnswerFAX is Harris' automated fax response system. It gives you on-demand access to a full library of the latest data sheets, application notes, and other information on Harris products.

• • •

What do I need to use AnswerFAX?

Just a fax machine and a touch-tone phone. You can access it 24 hours a day, 7 days a week.

• • •

How does it work?

You call the AnswerFAX number, touch-tone your way through a series of recorded questions, enter the order numbers of the documents you want, and give AnswerFAX a fax number to send them to. You'll have the information you need in minutes. The chart on the next page shows you how.

• • •

How do I find out the order number for the publications I want?

The first time you call AnswerFAX, you should order one or more on-line catalogs of product line information. There are nine catalogs:

- New Products
- Linear/Telecom Products
- Data Acquisition Products
- Digital Signal Processing (DSP) Products
- Discrete & Intelligent Power Products
- Microprocessor Products
- Rad Hard Products
- CMOS Logic Products
- Application Notes

Once they're faxed to you, you can call back and order the publications themselves by number.

• • •

How do I start?

Dial 407-724-7800. That's it.



Please refer to next page for a map to AnswerFAX.

Your Map to Harris AnswerFAX

HARRIS SEMICONDUCTOR ANSWER FAX

WELCOME TO AnswerFAX!
- ORDER [1]
- GET HELP [ABC 2]

DESCRIPTION OF AnswerFAX

ORDER
- DOCUMENT [1]
- CATALOG [ABC 2]

ENTIRE CATALOG LISTING CHOOSE DOCUMENT #10

ENTER A DOCUMENT NUMBER (UP TO THREE)
- MORE [#]
- DONE [#] [#]

ENTER YOUR FAX NUMBER AND CONFIRM
- CORRECT [1]
- RE-ENTER YOUR FAX NUMBER [ABC 2]

FAX IDENTIFIER
- ENTER YOUR NAME [1]
- OR
- VOICE PHONE NUMBER [ABC 2]

CHOOSE A CATALOG
- NEW PRODUCTS [1]
- LINEAR AND TELECOM PRODUCTS [ABC 2]
- DATA ACQUISITION PRODUCTS [DEF 3]
- DIGITAL SIGNAL PROCESSING [GHI 4]
- DISCRETE AND INTELLIGENT POWER PRODUCTS [JKL 5]
- MICROPROCESSOR PRODUCTS [MNO 6]
- RADIATION HARDENED PRODUCTS [PRS 7]
- CMOS LOGIC PRODUCTS [TUV 8]
- APPLICATION NOTES [WXY 9]

- MORE [#]
- DONE [#] [#]
- (ORDER UP TO THREE CATALOGS)
- DONE [ABC 2]
- ORDER SOMETHING ELSE [1]

ENTER YOUR NAME
- [0] GET HELP
- SEE QUICK REFERENCE GUIDE FOR SPECIAL CHARACTERS AT LEFT OF PAGE
- [#] DONE
- CONFIRM
- [ABC 2] TRY AGAIN
- [1] CORRECT

ENTER YOUR VOICE PHONE NUMBER
- [#] DONE

FAX ! ! !

SPECIAL CHARACTERS

Keys	Function
1 + 1	ENTERS "Q"
1 + ABC 2	ENTERS "Z"
1 + WXY 9	ENTERS "&"
# #	BLANK SPACE
*	BACK-UP ONE CHARACTER
0	HELP

Harris AnswerFAX Data Book Request Form - Document #199
Data Books Available Now

✓	PUB. NUMBER	DATA BOOK/DESCRIPTION
	SG103	**CMOS LOGIC SELECTION GUIDE** (1994: 288pp) This product selection guide contains technical information on Harris Semiconductor High Speed 54/74 CMOS Logic Integrated Circuits for commercial, industrial and military applications. It covers Harris' High Speed CMOS Logic HC/HCT Series, AC/ACT Series, BiCMOS Interface Logic FCT Series and CMOS Logic CD4000B Series.
	PSG201.21	**PRODUCT SELECTION GUIDE** (NEW 1994: 616pp) Key product information on all Harris Semiconductor devices. Sectioned (Linear, Data Acquisition, Digital Signal Processing, Telecom, Intelligent Power, Discrete Power, Digital Microprocessors and Hi-Rel/Military and Rad Hard) for easy use and includes cross references and alphanumeric part number index.
	DB500B	**LINEAR AND TELECOM ICs** (1993: 1,312pp) Product specifications for: op amps, comparators, S/H amps, differential amps, arrays, special analog circuits, telecom ICs, and power processing circuits.
	DB301B	**DATA ACQUISITION** (1994: 1,104pp) Product specifications on A/D converters (display, integrating, successive approximation, flash); D/A converters, switches, multiplexers, and other products.
	DB302B	**DIGITAL SIGNAL PROCESSING** (1994: 528pp) Product specifications on one-dimensional and two-dimensional filters, signal synthesizers, multipliers, special function devices (such as address sequencers, binary correlators, histogrammer).
	DB304.1	**INTELLIGENT POWER ICs** (1994: 946pp) This data book includes a complete set of data sheets for product specifications, application notes with design details for specific applications of Harris products, and a description of the Harris quality and high reliability program.
	DB450C	**TRANSIENT VOLTAGE SUPPRESSION DEVICES** (1994: 400pp) Product specifications of Harris varistors and surgectors. Also, general informational chapters such as: "Voltage Transients - An Overview," "Transient Suppression - Devices and Principles," "Suppression - Automotive Transients."
	DB223B	**POWER MOSFETs** (1994: 1,328pp) This data book contains detailed technical information including standard power MOSFETs (the popular RF-series types, the IRF-series of industry replacement types, and JEDEC types), MegaFETs, logic-level power MOSFETs (L^2FETs), ruggedized power MOSFETs, advanced discrete, high-reliability and radiation-hardened power MOSFETs.
	DB220.1	**BIPOLAR POWER TRANSISTORS** (1992: 592pp) Technical information on over 750 power transistors for use in a wide range of consumer. industrial and military applications.
	DB235B	**RADIATION HARDENED** (1993: 2,232pp) Harris technologies used include dielectric isolation (DI), Silicon-on-Sapphire (SOS), and Silicon-on-Insulator (SOI). The Harris radiation-hardened products include the CD4000, HCS/HCTS and ACS/ACTS logic families, SRAMs, PROMs, op amps, analog multiplexers, the 80C85/80C86 microprocessor family, analog switches, gate arrays, standard cells and custom devices.
	DB260.2	**CDP6805 CMOS MICROCONTROLLERS & PERIPHERALS** (1995: 436pp) This data book represents the full line of Harris Semiconductor CDP6805 products for commercial applications and supersedes previously published CDP6805 data books under the Harris, GE, RCA or Intersil names.
	DB303	**MICROPROCESSOR PRODUCTS** (1992: 1,156pp) For commercial and military applications. Product specifications on CMOS microprocessors, peripherals, data communications, and memory ICs.
	DB309	**MCT/IGBT/DIODES** (1994: 528pp) This data book fully describes Harris Semiconductor's line of MOS Controlled Thyristors, Insulated Gate Bipolar Transistors (IGBTs) and Power Diodes/Rectifiers.
	Analog Military	**ANALOG MILITARY** (1989: 1,264pp) This data book describes Harris' military line of Linear, Data Acquisition, and Telecommunications circuits.
	DB312	**ANALOG MILITARY DATA BOOK SUPPLEMENT** (1994: 432pp) The 1994 Military Data Book Supplement, combined with the 1989 Analog Military Product Data Book, contain detailed technical information on the extensive line of Harris Semiconductor Linear and Data Acquisition products for Military (MIL-STD-883, DESC SMD and JAN) applications and supersedes all previously published Linear and Data Acquisition Military data books. For applications requiring Radiation Hardened products, please refer to the 1993 Harris Radiation Hardened Product Data Book (document #DB235B)
	Digital Military	**DIGITAL MILITARY** (1989: 680pp) Harris CMOS digital ICs – microprocessors, peripherals, data communications and memory – are included in this data book.
	7004	Complete Set of Commercial Harris Data Books
	7005	Complete Set of Commercial and Military Harris Data Books

NAME: ______________________ PHONE: ______________________

MAIL STOP: ______________________ FAX: ______________________

COMPANY: ______________________

ADDRESS: ______________________

LITERATURE REQUESTS SHOULD BE DIRECTED TO: **HARRIS FULFILLMENT** FAX #: 610-265-2520

AnswerFAX Technical Support Application Note Listing

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
27007	BR007	Complete Listing of Harris Sales Offices, Representatives and Authorized Distributors World Wide (7 pages)
9001	AN001	Glossary of Data Conversion Terms (6 pages)
9002	AN002	Principles of Data Acquisition and Conversion (20 pages)
9004	AN004	The IH5009 Analog Switch Series (9 pages)
9007	AN007	Using the 8048/8049 Log/Antilog Amplifier (6 pages)
9009	AN009	Pick Sample-Holds by Accuracy and Speed and Keep Hold Capacitors in Mind (7 pages)
9013	AN013	Everything You Always Wanted to Know About the ICL8038 (4 pages)
9016	AN016	Selecting A/D Converters (7 pages)
9017	AN017	The Integrating A/D Converter (5 pages)
9018	AN018	Do's and Don'ts of Applying A/D Converters (4 pages)
9023	AN023	Low Cost Digital Panel Meter Designs (5 pages)
9027	AN027	Power Supply Design Using the ICL8211 and 8212 (8 pages)
9028	AN028	Build an Auto-Ranging DMM with the ICL7103A/8052A A/D Converter Pair (6 pages)
9030	AN030	ICL7104: A Binary Output A/D Converter for Microprocessors (16 pages)
9032	AN032	Understanding the Auto-Zero and Common Mode Performance of the ICL7106/7107/7109 Family (8 pages)
9040	AN040	Using the ICL8013 Four Quadrant Analog Multiplier (6 pages)
9042	AN042	Interpretation of Data Converter Accuracy Specifications (11 pages)
9046	AN046	Building a Battery Operated Auto Ranging DVM with the ICL7106 (5 pages)
9048	AN048	Know Your Converter Codes (5 pages)
9049	AN049	Applying the 7109 A/D Converter (5 pages)
9051	AN051	Principles and Applications of the ICL7660 CMOS Voltage Converter (9 pages)
9052	AN052	Tips for Using Single Chip 3.5 Digit A/D Converters (9 pages)

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
9053	AN053	The ICL7650 A New Era in Glitch-Free Chopper Stabilized Amplifiers (19 pages)
9054	AN054	Display Driver Family Combines Convenience of Use with Microprocessor Interfaceability (18 pages)
9108	AN108	82C52 Programmable UART (12 pages)
9109	AN109	82C59A Priority Interrupt Controller (14 pages)
9111	AN111	Harris 80C286 Performance Advantages Over the 80386 (12 pages)
9112	AN112	80C286/80386 Hardware Comparison (4 pages)
9113	AN113	Some Applications of Digital Signal Processing Techniques to Digital Video (5 pages)
9114	AN114	Real-Time Two-Dimensional Spatial Filtering with the Harris Digital Filter Family (43 pages)
9115	AN115	Digital Filter (DF) Family Overview (6 pages)
9116	AN116	Extended DF Configurations (10 pages)
9120	AN120	Interfacing the 80C286-16 With the 80287-10 (2 pages)
9121	AN121	Harris 80C286 Performance Advantages Over the 80386SX (14 pages)
9400	AN400	Using the HS-3282 ARINC Bus Interface Circuit (6 pages)
9509	AN509	A Simple Comparator Using the HA-2620 (1 page)
9514	AN514	The HA-2400 PRAM Four Channel Operational Amplifier (7 pages)
9515	AN515	Operational Amplifier Stability: Input Capacitance Considerations (2 pages)
9517	AN517	Applications of Monolithic Sample and Hold Amplifier (5 pages)
9519	AN519	Operational Amplifier Noise Prediction (4 pages)
9520	AN520	CMOS Analog Miltiplexers and Switches; Applications Considerations (9 pages)
9522	AN522	Digital to Analog Converter Terminology (3 pages)
9524	AN524	Digital to Analog Converter High Speed ADC Applications (3 pages)
9525	AN525	HA-5190/5195 Fast Settling Operational Amplifier (4 pages)

AnswerFAX Technical Support Application Note Listing

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
9526	AN526	Video Applications for the HA-5190/ 5195 (5 pages)
9531	AN531	Analog Switch Applications in A/D Data Conversion Systems (4 pages)
9532	AN532	Common Questions Concerning CMOS Analog Switches (4 pages)
9534	AN534	Additional Information on the HI-300 Series Switch (5 pages)
9535	AN535	Design Considerations for A Data Acquisition System (DAS) (7 pages)
9538	AN538	Monolithic Sample/Hold Combines Speed and Precision (6 pages)
9539	AN539	A Monolithic 16-Bit D/A Converter (5 pages)
9540	AN540	HA-5170 Precision Low Noise JFET Input Operation Amplifier (4 pages)
9541	AN541	Using HA-2539 or HA-2540 Very High Slew Rate, Wideband Operational Amplifier (4 pages)
9543	AN543	New High Speed Switch Offers Sub-50ns Switching Times (7 pages)
9544	AN544	Micropower Op Amp Family (6 pages)
9546	AN546	A Method of Calculating HA-2625 Gain Bandwidth Product vs. Temperature (4 pages)
9548	AN548	A Designers Guide for the HA-5033 Video Buffer (12 pages)
9549	AN549	The HC-550X Telephone Subscriber Line Interface Circuits (SLIC) (19 pages)
9550	AN550	Using the HA-2541(6 pages)
9551	AN551	Recommended Test Procedures for Operational Amplifiers (6 pages)
9552	AN552	Using the HA-2542 (5 pages)
9553	AN553	HA-5147/37/27, Ultra Low Noise Amplifiers (8 pages)
9554	AN554	Low Noise Family HA-5101/02/04/11/12/14 (7 pages)
9556	AN556	Thermal Safe-Operating-Areas for High Current Op Amps (5 pages)
9557	AN557	Recommended Test Procedures for Analog Switches (6 pages)
9558	AN558	Using the HV-1205 AC to DC Converter (2 pages)
9559	AN559	HI-222 Video/HF Switch Optimizes Key Parameters (7 pages)
9571	AN571	Using Ring Sync with HC-5502A and HC-5504 SLICs (2 pages)

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
9573	AN573	The HC-5560 Digital Line Transcoder (6 pages)
9574	AN574	Understanding PCM Coding (3 pages)
9576	AN576	HC-5512 PCM Filter Cleans Up CVSD Codec Signals (2 pages)
9607	AN607	Delta Modulation for Voice Transmission (5 pages)
95290	AN5290	Integrated Circuit Operational Amplifiers (20 pages)
96048	AN6048	Some Applications of A Programmable Power Switch/Amp (12 pages)
96077	AN6077	An IC Operational-Transconductance-Amplifier (OTA) With Power Capability (12 pages)
96157	AN6157	Applications of the CA3085 Series Monolithic IC Voltage Regulators (11 pages)
96182	AN6182	Features and Applications of Integrated Circuit Zero-Voltage Switches (CA3058, CA3059 and CA3079) (31 pages)
96386	AN6386	Understanding and Using the CA3130, CA3130A and CA3130B30A/30B BiMOS Operation Amplifiers (5 pages)
96459	AN6459	Why Use the CMOS Operational Amplifiers and How to Use it (4 pages)
96565	AN6565	Design of Clock Generators For Use With COSMAC Microprocessor CDP1802 (3 pages)
96669	AN6669	FET-Bipolar Monolithic Op Amps Mate Directly to Sensitive Sources (3 pages)
96915	AN6915	Application of CA1524 Series Pulse-Width Modulator ICs (18 pages)
96970	AN6970	Understanding and Using the CDP1855 Multiply/Divide Unit (11 pages)
97063	AN7063	Understanding the CDP1851 Programmable I/O (7 pages)
97174	AN7174	The CA1524E Pulse-Width Modulator-Driver for an Electronic Scale (2 pages)
97244	AN7244	Understanding Power MOSFETs (4 pages)
97254	AN7254	Switching Waveforms of the L^2FET: A 5 Volt Gate-Drive Power MOSFET (8 pages)
97260	AN7260	Power MOSFET Switching Waveforms: A New Insight (7 pages)
97275	AN7275	User's Guide to the CDP1879 and CDP1879C1 CMOS Real-Time Clocks (18 pages)

AnswerFAX Technical Support Application Note Listing

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
97326	AN7326	Applications of the CA3228E Speed Control System (16 pages)
97332	AN7332	The Application of Conductivity-Modulated Field-Effect Transistors (5 pages)
97374	AN7374	The CDP1871A Keyboard Encoder (9 pages)
98602	AN8602	The IGBTs - A New High Conductance MOS-Gated Device (3 pages)
98603	AN8603	Improved IGBTs with Fast Switching Speed and High-Current Capability (4 pages)
98610	AN8610	Spicing-Up Spice II Software for Power MOSFET Modeling (8 pages)
98614	AN8614	The CA1523 Variable Interval Pulse Regulator (VIPUR) For Switch Mode Power Supplies (13 pages)
98707	AN8707	The CA3450: A Single-Chip Video Line Driver and High Speed Op Amp (14 pages)
98742	AN8742	Application of the CD22402 Video Sync Generator (4 pages)
98743	AN8743	Micropower Crystal-Controlled Oscillator Design Using CMOS Inverters (8 pages)
98754	AN8754	Method of Measurement of Simultaneous Switching Transient (3 pages)
98756	AN8756	A Comparative Description of the UART (16 pages)
98759	AN8759	Low Cost Data Acquisition System Features SPI A/D Converter (9 pages)
98761	AN8761	User's Guide to the CDP68HC68T1 Real-Time Clock (14 pages)
98811	AN8811	BiMOS-E Process Enhances the CA5470 Quad Op Amp (8 pages)
98818	AN8818	Exceptional Radiation Levels from Silicon-on-Sapphire Processed High-Speed CMOS Logic (5 pages)
98820	AN8820	Recommendations for Soldering Terminal Leads to MOV Varistor Discs (2 pages)
98823	AN8823	CMOS Phase-Locked-Loop Applications Using the CD54/74HC/HCT4046A and CD54/74HC/HCT7046A (23 pages)
98829	AN8829	SP600 and SP601 an HVIC MOSFET/ IGBT Driver for Half-Bridge Topologies (6 pages)
98910	AN8910	An Introduction to Behavioral Simulation Using Harris AC/ACT Logic SmartModels™ From Logic Automation Inc. (9 pages)

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
99001	AN9001	Measuring Ground and VCC Bounce in Advanced High Speed (AC/ACT/FCT) CMOS Logic ICs (4 pages)
99002	AN9002	Transient Voltage Suppression in Automotive Vehicles (8 pages)
99003	AN9003	Low-Voltage Metal-Oxide Varistor - Protection for Low Voltage (≤5V) ICs (13 pages)
99010	AN9010	HIP2500 High Voltage (500V_{DC}) Half-Bridge Driver IC (8 pages)
99011	AN9011	Synchronous Operation of Harris Rad Hard SOS 64K Asynchronous SRAMs (4 pages)
99101	AN9101	High Current Off Line Power Supply (4 pages)
99102	AN9102	Noise Aspects of Applying Advanced CMOS Semiconductors (9 pages)
99105	AN9105	HVIC/IGBT Half-Bridge Converter Evaluation Circuit (1 page)
99106	AN9106	Special ESD Considerations for the HS-65643RH and HS-65647RH Radiation Hardened SOS SRAMs (2 pages)
99108	AN9108	Harris Multilayer Surface Mount Surge Suppressors (10 pages)
99201	AN9201	Protection Circuits for Quad and Octal Low Side Power Drivers (8 pages)
99202	AN9202	Using the HFA1100, HFA1130 Evaluation Fixture (4 pages)
99203	AN9203	Using the HI5800 Evaluation Board (13 pages)
99204	AN9204	Tools for Controlling Voltage Surges and Noise (4 pages)
99205	AN9205	Timing Relationships for HSP45240 (2 pages)
99206	AN9206	Correlating on Extended Data Lengths (2 pages)
99207	AN9207	DSP Temperature Considerations (2 pages)
99208	AN9208	High Frequency Power Converters (10 pages)
99209	AN9209	A Spice-2 Subcircuit Representation for Power MOSFETs, Using Empirical Methods (4 pages)
99210	AN9210	A New PSpice Subcircuit for the Power MOSFET Featuring Global Temperature Options (12 pages)
99211	AN9211	Soldering Recommendations for Surface Mount Metal Oxide Varistors and Multilayer Transient Voltage Suppressors (8 pages)

AnswerFAX Technical Support Application Note Listing

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
99212	AN9212	HIP5060 Family of Current Mode Control ICs Enhance 1MHz Regulator Performance (7 pages)
99213	AN9213	Advantages and Application of Display Integrating A/D Converters (6 pages)
99214	AN9214	Using Harris High Speed A/D Converters (10 pages)
99215	AN9215	Using the HI-5700 Evaluaton Board (7 pages)
99216	AN9216	Using the HI5701 Evaluation Board (8 pages)
99217	AN9217	High Current Off Line Power Supply (11 pages)
99301	AN9301	High Current Logic Level MOSFET Driver (3 pages)
99302	AN9302	CA3277 Dual 5V Regulator Circuit Applications (9 pages)
99303	AN9303	Upgrading Your Application to the HI7166 or HI7167 (7 pages)
99304	AN9304	ESD and Transient Protection Using the SP720 (5 pages)
99306	AN9306	The New "C" III Series of Metal Oxide Varistors (5 pages)
99307	AN9307	The Connector Pin Varistor for Transient Voltage Protection in Connectors (7 pages)
99309	AN9309	Using the HI5800/HI5801 Evaluation Board (8 pages)
99310	AN9308	Voltage Transients and their Suppression (5 pages)
99311	AN9311	The ABCs of MOVs (3 pages)
99312	AN9312	Suppression of Transients in an Automative Environment (11 pages)
99313	AN9313	Circuit Considerations in Imaging Applications (8 pages)
99314	AN9314	Harris UHF Pin Drivers (4 pages)
99315	AN9315	RF Amplifier Design Using HFA3046/3096/3127/3128 Transistor Arrays (4 pages)
99316	AN9316	Power Supply Considerations for the HI-222 High Frequency Video Switch (2 pages)
99317	AN9317	Micropower Clock Oscillator and Op Amps Provide System Control for Battery Operated Circuits (2 pages)
99321	AN9321	Single Pulse Unclamped Inductive Switching: A Rating System (5 pages)
99322	AN9322	A Combined Single Pulse and Repetitive UIS Rating System (4 pages)
99323	AN9323	HIP5061 High Efficiency, High Performance, High Power Converter (10 pages)
99327	AN9327	HC-5509A1 Ring Trip Component Selection (9 pages)
99328	AN9328	Using the HI1166 Evaluation Board (9 pages)
99329	AN9329	Using the HI1176/HI1171 Evaluation Board (5 pages)
99330	AN9330	Using the HI1396 Evaluation Board (9 pages)
99331	AN9331	Using the HI1175 Evaluation Board (4 pages)
99332	AN9332	Using the HI1276 Evaluation Board (10 pages)
99333	AN9333	Using the HI1386 Adapter Board (2 pages)
99334	AN9334	Improving Start-Up Time at 32kHz for the HA7210 Low Power Crystal Oscillator (2 pages)
660001	MM0001	HFA-0001 Spice Operational Amplifier Macro-Model (4 pages)
660002	MM0002	HFA-0002 Spice Operational Amplifier Macro-Model (4 pages)
660005	MM0005	HFA-0005 Spice Operational Amplifier Marco-Model (4 pages)
662500	MM2500	HA2500/02 Spice Operational Amplifier Macro-Model (5 pages)
662510	MM2510	HA-2510/12 Spice Operational Amplifier Macro-Model (4 pages)
662520	MM2520	HA-2520/22 Spice Operational Amplifier Macro-Model (4 pages)
662539	MM2539	HA-2539 Spice Operational Amplifier Macro-Model (4 pages)
662540	MM2540	HA-2540 Spice Operational Amplifier Macro-Model (4 pages)
662541	MM2541	HA-2541 Spice Operational Amplifier Macro-Model (5 pages)
662542	MM2542	HA-2542 Spice Operational Amplifier Macro-Model (5 pages)
662544	MM2544	HA-2544 Spice Operational Amplifier Macro-Model (5 pages)
662548	MM2548	HA-2548 Spice Operational Amplifier Macro-Model (5 pages)
662600	MM2600	HA-2600/02 Spice Operational Amplifier Macro-Model (5 pages)
662620	MM2620	HA-2620/22 Spice Operational Amplifier Macro-Model (5 pages)

AnswerFAX Technical Support Application Note Listing

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
662839	MM2839	HA-2839 Spice Operational Amplifier Macro-Model (4 pages)
662840	MM2840	HA-2840 Spice Operational Amplifier Macro-Model (4 pages)
662841	MM2841	HA-2841 Spice Operational Amplifier Macro-Model (4 pages)
662842	MM2842	HA-2842 Spice Operational Amplifier Macro-Model (4 pages)
662850	MM2850	HA-2850 Spice Operational Amplifier Macro-Model (4 pages)
665002	MM5002	HA-5002 Spice Buffer Amplifier Macro-Model (4 pages)
665004	MM5004	HA-5004 Spice Current Feedback Amplifier Macro-Model (4 pages)
665020	MM5020	HA-5020 Spice Current Feedback Operational Amplifier Macro-Model (4 pages)
665033	MM5033	HA-5033 Spice Buffer Amplifier Macro-Model (4 pages)
665101	MM5101	HA-5101 Spice Operational Amplifier Macro-Model (5 pages)

AnswerFAX DOCUMENT NUMBER	PART NUMBER	DESCRIPTION
665102	MM5102	HA-5102 Spice Operational Amplifier Macro-Model (5 pages)
665104	MM5104	HA-5104 Spice Operational Amplifier Macro-Model (5 pages)
665112	MM5112	HA-5112 Spice Operational Amplifier Macro-Model (5 pages)
665114	MM5114	HA-5114 Spice Operational Amplifier Macro-Model (5 pages)
665127	MM5127	HA-5127 Spice Operational Amplifier Macro-Model (4 pages)
665137	MM5137	HA-5137 Spice Operational Amplifier Macro-Model (4 pages)
665147	MM5147	HA-5147 Spice Operational Amplifier Macro-Model (4 pages)
665190	MM5190	HA-5190 Spice Operational Amplifier Macro-Model (4 pages)
665221	MM5221	HA-5221/22 Spice Operational Amplifier Macro-Model (4 pages)
797338	MM PWRDEV	Harris Power MOSFET and MCT Spice Model Library (16 pages)

MCT/IGBT/DIODES 12

SALES OFFICES

HARRIS HEADQUARTER LOCATIONS BY COUNTRY:

U.S. HEADQUARTERS
Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321

EUROPEAN HEADQUARTERS
Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: 32 2 724 21 11

SOUTH ASIA
Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon Hong Kong
TEL: (852) 723-6339

NORTH ASIA
Harris K.K.
Kojimachi-Nakata Bldg. 4F
5-3-5 Kojimachi
Chiyoda-ku, Tokyo 102 Japan
TEL: (81) 3-3265-7571
TEL: (81) 3-3265-7572 (Sales)

TECHNICAL ASSISTANCE IS AVAILABLE FROM THE FOLLOWING SALES OFFICES

UNITED STATES	CALIFORNIA	Calabasas	818-878-7950
		Costa Mesa	714-433-0600
		San Jose	408-985-7322
	FLORIDA	Palm Bay	407-729-4984
	GEORGIA	Duluth	404-476-2035
	ILLINOIS	Schaumburg	708-240-3480
	INDIANA	Carmel	317-843-5180
	MASSACHUSETTS	Burlington	617-221-1850
	NEW JERSEY	Voorhees	609-751-3425
	NEW YORK	Hauppauge	516-342-0291
		Wappingers Falls	914-298-1920
	TEXAS	Dallas	214-733-0800
INTERNATIONAL	FRANCE	Paris	33-1-346-54046
	GERMANY	Munich	49-89-63813-0
	HONG KONG	Kowloon	852-723-6339
	ITALY	Milano	39-2-262-0761
	JAPAN	Tokyo	81-3-3265-7571
	KOREA	Seoul	82-2-551-0931
	SINGAPORE	Singapore	65-291-0203
	TAIWAN	Taipei	886-2-716-9310
	UNITED KINGDOM	Camberley	44-2-766-86886

For literature requests, please contact Harris at 1-800-442-7747 (1-800-4HARRIS) or call Harris AnswerFAX for immediate fax service at 407-724-7800

ALABAMA

Harris Semiconductor
600 Boulevard South
Suite 103
Huntsville, AL 35802
TEL: (205) 883-2791
FAX: 205 883 2861

Giesting & Associates
Suite 15
4835 University Square
Huntsville, AL 35816
TEL: (205) 830-4554
FAX: 205 830 4699

ARIZONA

Compass Mktg. & Sales, Inc.
11801 N. Tatum Blvd. #101
Phoenix, AZ 85028
TEL: (602) 996-0635
FAX: 602 996 0586

P.O. Box 65447
Tucson, AZ 85728
TEL: (602) 577-0580
FAX: 602 577 0581

CALIFORNIA

Harris Semiconductor
* 1503 So. Coast Drive
Suite 320
Costa Mesa, CA 92626
TEL: (714) 433-0600
FAX: 714 433 0682

Harris Semiconductor
* 3031 Tisch Way
1 Plaza South
San Jose, CA 95128
TEL: (408) 985-7322
FAX: 408 985 7455

CK Associates
8333 Clairemont Mesa Blvd.
Suite 102
San Diego, CA 92111
TEL: (619) 279-0420
FAX: 619 279 7650

Ewing Foley, Inc.
185 Linden Avenue
Auburn, CA 95603
TEL: (916) 885-6591
FAX: 916 885 6594

Ewing Foley, Inc.
895 Sherwood Lane
Los Altos, CA 94022
TEL: (415) 941-4525
FAX: 415 941 5109

Vision Technical Sales, Inc.
* 26010 Mureau Road
Suite 140
Calabasas, CA 91302
TEL: (818) 878-7955
FAX: 818 878 7965

CANADA

Blakewood Electronic Systems, Inc.
#201 - 7382 Winston Street
Burnaby, BC
Canada V5A 2G9
TEL: (604) 444-3344
FAX: 604 444 3303

Clark Hurman Associates
Unit 14
20 Regan Road
Brampton, Ontario
Canada L7A IC3
TEL: (905) 840-6066
FAX: 905 840-6091

308 Palladium Drive
Suite 200
Kanata, Ontario
Canada K2B 1A1
TEL: (613) 599-5626
FAX: 613 599 5707

78 Donegani, Suite 200
Pointe Claire, Quebec
Canada H9R 2V4
TEL: (514) 426-0453
FAX: 514 426 0455

COLORADO

Compass Mktg. & Sales, Inc.
5600 So. Quebec St.
Suite 350D
Greenwood Village, CO 80111
TEL: (303) 721-9663
FAX: 303 721 0195

CONNECTICUT

Advanced Tech. Sales, Inc.
Westview Office Park
Bldg. 2, Suite 1C
850 N. Main Street Extension
Wallingford, CT 06492
TEL: (508) 664-0888
FAX: 203 284 8232

FLORIDA

Harris Semiconductor
* 2401 Palm Bay Rd.
Palm Bay, FL 32905
TEL: (407) 729-4984
FAX: 407 729 5321

Sun Marketing Group
1956 Dairy Rd.
West Melbourne, FL 32904
TEL: (407) 723-0501
FAX: 407 723 3845

Sun Marketing Group
4175 East Bay Drive, Suite 128
Clearwater, FL 34624
TEL: (813) 536-5771
FAX: 813 536 6933

Sun Marketing Group
600 S. Federal Hwy., Suite 218
Deerfield Beach, FL 33441
TEL: (305) 429-1077
FAX: 305 429 0019

GEORGIA

Giesting & Associates
* 2434 Hwy. 120, Suite 108
Duluth, GA 30136
TEL: (404) 476-0025
FAX: 404 476 2405

ILLINOIS

Harris Semiconductor
* 1101 Perimeter Dr., Suite 600
Schaumburg, IL 60173
TEL: (708) 240-3480
FAX: 708 619 1511

Oasis Sales
1101 Tonne Road
Elk Grove Village, IL 60007
TEL: (708) 640-1850
FAX: 708 640 9432

INDIANA

Harris Semiconductor
* 11590 N. Meridian St.
Suite 100
Carmel, IN 46032
TEL: (317) 843-5180
FAX: 317 843 5191

Giesting & Associates
370 Ridgepoint Dr.
Carmel, IN 46032
TEL: (317) 844-5222
FAX: 317 844 5861

IOWA

Oasis Sales
4905 Lakeside Dr., NE
Suite 203
Cedar Rapids, IA 52402
TEL: (319) 377-8738
FAX: 319 377 8803

KANSAS

Advanced Tech. Sales, Inc.
601 North Mur-Len, Suite 8
Olathe, KS 66062
TEL: (913) 782-8702
FAX: 913 782 8641

KENTUCKY

Giesting & Associates
204 Pintail Court
Versailles, KY 40383
TEL: (606) 873-2330
FAX: 606 873 6233

MARYLAND

New Era Sales, Inc.
890 Airport Pk. Rd, Suite 103
Glen Burnie, MD 21061
TEl: (410) 761-4100
FAX: 410 761-2981

MASSACHUSETTS

Harris Semiconductor
* Six New England Executive Pk.
Burlington, MA 01803
TEL: (617) 221-1850
FAX: 617 221 1866

Advanced Tech Sales, Inc.
348 Park Street, Suite 102
Park Place West
N. Reading, MA 01864
TEL: (508) 664-0888
FAX: 508 664 5503

MICHIGAN

Harris Semiconductor
* 27777 Franklin Rd., Suite 460
Southfield, MI 48034
TEL: (810) 746-0800
FAX: 810 746 0516

Giesting & Associates
34441 Eight Mile Rd., Suite 113
Livonia, MI 48152
TEL: (810) 478-8106
FAX: 810 477 6908

Giesting & Associates
1279 Skyhills N.E.
Comstock Park, MI 49321
TEL: (616) 784-9437
FAX: 616 784 9438

MINNESOTA

Oasis Sales
7805 Telegraph Road
Suite 210
Bloomington, MN 55438
TEL: (612) 941-1917
FAX: 612 941 5701

MISSOURI

Advanced Tech. Sales
13755 St. Charles Rock Rd.
Bridgeton, MO 63044
TEL: (314) 291-5003
FAX: 314 291 7958

NEBRASKA

Advanced Tech. Sales, Inc.
601 North Mur-Len, Suite 8
Olathe, KS 66062
TEL: (913) 782-8702
FAX: 913 782 8641

NEW JERSEY

Harris Semiconductor
* Plaza 1000 at Main Street
Suite 104
Voorhees, NJ 08043
TEL: (609) 751-3425
FAX: 609 751 5911

Harris Semiconductor
724 Route 202
P.O. Box 591
Somerville, NJ 08876
TEL: (908) 685-6150
FAX: 908 685-6140

Tritek Sales, Inc.
One Mall Dr., Suite 410
Cherry Hill, NJ 08002
TEL: (609) 667-0200
FAX: 609 667 8741

NEW MEXICO

Compass Mktg. & Sales, Inc.
4100 Osuna Rd., NE, Suite 109
Albuquerque, NM 87109
TEL: (505) 344-9990
FAX: 505 345 4848

NEW YORK

Harris Semiconductor
Hampton Business Center
1611 Rt. 9, Suite U3
Wappingers Falls, NY 12590
TEL: (914) 298-0413
FAX: 914 298 0425

Harris Semiconductor
* 490 Wheeler Rd, Suite 165B
Hauppauge, NY 11788-4365
TEL: (516) 342-0219
FAX: 516 342 0295

Foster & Wager, Inc.
300 Main Street
Vestal, NY 13850
TEL: (607) 748-5963
FAX: 607 748 5965

* Field Application Assistance Available

Foster & Wager, Inc.
2511 Browncroft Blvd.
Rochester, NY 14625
TEL: (716) 385-7744
FAX: 716 586 1359

Foster & Wager, Inc.
7696 Mountain Ash
Liverpool, NY 13090
TEL: (315) 457-7954
FAX: 315 457 7076

Trionic Associates, Inc.
320 Northern Blvd.
Great Neck, NY 11021
TEL: (516) 466-2300
FAX: 516 466 2319

NORTH CAROLINA

Harris Semiconductor
4020 Stirrup Creek Dr.
Building 2A, MS/2T08
Durham, NC 27703
TEL: (919) 405-3600
FAX: 919 405 3660

New Era Sales
1215 Jones Franklin Road
Suite 201
Raleigh, NC 27606
TEL: (919) 859-4400
FAX: 919 859 6167

OHIO

Giesting & Associates
P.O. Box 39398
2854 Blue Rock Rd.
Cincinnati, OH 45239
TEL: (513) 385-1105
FAX: 513 385 5069

6324 Tamworth Ct.
Columbus, OH 43017
TEL: (614) 752-5900

6200 SOM Center Rd.
Suite D-20
Solon, OH 44139
TEL: (216) 498-4644
FAX: 216 498 4554

OKLAHOMA

Nova Marketing
8421 East 61st Street, Suite P
Tulsa, OK 74133-1928
TEL: (800) 826-8557
TEL: (918) 660-5105
FAX: 918 357 1091

OREGON

Northwest Marketing Assoc.
6975 SW Sandburg Rd.
Suite 330
Portland, OR 97223
TEL: (503) 620-0441
FAX: 503 684 2541

PENNSYLVANIA

Giesting & Associates
471 Walnut Street
Pittsburgh, PA 15238
TEL: (412) 828-3553
FAX: 412 828 6160

TEXAS

Harris Semiconductor
* 17000 Dallas Parkway, Suite 205
Dallas, TX 75248
TEL: (214) 733-0800
FAX: 214 733 0819

Nova Marketing
8310 Capitol of Texas Hwy.
Suite 180
Austin, TX 78731
TEL: (512) 343-2321
FAX: 512 343-2487

8350 Meadow Rd., Suite 174
Dallas, TX 75231
TEL: (214) 265-4600
FAX: 214 265 4668

Corporate Atrium II, Suite 140
10701 Corporate Dr.
Stafford, TX 77477
TEL: (713) 240-6082
FAX: 713 240 6094

UTAH

Compass Mktg. & Sales, Inc.
5 Triad Center, Suite 320
Salt Lake City, UT 84180
TEL: (801) 322-0391
FAX: 801 322-0392

WASHINGTON

Northwest Marketing Assoc.
12835 Bel-Red Road
Suite 330N
Bellevue, WA 98005
TEL: (206) 455-5846
FAX: 206 451 1130

WISCONSIN

Oasis Sales
1305 N. Barker Rd.
Brookfield, WI 53005
TEL: (414) 782-6660
FAX: 414 782 7921

North American Authorized Distributors and Corporate Offices

Hamilton Hallmark and Zeus are the only authorized North American distributors for stocking and sale of Harris Rad Hard Space products.

Alliance Electronics
7550 E. Redfield Rd.
Scottsdale, AZ 85260
TEL: (602) 483-9400
FAX: (602) 443 3898

Arrow/Schweber Electronics Group
25 Hub Dr.
Melville, NY 11747
TEL: (516) 391-1300
FAX: 516 391 1644

Electronics Marketing Corporation (EMC)
1150 West Third Avenue
Columbus, OH 43212
TEL: (614) 299-4161
FAX: 614 299 4121

Farnell Electronic Services
300 North Rivermede Rd.
Concord, Ontario
Canada L4K 3N6
TEL: (416) 798-4884
FAX: 416 798 4889

Gerber Electronics
128 Carnegie Row
Norwood, MA 02062
TEL: (617) 769-6000, x156
FAX: 617 762 8931

Hamilton Hallmark
10950 W. Washington Blvd.
Culver City, CA 90230
TEL: (310) 558-2000
FAX: 310 558 2809 (Mil)
FAX: 214 343 5988(Com)

Newark Electronics
4801 N. Ravenswood
Chicago, IL 60640
TEL: (312) 784-5100
FAX: 312 275-9596

Wyle Electronics
(Commercial Products)
3000 Bowers Avenue
Santa Clara, CA 95051
TEL: (408) 727-2500
FAX: 408 988-2747

Zeus Electronics, An Arrow Company
100 Midland Avenue
Pt. Chester, NY 10573
TEL: (914) 937-7400
TEL: (800) 52-HI-REL
FAX: 914 937-2553

Obsolete Products:

Rochester Electronic
10 Malcom Hoyt Drive
Newburyport, MA 01950
TEL: (508) 462-9332
FAX: 508 462 9512

North American Authorized Distributors

ALABAMA

Arrow/Schweber
Huntsville
TEL: (205) 837-6955

Hamilton Hallmark
Huntsville
TEL: (205) 837-8700

Wyle Electronics
Huntsville
TEL: 205) 830-1119

Zeus, An Arrow Company
Huntsville
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

ARIZONA

Alliance Electronics, Inc.
Gilbert
TEL: (602) 813-0233

Scottsdale
TEL: (602) 483-9400

Arrow/Schweber
Tempe
TEL: (602) 431-0030

Hamilton Hallmark
Phoenix
TEL: (602) 437-1200

Wyle Electronics
Phoenix
TEL: (602) 437-2088

Zeus, An Arrow Company
Tempe
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

CALIFORNIA

Alliance Electronics, Inc.
Santa Clarita
TEL: (805) 297-6204

Arrow/Schweber
Calabasas
TEL: (818) 880-9686

Fremont
TEL: (408) 432-7171

Irvine
TEL: (714) 587-0404

San Diego
TEL: (619) 565-4800

San Jose
TEL: (408) 441-9700

Hamilton Hallmark
Costa Mesa
TEL: (714) 641-4100

Los Angeles
TEL: (818) 594-0404

Sacramento
TEL: (916) 624-9781

San Diego
TEL: (619) 571-7540

San Jose
TEL: (408) 435-3500

* Field Application Assistance Available

Wyle Electronics
Calabasas
TEL: (818) 880-9000
Irvine
TEL: (714) 863-9953
Rancho Cordova
TEL: (916) 638-5282
San Diego
TEL: (619) 565-9171
Santa Clara
TEL: (408) 727-2500

Zeus, An Arrow Company
San Jose
TEL: (408) 629-4789
TEL: (800) 52-HI-REL
Irvine
TEL: (714) 921-9000
TEL: (800) 52-HI-REL

CANADA

Arrow/Schweber
Burnaby, British Columbia
TEL: (604) 421-2333
Dorval, Quebec
TEL: (514) 421-7411
Nepan, Ontario
TEL: (613) 226-6903
Mississagua, Ontario
TEL: (905) 670-7769

Farnell Electronic Services
Burnaby, British Columbia
TEL: (604) 291-8866
Calgary, Alberta
TEL: (403) 273-2780
Concord, Ontario
TEL: (416) 798-4884
V. St. Laurent, Quebec
TEL: (514) 335-7697
Nepean, Ontario
TEL: (613) 596-6980
Winnipeg, Manitoba
TEL: (204) 786-2589

Hamilton Hallmark
Mississagua, Ontario
TEL: (905) 564-6060
Montreal
TEL: (514) 335-1000
Ottawa
TEL: (613) 226-1700
Vancouver, B.C.
TEL: (604) 420-4101
Toronto
TEL: (905) 564-6060

COLORADO

Arrow/Schweber
Englewood
TEL: (303) 799-0258

Hamilton Hallmark
Denver
TEL: (303) 790-1662
Colorado Springs
TEL: (719) 637-0055

Wyle Electronics
Thornton
TEL: (303) 457-9953

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

CONNECTICUT

Alliance Electronics, Inc.
Shelton
TEL: (203) 926-0087

Arrow/Schweber
Wallingford
TEL: (203) 265-7741

Hamilton Hallmark
Danbury
TEL: (203) 271-2844

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

FLORIDA

Arrow/Schweber
Deerfield Beach
TEL: (305) 429-8200
Lake Mary
TEL: (407) 333-9300

Hamilton Hallmark
Miami
TEL: (305) 484-5482
Orlando
TEL: (407) 657-3300
Largo
TEL: (813) 541-7440

Wyle Electronics
Fort Lauderdale
TEL: (305) 420-0500
St. Petersburg
TEL: (813) 576-3004

Zeus, An Arrow Company
Lake Mary
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

GEORGIA

Arrow/Schweber
Duluth
TEL: (404) 497-1300

Hamilton Hallmark
Atlanta
TEL: (404) 623-5475

Wyle Electronics
Duluth
TEL: (404) 441-9045

Zeus, An Arrow Company
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

ILLINOIS

Alliance Electronics, Inc.
Vernon Hills
TEL: (708) 949-9890

Arrow/Schweber
Itasca
TEL: (708) 250-0500

Hamilton Hallmark
Chicago
TEL: (708) 860-7780

Newark Electronics, Inc.
Chicago
TEL: (312) 907-5436

Wyle Electronics
Addison
TEL: (708) 620-0969

Zeus, An Arrow Company
Itasca
TEL: (708) 250-0500
TEL: (800) 52-HI-REL

INDIANA

Arrow/Schweber
Indianapolis
TEL: (317) 299-2071

Hamilton Hallmark
Indianapolis
TEL: (317) 872-8875

Zeus, An Arrow Company
TEL: (708) 250-0500
TEL: (800) 52-HI-REL

IOWA

Arrow/Schweber
Cedar Rapids
TEL: (319) 395-7230

Hamilton Hallmark
Cedar Rapids
TEL: (319) 362-4757

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

KANSAS

Arrow/Schweber
Lenexa
TEL: (913) 541-9542

Hamilton Hallmark
Kansas City
TEL: (913) 888-4747

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

MARYLAND

Arrow/Schweber
Columbia
TEL: (301) 596-7800

Hamilton Hallmark
Baltimore
TEL: (410) 988-9800

Wyle Electronics
Columbia
TEL: (410) 312-4844

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

MASSACHUSETTS

Alliance Electronics, Inc.
Winchester
TEL: (617) 756-1910

Arrow/Schweber
Wilmington
TEL: (508) 658-0900

Gerber
Norwood
TEL: (617) 769-6000

Hamilton Hallmark
Peabody
TEL: (508) 532-9893

Wyle Electronics
Burlington
(617) 272-7300

Zeus, An Arrow Company
Wilmington, MA
TEL: (508) 658-4776
TEL: (800) HI-REL

MICHIGAN

Arrow/Schweber
Livonia
TEL: (313) 462-2290

Hamilton Hallmark
Detroit
TEL: (313) 347-4271

Zeus, An Arrow Company
TEL: (708) 250-0500
TEL: (800) 52-HI-REL

MINNESOTA

Arrow/Schweber
Eden Prarie
TEL: (612) 941-5280

Hamilton Hallmark
Minneapolis
TEL: (612) 881-2600

Wyle Electronics
Minneapolis
TEL: (612) 853-2280

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

MISSOURI

Arrow/Schweber
St. Louis
TEL: (314) 567-6888

Hamilton Hallmark
St. Louis
TEL: (314) 291-5350

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

NEW JERSEY

Arrow/Schweber
Marlton
TEL: (609) 596-8000
Pinebrook
TEL: (201) 227-7880

Hamilton Hallmark
Cherry Hill
TEL: (609) 424-0110
Parsippany
TEL: (201) 515-1641

Wyle Electronics
Mt. Laurel
TEL: (609) 439-9110
Pine Brook
TEL: (201) 882-8358

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

NEW MEXICO

Hamilton Hallmark
Albuquerque
TEL: (505) 828-1058

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

* Field Application Assistance Available

NEW YORK

Alliance Electronics, Inc.
Binghamton
TEL: (607) 648-8833
Huntington
TEL: (516) 673-1930

Arrow/Schweber
Farmingdale
TEL: (516) 293-6363
Hauppauge
TEL: (516) 231-1000
Melville
TEL: (516) 391-1276
TEL: (516) 391-1300
TEL: (516) 391-1633
Rochester
TEL: (716) 427-0300

Hamilton Hallmark
Long Island
TEL: (516) 434-7400
Rochester
TEL: (716) 475-9130
Ronkonkoma
TEL: (516) 737-0600

Zeus, An Arrow Company
Pt. Chester
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

NORTH CAROLINA

Arrow/Schweber
Raleigh
TEL: (919) 876-3132

EMC
Charlotte
TEL: (704) 394-6195

Hamilton Hallmark
Raleigh
TEL: (919) 872-0712

Zeus, An Arrow Company
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

OHIO

Alliance Electronics, Inc.
Dayton
TEL: (513) 433-7700

Arrow/Schweber
Solon
TEL: (216) 248-3990
Centerville
TEL: (513) 435-5563

EMC
Columbus
TEL: (614) 299-4161

Hamilton Hallmark
Cleveland
TEL: (216) 498-1100
Columbus
TEL: (614) 888-3313
Dayton
TEL: (513) 439-6735
Toledo
TEL: (419) 242-6610

Zeus, An Arrow Company
TEL: (708) 595-9730
TEL: (800) 52-HI-REL

OKLAHOMA

Arrow/Schweber
Tulsa
TEL: (918) 252-7537

Hamilton Hallmark
Tulsa
TEL: (918) 254-6110

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

OREGON

Almac/Arrow
Beaverton
TEL: (503) 629-8090

Hamilton Hallmark
Portland
TEL: (503) 526-6200

Wyle Electronics
Beaverton
TEL: (503) 643-7900

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

PENNSYLVANIA

Arrow/Schweber
Pittsburgh
TEL: (412) 856-9490

Hamilton Hallmark
Pittsburgh
TEL: (800) 332-8638

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

TEXAS

Alliance Electronics, Inc.
Carrollton
TEL: (214) 492-6700

Allied Electronics, Inc.
Ft. Worth
TEL: (800) 433-5700

Arrow/Schweber
Austin
TEL: (512) 835-4180
Dallas
TEL: (214) 380-6464
Houston
TEL: (713) 647-6868

Hamilton Hallmark
Austin
TEL: (512) 258-8848
Dallas
TEL: (214) 553-4300
Houston
TEL: (713) 781-6100

Wyle Electronics
Austin
TEL: (512) 345-8853
Houston
TEL: (713) 879-9953
Richardson
TEL: (214) 235-9953

Zeus, An Arrow Company
Carrollton
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

UTAH

Arrow/Schweber
Salt Lake City
TEL: (801) 973-6913

Hamilton Hallmark
Salt Lake City
TEL: (801) 266-2022

Wyle Electronics
West Valley City
TEL: (801) 974-9953

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

WASHINGTON

Almac/Arrow
Bellevue
TEL: (206) 643-9992

Hamilton Hallmark
Seattle
TEL: (206) 881-6697

Wyle Electronics
Redmond
TEL: (206) 881-1150

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

WISCONSIN

Arrow/Schweber
Brookfield
TEL: (414) 792-0150

Hamilton Hallmark
Milwaukee
TEL: (414) 780-7200

Wyle Electronics
Waukesha
TEL: (414) 521-9333

Zeus, An Arrow Company
TEL: (708) 250-0500
TEL: (800) 52-HI-REL

Harris Semiconductor Chip Distributors

Chip Supply, Inc.
7725 N. Orange Blossom Trail
Orlando, FL 32810-2696
TEL: (407) 298-7100
FAX: (407) 290-0164

Elmo Semiconductor Corp.
7590 North Glenoaks Blvd.
Burbank, CA 91504-1052
TEL: (818) 768-7400
FAX: (818) 767-7038

Minco Technology Labs, Inc.
1805 Rutherford Lane
Austin, TX 78754
TEL: (512) 834-2022
FAX: (512) 837-6285

Puerto Rican Authorized Distributor

Hamilton Hallmark
TEL: (809) 731-1110

South American Authorized Distributor

Graftec Electronic Sales Inc.
One Boca Place, Suite 305 East
2255 Glades Road
Boca Raton, Florida 33431
TEL: (407) 994-0933
FAX: 407 994-5518

BRASIL

Graftec Brasil Ltda.
Rua baroneza De ITU 336 - 5
01231-000 - Sao Paulo - SP
Brasil
TEL: 55-11-826-5407
FAX: 55-11-826-6526

European Sales Offices and Representatives

European Sales Headquarters

Harris S.A.
Mercure Center
Rue de la Fusee 100
B-1130 Brussels, Belgium
TEL: 32 2 724 21 11
FAX: 32 2 724 2205/...09

AUSTRIA

Eurodis Electronics GmbH
Lamezanstrasse 10
A - 1232 Vienna
TEL: 43 1 61062-0
FAX: 43 1 610625

DENMARK

Delco AS
Titangade 15
DK - 2200 Copenhagen N
TEL: 45 35 82 12 00
FAX: 45 35 82 12 05

FINLAND

J. Havulinna & Son
Reinikkalan Kartano
SF - 51200 Kangasniemi
TEL: 358 59 432031
FAX: 358 59 432367

* Field Application Assistance Available

FRANCE
Harris Semiconducteurs SARL
* 2-4, Avenue de l'Europe
F - 78941 Velizy Cedex
TEL: 33 1 34 65 40 80 (Dist)
TEL: 33 1 34 65 40 27 (Sales)
FAX: 33 1 39 46 40 54

GERMANY
Harris Semiconductor GmbH
* Putzbrunnerstrasse 69
D-81739 München
TEL: 49 89 63813-0
FAX: 49 89 6377891

Harris Semiconductor GmbH
Kieler Strasse 55-59
D-25451 Quickborn
TEL: 49 4106 50 02-04
FAX: 49 4106 6 88 50

Harris Semiconductor GmbH
Wegener Strasse, 5/1
D - 71063 Sindelfingen
TEL: 49 7031 8 69 40
FAX: 49 7031 87 38 49

Ecker Michelstadt GmbH
In den Dorfwiesen 2A
Postfach 33 44
D - 64720 Michelstadt
TEL: 49 6061 22 33
FAX: 49 6061 50 39

Erwin W. Hildebrandt
Nieresch 32
D - 48301 Nottuln-Darup
TEL: 49 2502 60 65
FAX: 49 2502 18 89

FINK Handelsvertretung
Laurinweg, 1
D - 85521 Ottobrunn
TEL: 49 89 6 09 70 04
FAX: 49 89 6 09 81 70

Hartmut Welte
Hepbacher Strasse 11A
D - 88677 Markdorf
TEL: 49 7544 7 25 55
FAX: 49 7544 7 25 55

ISRAEL
Aviv Electronics Ltd
Hayetzira Street, 4 Ind. Zone
IS - 43651 Ra'anana
PO Box 2433
IS - 43100 Ra'anana
TEL: 972 9 983232
FAX: 972 9 916510

ITALY
Harris SRL
* Viale Fulvio Testi, 126
I-20092 Cinisello Balsamo, (Milan)
TEL: 39 2 262 07 61
(Disti & OEM ROSE)
TEL: 39 2 240 95 01
(Disti & OEM Italy)
FAX: 39 2 262 22 158 (ROSE)

NETHERLANDS
Harris Semiconductor SA
Benelux OEM Sales Office
Kouterstraat 6
NL - 5345 LX Oss
TEL: 31 4120 38561
FAX: 31 4120 34419

SPAIN
Elcos S. L.
C/Avda. Europa, 30 1 B-A
Spain 28224 Pozuelo de Alarcon
Madrid
TEL: 34 1 352 3052
FAX: 34 1 352 1147

TURKEY
EMPA
Besyol Londra Asfalti
TK - 34630 Sefakoy/ Istanbul
TEL: 90 1 599 3050
FAX: 90 1 599 3059

UNITED KINGDOM
Harris Semiconductor Ltd
* Riverside Way
Camberley
Surrey GU15 3YQ
TEL: 44 276 686 886
FAX: 44 276 682 323

Laser Electronics
Ballynamoney
Greenore
Co. Louth, Ireland
TEL: 353 4273165
FAX: 353 4273518

Complementary Technologies Ltd
Redgate Road
South Lancashire, Ind. Estate
Ashton-In-Makerfield
Wigan, Lancs WN4 8DT
TEL: 44 942 274 731
FAX: 44 942 274 732

Stuart Electronics Ltd.
Phoenix House
Bothwell Road
Castlehill, Carluke
Lanarkshire ML8 5UF
TEL: 44 555 751566
FAX: 44 555 751562

European Authorized Distributors

AUSTRIA
Avnet E2000 GmbH
Waidhausenstrasse 19
A - 1140 Wien
TEL: 43 1 9112847
FAX: 43 1 9113853

EBV Elektronik
* Diefenbachgasse 35/6
A - 1150 Wien
TEL: 43-222-8941774
FAX: 43-22-8941775

Eurodis Electronics GmbH
Lamezanstrasse 10
A - 1232 Wien
TEL: 43 1 610620
FAX: 43 1 610625

Spoerle Electronic
Heiligenstädter Str. 52
A - 1190 Wien
TEL: 43 1 31872700
FAX: 43 1 3692273

BELGIUM
Diode Spoerle
* Keiberg II
Minervastraat, 14/B2
B-1930 Zaventem
TEL: 32 2 725 46 60
FAX: 32 2 725 45 11

EBV Elektronik
* Excelsiorlaan 35
B - 1930 Zaventem
TEL: 32 2 716 00 10
FAX: 32 2 720 81 52

Eurodis Texim Electronics
* Avenue des Croix de Guerre 116
B - 1120 Brussels
TEL: 32 2 247 49 69
FAX: 32 2 215 81 02

DENMARK
Avnet Nortec
Transformervej, 17
DK - 2730 Herlev
TEL: 45 42 84 2000
FAX: 45 44 92 1552

Ditz Schweitzer
Vallensbaekvej 41
Postboks 5
DK - 2605 Brondby
TEL: 45 42 45 30 44
FAX: 45 42 45 92 06

FINLAND
Avnet Nortec
Italahdenkatu, 18
SF - 00210 Helsinki
TEL: 358 061 318250
FAX: 358 069 22326

Bexab
Sinimaentie 10C
P.O. Box 51
SF - 02630 ESPOO
TEL: 358.0.50 23 200
FAX: 358.0.50 23 294

FRANCE
3D
ZI des Glaises
6/8 rue Ambroise Croizat
F - 91127 Palaiseau
TEL: 33 1 64 47 29 29
FAX: 33 1 64 47 00 84

Arrow Electronique
73 - 79, Rue des Solets
Silic 585
F - 94663 Rungis Cedex
TEL: 33 1 49 78 49 78
FAX: 33 1 49 78 05 96

Avnet EMG France
* 79, Rue Pierre Semard-P.B. 90
F-92320 Chatillon Sous Bagneux
TEL: 33 1 49 65 25 00
FAX: 33 1 49 65 25 39

CCI Electronique
* 12, Allee de la Vierge
Silic 577
F - 94653 Rungis
TEL: 33 1 41 80 70 00
FAX: 33 1 46 75 32 07

EBV Elektronik
Parc Club de la Haute Maison
16, Rue Galilee
Cite Descartes
F - 77420 Champs-sur-Marne
TEL: 33 1 64 68 86 09
FAX: 33 1 64 68 27 67

Harris Semiconductor Chip Distributors

Edgetek/Rood Tech
Zai De Courtaboeuf
Avenue Des Andes
91952 Les Ulis Cedex
TEL: 33 1 64 46 06 50
FAX: 33 1 69 28 43 96
TWX: 600333

Elmo
Z. A. De La Tuilerie
B. P. 1077
78204 Mantes-La-Jolie
TEL: 33 1 34 77 16 16
FAX: 33 1 34 77 95 79
TWX: 699737

Hybritech CM (HCM)
7, Avenue Juliot Curie
F - 17027 LA Rochelle Cedex
TEL: 33 46 45 12 70
FAX: 33 46 45 04 44
TWX: 793034

EASTERN COUNTRIES
HEV GmbH
Alexanderplatz 6
D - 10178 Berlin
Postfach 90
D - 10173 Berlin
TEL: 49 30 243 34 00
FAX: 49 30 243 34 24

* Field Application Assistance Available

GERMANY

Avnet/E2000
Stahlgruberring, 12
D - 81829 München
TEL: 49 89 4511001
FAX: 49 89 45110129

EBV Elektronik GmbH
* Hans-Pinsel-Strasse 4
D - 85540 Haar-bei-München
TEL: 49 89 45610-0
FAX: 49 89 464488

Eurodis Enatechnik Electronics GmbH
Pascalkehre, 1
D - 25451 Quickborn
P.B. 1240
D - 25443 Quickborn
TEL: 49 4106 701-0
FAX: 49 4106 701 268

Indeg Industrie Elektronik
Emil Kömmerling Strasse 5
D - 66954 Pirmasens
Postfach 1563
D - 66924 Pirmasens
TEL: 49 6331 9 40 65
FAX: 49 6331 9 40 64

Sasco Semiconductor GmbH
Hermann-Oberth Strasse 16
D - 85640 Putzbrunn-bei-München
TEL: 49 89 46 11-0
FAX: 49 89 46 11-270

Spoerle Electronic
Max-Planck Strasse 1-3
D - 63303 Dreieich-bei-Frankfurt
TEL: 49 6103 304-8
FAX: 49 6106 3 04-201

GREECE

Semicon Co.
104 Aeolou Street
GR - 10564 Athens
TEL: 30 1 32 53 626
FAX: 30 1 32 16 063

ISRAEL

Aviv Electronics
Hayetzira Street 4, Ind. Zone
IS - 43651 Ra'anana
PO Box 2433
IS - 43100 Ra'anana
TEL: 972 9 983232
FAX: 972 9 916510

ITALY

EBV Elektronik
* Via C. Frova, 34
I - 20092 Cinisello Balsamo (MI)
TEL: 39 2 660 17111
FAX: 39 2 660 17020

Eurelettronica
Via Enrico Fermi, 8
I - 20090 Assago (MI)
TEL: 39 2 457 841
FAX: 39 2 488 02 75

Lasi Elettronica
Viale Fulvio Testi 280
I - 20126 Milano
TEL: 39 2 66 10 13 70
FAX: 39 2 66 10 13 85

Silverstar
Viale Fulvio Testi 280
I - 20126 Milano
TEL: 39 2 66 12 51
FAX: 39 2 66 10 13 59

NETHERLANDS

* **Auriema Nederland BV**
Beatrix de Rijkweg, 8
NL - 5657 EG Eindhoven
TEL: 31 40 502602
FAX: 31 40 510255

* **Diode Spoerle**
Coltbaan 17
NL - 3439 NG Nieuwegein
TEL: 31 3402 912 34
FAX: 31 3402 359 24

Diode Spoerle
Postbus 7139
NL - 5605 JC Eindhoven
TEL: 31 40 54 54 30
FAX: 31 40 53 55 40

EBV Elektronik
* Planetenbaan, 2
NL - 3606 AK Maarssenbroek
TEL: 31 3465 623 53
FAX: 31 3465 642 77

NORWAY

Avnet Nortec
Smedsvingen 4B
Box 123
N - 1364 Hvalstad
TEL: 47 66 84 62 10
FAX: 47 66 84 65 45

PORTUGAL

Amitron-Arrow
Quinta Grande, Lote 20
Alfragide
P - 2700 Amadora
TEL: 351.1.471 48 06
FAX: 351.1.471 08 02

SPAIN

Amitron-Arrow S.A.
Albasanz, 75
SP - 28037 Madrid
TEL: 34 1 304 30 40
FAX:34 1 327 24 72

EBV Elektronik
* Calle Maria Tubau, 6
SP - 28049 Madrid
TEL: 34 1 358 86 08
FAX: 34 1 358 85 60

SWEDEN

Avnet Nortec
Englundavagen 7
P.O. Box 1830
S - 171 27 Solna
TEL: 46 8 629 1400
FAX: 46 8 627 0280

Bexab Sweden AB
P.O. Box 523
Kemistvagen, 10A
S - 183 25 Taby
TEL: 46 8 630 88 00
FAX: 46 8 732 70 58

SWITZERLAND

Avnet E2000 AG
Boehirainstrasse 11
CH - 8801 Thalwil
TEL: 41 1 7221330
FAX: 41 1 7221340

Basix Fur Elektronik
Hardturmstrasse 181
CH - 8010 Zürich
TEL: 41 1 2 76 11 11
FAX: 41 1 2761234

EBV Elektronik
* Vorstadtstrasse 37
CH - 8953 Dietikon
TEL: 41 1 745610
FAX: 41 1 7415110

Eurodis Electronic AG
Bahnstrasse 58/60
CH - 8105 Regensdorf
TEL: 41 1 84 33 111
FAX: 41 1 84 33 910

Fabrimex Spoerle
Cherstr. 4
CH - 8152 Opfikon-Glattbrugg
TEL: 41 1 874 6262
FAX: 41 1 874 6200

TURKEY

EMPA
Besyol Londra Asfalti
TK - 34630 Sefakoy/ Istanbul
TEL: 90 212 599 3050
FAX: 90 212 599 3059

UNITED KINGDOM

Arrow-Jermyn Electronic
Vestry Industrial Estate
Sevenoaks
Kent TN14 5EU
TEL: 44 732 743743
FAX: 44 732 451251

Avnet Emg
Jubilee House, Jubilee Road
Letchworth
Hertfordshire SG6 1QH
TEL: 44 462 488500
FAX: 44 462 488567

Farnell Electronic Components
Armley Road, Leeds
West Yorkshire LS12 2QQ
TEL: 44 532 790101
FAX: 44 532 633404

Farnell Electronic Services
Edinburgh Way.
Harlow
Essex CM20 2DE
TEL: 44 279 626777
FAX: 44 279 441687

Micromark Electronics
Boyn Valley Road
Maidenhead
Berkshire SL6 4DT
TEL: 44 628 76176
FAX: 44 628 783799

Thame Components
Thame Park Rd.
Thame, Oxfordshire OX9 3UQ
TEL: 44 844 261188
FAX: 44 844 261681

Harris Semiconductor Chip Distributors

Die Technology Ltd.
Corbrook Rd., Chadderton
Lancashire OL9 9SD
TEL: 44 61 626 3827
FAX: 44 61 627 4321
TWX: 668570

Rood Technology
Test House Mill Lane, Alton
Hampshire GU34 2QG
TEL: 44 420 88022
FAX: 44 420 87259
TWX: 21137

South African Authorized Distributor

TRANSVAAL

Allied Electronic Components
10, Skietlood Street
Isando, Ext. 3, 1600
P.O. Box 69
Isando, 1600
TEL: 27 11 392 3804/. . .19
FAX: 27 11 974 9625
FAX: 27 11 974 9683

Asian Pacific Sales Offices and Representatives

NORTH ASIA
Sales Headquarters
JAPAN

Harris K.K.
Kojimachi-Nakata Bldg. 4F
5-3-5 Kojimachi
Chiyoda-ku, Tokyo, 102 Japan
TEL: (81) 3-3265-7571
TEL: (81) 3-3265-7572 (Sales)
FAX: (81) 3-3265-7575

SOUTH ASIA
Sales Headquarters
HONG KONG

Harris Semiconductor H.K. Ltd.
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon
TEL: (852) 723-6339
FAX: (852) 739-8946
TLX: 78043645

AUSTRALIA

VSI Electronics Pty, Ltd.
Unit C 6-8 Lyon Park Road
North Ryde NSW 2113
TEL: (612) 878-1299
FAX: (612) 878-1266

INDIA

Intersil Private Limited
Plot 54, SEEPZ
Marol Industrial Area
Andheri (E) Bombay 400 096
TEL: (91) 22-832-3097
FAX: (91) 22-836-6682

* Field Application Assistance Available

KOREA

Harris Semiconductor YH
RM #419-1
Korea Air Terminal Bldg.
159-6, Sam Sung-Dong,
Kang Nam-ku, Seoul
135-728, Korea
TEL: 82-2-551-0931/4
FAX: 82-2-551-0930

Inhwa Company, Ltd.
Room #305
Daegyo Bldg., 56-4,
Wonhyoro - 2GA,
Young San-Ku,
Seoul 140-113, Korea
TEL: 822-703-7231
FAX: 822-703-8711

KumOh Electric Co., Ltd.
203-1, Jangsa-Dong,
Chongro-ku, Seoul
TEL: 822-279-3614
FAX: 822-272-6496

PHILIPPINES

Intergral Silicon Solution, Inc.
6th Floor Peakson Bldg
1505 Princeton Street
Cor. Shaw Bldg.
Mandauyong
TEL: 632-786652
FAX: 632-786731

SINGAPORE

Harris Semiconductor Pte Ltd.
105 Boon Keng Road
#01-18/19 Singapore 1233
TEL: (65) 291-0203
FAX: (65) 293-4301
TLX: RS36460 RCASIN

GS Technology Pte, Ltd.
Block 5073 #02-1656
Ang Mo Kio Industrial Park 2
Singapore 2056
TEL: (65) 483-2920
FAX: (65) 483-2930

TAIWAN

Harris Semiconductor
Room 1101, No. 142, Sec. 3
Ming Chuan East Road
Taipei, Taiwan
TEL: (886) 2-716-9310
FAX: 886-2-715-3029
TLX: 78525174

Acer Sertek Inc.
3F, No. 135, Sec. 2
Chien Kuo N. Road
Taipei, Taiwan
TEL: (886) 2-501-0055
FAX: (886) 2-501-2521

Applied Component Tech. Corp.
8F No. 233-1
Pao-Chia Road
Hsin Tien City, Taipei Hsien,
Taiwan, R.O.C.
TEL: (886) 2 9170858
FAX: 886 2 9171895

Galaxy Far East Corporation
8F-6, No. 390, Sec. 1
Fu Hsing South Road
Taipei, Taiwan
TEL: (886) 2-705-7266
FAX: 886-2-708-7901

TECO Enterprise Co., Ltd.
10FL., No. 292
Min-Sheng W. Rd.
Taipei, Taiwan
TEL: (886) 2-555-9676
FAX: (886) 2-558-6006

Asian Pacific Authorized Distributors

AUSTRALIA

VSI Electronics Pty, Ltd.
Unit C 6-8 Lyon Park Road
North Ryde NSW 2113
TEL: (612) 878-1299
FAX: (612) 878-1266

CHINA

Means Come Ltd.
Room 1007, Harbour Centre
8 Hok Cheung Street
Hung Hom, Kowloon
TEL: (852) 334-8188
FAX: (852) 334-8649

Sunnice Electronics Co., Ltd.
Flat F, 5/F, Everest Ind. Ctr.
396 Kwun Tong Road
Kowloon,
TEL: (852) 790-8073
FAX: (852) 763-5477

HONG KONG

Array Electronics Limited
24/F., Wyler Centre
Phase 2
200 Tai Lin Pai Road
Kwai Chung
New Territories, H.K.
TEL: (852) 418-3700
FAX: (852) 481-5872

Inchcape Industrial
10/F, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong
New Territories
TEL: (852) 410-6555
FAX: (852) 401-2497

Kingly International Co., Ltd.
Flat 03, 16/F, Block A,
Hi-Tech Ind. Centre
5-12 Pak Tin Par St.,
Tsuen Wan
New Territories, H.K.
TEL: (852) 499-3109
FAX: (852) 417-0961

JAPAN

Hakuto Co., Ltd.
1-1-13 Shinjuku Shinjuku-ku
Tokyo 160
TEL: 81-3-3355-7615
FAX: 81-3-3355-7680

Jepico Corp.
Shinjuku Daiichi Seimei Bldg.
2-7-1, Nishi-Shinjuku
Shinjuku-ku, Tokyo 163
TEL: 03-3348-0611
FAX: 03-3348-0623

Macnica Inc.
Hakusan High Tech Park
1-22-2, Hakusan
Midori-ku, Yokohama-shi,
Kanagawa 226
TEL: 045-939-6116
FAX: 045-939-6117

Micron, Inc.
DJK Kouenji Bldg. 5F
4-26-16, Kouenji-Minami
Suginami-Ku, Tokyo 166
TEL: 03-3317-9911
FAX: 03-3317-9917

Okura Electronics Co., Ltd.
Okura Shoji Bldg.
2-3-6, Ginza Chuo-ku,
Tokyo 104
TEL: 03-3564-6871
FAX: 03-3564-6870

Takachiho Koheki Co., Ltd.
1-2-8, Yotsuya
Shinjuku-ku, Tokyo 160
TEL: 03-3355-6696
FAX: 03-3357-5034

KOREA

KumOh Electric Co., Ltd.
203-1, Jangsa-Dong,
Chongro-ku, Seoul
TEL: 822-279-3614
FAX: 822-272-6496

Inhwa Company, Ltd.
Room #305
Daegyo Bldg., 56-4,
Wonhyoro - 2GA,
Young San-Ku,
Seoul 140-113, Korea
TEL: 822-703-7231
FAX: 822-703-8711

NEW ZEALAND

Components and Instrumentation NZ, Ltd.
19 Pretoria Street
Lower Hutt
P.O. Box 38-099
Wellington
TEL: (64) 4-566-3222
FAX: (64) 4-566-2111

PHILIPPINES

Intergral Silicon Solution, Inc.
6th Floor Peakson Bldg
1505 Princeton Street
Cor. Shaw Bldg.
Mandauyong
TEL: 632-786652
FAX: 632-786731

SINGAPORE

B.B.S Electronics Pte, Ltd.
1 Genting Link
#05-03 Perfect Indust. Bldg.
Singapore 1334
TEL: (65) 748-8400
FAX: (65) 748-8466

Device Electronics Pte, Ltd.
605B MacPherson Road
04-12 Citimac Ind. Complex
Singapore 1336
TEL: (65) 288-6455
FAX: (65) 287-9197

Willas - Array Pte, Ltd.
40 Jalan Pemimpin
#04-03B Tat Ann Building
Singapore 2057
TEL: (65) 353-3655
FAX: (65) 353-6153

TAIWAN

Acer Sertek Inc.
3F, No. 135, Sec. 2
Chien Kuo N. Road
Taipei, Taiwan
TEL: (886) 2-501-0055
FAX: (886) 2-501-2521

Applied Component Technology Corp.
8F No. 233-1 Pao-Chial Road
Hsin Tien City, Taipei Hsein,
Taiwan, R.O.C.
TEL: (02) 9170858
FAX: (02) 9171895

Galaxy Far East Corporation
8F-6, No. 390, Sec. 1
Fu Hsing South Road
Taipei, Taiwan
TEL: (886) 2-705-7266
FAX: 886-2-708-7901

TECO Enterprise Co., Ltd.
10FL., No. 292, Min-Sheng W. Rd.
Taipei, Taiwan
TEL: (886) 2-555-9676
FAX: (886) 2-558-6006

* Field Application Assistance Available

We're Backing You Up with Products, Support, and Solutions!

Signal Processing
- Linear
- Custom Linear
- Data Conversion
- Interface
- Analog Switches
- Multiplexers
- Filters
- DSP
- Telecom

Power Products
- Power MOSFETs
- IGBTs
- MCTs
- Bipolar
- Transient Voltage Suppressors
- MOVs
- Rectifiers
- Surgectors
- MLVs
- Intelligent Discretes

Intelligent Power
- Power ICs
- Power ASICs
- Hybrid Programmable Switches
- Full-Custom High Voltage ICs

Military/Aerospace Products
- Microprocessors and Peripherals
- Memories
- Analog ICs
- Digital ICs
- Discrete Power
  - Bipolar
  - MOSFET
  - IGBTs
  - MOVs

ASICs
- Full-Custom
- Analog Semicustom
- Mixed-Signal
- ASIC Design Software

Digital
- CMOS Microprocessors and Peripherals
- CMOS Microcontrollers
- CMOS Logic

Rad-Hard Products
- Microprocessors and Peripherals
- Memories
- Analog ICs
- Digital ICs
- Discrete Power
  - Bipolar
  - MOSFET
- ASICs
- ESA SCC 9000 and Class S Screening

Military/Aerospace Programs
- Strategic and Space Programs
- Military ASIC Programs

HARRIS
SEMICONDUCTOR

DB309

Copyright © Harris Corporation 1994 (All Rights Reserved)
Printed in USA, 11/1993