



**mitsubishi** 1987  
**SEMICONDUCTORS**

**HIGH SPEED CMOS LOGIC**

DATA BOOK

Mitsubishi Electric guarantees that the semiconductor products described in this data book will perform as specified. The explanations, diagrams, and specifications are accurate and reliable to the best of our knowledge. Due to continuous improvements in product performance, all specifications are subject to change.

Mitsubishi Electric will not be responsible for any infringements on patents or any other rights of third parties resulting directly or indirectly from the use of the information contained herein.

---

## **GUIDANCE**

---

**1**

**INDEX BY FUNCTION**  
**SYMBOLGY**  
**INTRODUCTION**  
**DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS**  
**AND TYPICAL CHARACTERISTICS**  
**QUALITY ASSURANCE SYSTEM AND RELIABILITY**  
**PRECAUTIONS FOR USE**  
**PACKAGE OUTLINES**

---

## **DATASHEETS**

---

**2**



## **1** GUIDANCE

Index by Function .....	1 - 3
Symbology .....	1 -15
Introduction .....	1 -17
Definitions and test methods for specifications and typical characteristics .....	1 -28
Quality Assurance System and Device Reliability Data .....	1 -40
Application Note .....	1 -47
Package outlines .....	1 -51

## **2** DATA SHEETS (★★ : under development)

M74HC00P/FP/DP	Quadruple 2-Input Positive NAND Gate .....	2 - 3
M74HCT00P/FP/DP	Quadruple 2-Input Positive NAND Gate with LSTTL-Compatible Inputs .....	2 - 6
M74HC02P/FP/DP	Quadruple 2-Input Positive NOR Gate .....	2 - 9
M74HC03P/FP/DP	Quadruple 2-Input Positive NAND Gate with Open-Drain Outputs .....	2 -12
M74HC04P/FP/DP	Hex Inverter .....	2 -15
M74HCU04P/FP/DP	Hex Unbuffered Inverter .....	2 -18
★★ M74HCT04P/FP/DP	Hex Inverter with LSTTL-Compatible Inputs .....	2 -21
M74HC05P/FP/DP	Hex Inverter with Open-Drain Outputs .....	2 -24
M74HC08P/FP/DP	Quadruple 2-Input Positive AND Gate .....	2 -27
M74HC09P/FP/DP	Quadruple 2-Input Positive AND Gate with Open-Drain Outputs .....	2 -30
M74HC10P/FP/DP	Triple 3-Input Positive NAND Gate .....	2 -33
M74HC11P/FP/DP	Triple 3-Input Positive AND Gate .....	2 -36
M74HC14P/FP/DP	Hex Schmitt-Trigger Inverter .....	2 -39
M74HC20P/FP/DP	Dual 4-Input Positive NAND Gate .....	2 -42
★★ M74HC21P/FP/DP	Dual 4-Input Positive AND Gate .....	2 -45
M74HC27P/FP/DP	Triple 3-Input Positive NOR Gate .....	2 -46
M74HC30P/FP/DP	8-Input Positive NAND Gate .....	2 -49
M74HC32P/FP/DP	Quadruple 2-Input Positive OR Gate .....	2 -52
M74HC42P/FP/DP	1-of-10 Decoder .....	2 -55
M74HC51P/FP/DP	2-Wide, 2-Input/2-Wide, 3-Input AND-OR-INVERT Gates .....	2 -59
M74HC73P/FP/DP	Dual J-K Flip-Flop with Reset .....	2 -62
M74HC74P/FP/DP	Dual D-Type Flip-Flop with Set and Reset .....	2 -67
M74HC75P/FP/DP	Dual 2-Bit Transparent Latch .....	2 -72
M74HC76P/FP/DP	Dual J-K Flip-Flop with Set and Reset .....	2 -76
M74HC85P/FP/DP	4-Bit Magnitude Comparator .....	2 -81
M74HC86P/FP/DP	Quadruple 2-Input Exclusive OR Gate .....	2 -86
M74HC107P/FP/DP	Dual J-K Flip-Flop with Reset .....	2 -89
M74HC109P/FP/DP	Dual J-K Flip-Flop with Set and Reset .....	2 -94
M74HC112P/FP/DP	Dual J-K Flip-Flop with Set and Reset .....	2 -99
M74HC113P/FP/DP	Dual J-K Flip-Flop with Set .....	2 -104
M74HC114P/FP/DP	Dual J-K Flip-Flop with Set and Common Reset .....	2 -109
★★ M74HC123P/FP/DP	Dual Retriggerable Monostable Multivibrator .....	2 -114
M74HC125P/FP/DP	Quadruple 3-State Noninverting Buffer .....	2 -120
M74HC126P/FP/DP	Quadruple 3-State Noninverting Buffer .....	2 -124
M74HC132P/FP/DP	Quadruple 2-Input Schmitt-Trigger Positive NAND Gate .....	2 -128
M74HC133P/FP/DP	13-Input Positive NAND Gate .....	2 -131
M74HC137P/FP/DP	1-of-8 Decoder/Demultiplexer with Address Latch .....	2 -134
M74HC138P/FP/DP	1-of-8 Decoder/Demultiplexer .....	2 -139
★★ M74HCT138P/FP/DP	1-of-8 Decoder/Demultiplexer with LSTTL-Compatible Inputs .....	2 -144

M74HC139P/FP/DP	Dual 1-of-4 Decoder/Demultiplexer	2-148
M74HC147P/FP/DP	10-Line Decimal to 4-Line BCD Priority Encoder	2-152
M74HC148P/FP/DP	8-Line to 3-Line Priority Encoder	2-156
M74HC151P/FP/DP	8-Input Data Selector/Multiplexer	2-161
M74HC153P/FP/DP	Dual 4-Input Data Selector/Multiplexer	2-166
★★ M74HC154P/FP/DWP	1-of-16 Decoder/Demultiplexer	2-171
M74HC155P/FP/DP	Dual 1-of-4 Decoder/Demultiplexer	2-175
M74HC157P/FP/DP	Quadruple 2-Input Noninverting Data Selector/Multiplexer	2-176
M74HC158P/FP/DP	Quadruple 2-Input Inverting Data Selector/Multiplexer	2-180
M74HC160P/FP/DP	Presetable BCD Counter with Asynchronous Reset	2-184
M74HC161P/FP/DP	Presetable 4-Bit Binary Counter with Asynchronous Reset	2-190
M74HC162P/FP/DP	Presetable BCD Counter with Synchronous Reset	2-196
M74HC163P/FP/DP	Presetable 4-Bit Binary Counter with Synchronous Reset	2-202
M74HC164P/FP/DP	8-Bit Serial-Input/Parallel-Output Shift Register	2-208
★★ M74HC165P/FP/DP	8-Bit Serial-or Parallel-Input/Serial-Output Shift Register	2-213
M74HC166P/FP/DP	8-Bit Serial-or Parallel-Input/Serial-Output Shift Register with Reset	2-219
M74HC173P/FP/DP	Quadruple 3-State D-Type Flip-Flop with Common Clock and Reset	2-225
M74HC174P/FP/DP	Hex D-Type Flip-Flop with Common Clock and Reset	2-230
M74HC175P/FP/DP	Quadruple D-Type Flip-Flop with Common Clock and Reset	2-234
★★ M74HC190P/FP/DP	Presetable BCD Up/Down Counter	2-239
★★ M74HC191P/FP/DP	Presetable 4-Bit Binary Up/Down Counter	2-241
★★ M74HC192P/FP/DP	Presetable BCD Up/Down Counter with Reset	2-243
★★ M74HC193P/FP/DP	Presetable 4-Bit Binary Up/Down Counter with Reset	2-249
M74HC194P/FP/DP	4-Bit Bidirectional Universal Shift Register	2-255
M74HC195P/FP/DP	4-Bit Universal Shift Register	2-260
★★ M74HC221P/FP/DP	Dual Monostable Multivibrator	2-265
M74HC237P/FP/DP	1-of-8 Decoder/Demultiplexer with Address Latch	2-267
★★ M74HC238P/FP/DP	1-of-8 Decoder/Demultiplexer	2-272
M74HC240P/FP/DWP	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	2-273
M74HC240-1P/FP/DWP	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	2-277
M74HCT240P/FP/DWP	Octal 3-State Inverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	2-281
★★ M74HCT240-1P/FP/DWP	Octal 3-State Inverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	2-285
M74HC241P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	2-289
M74HC241-1P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	2-293
M74HCT241P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	2-297
★★ M74HCT241-1P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	2-301
M74HC242P/FP/DP	Quadruple 3-State Inverting Bus Transceiver	2-305
M74HC243P/FP/DP	Quadruple 3-State Noninverting Bus Transceiver	2-309
M74HC244P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	2-313
M74HC244-1P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	2-317
M74HCT244P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	2-321
★★ M74HCT244-1P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	2-325
M74HC245P/FP/DWP	Octal 3-State Noninverting Bus Transceiver	2-329
★★ M74HC245-1P/FP/DWP	Octal 3-State Noninverting Bus Transceiver	2-333
★★ M74HCT245-1P/FP/DWP	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs	2-337
M74HC251P/FP/DP	8-Input Data Selector/Multiplexer with 3-State Outputs	2-341
M74HC253P/FP/DP	Dual 4-Input Data Selector/Multiplexer with 3-State Outputs	2-346
M74HC257P/FP/DP	Quadruple 2-Input Data Selector/Multiplexer with 3-State Outputs	2-351
★★ M74HC258P/FP/DP	Quadruple 2-Input Data Selector/Multiplexer with 3-State Outputs	2-356
M74HC259P/FP/DP	8-Bit Addressable Latch/1-of-8 Decoder	2-360
M74HC266P/FP/DP	Quadruple 2-Input Exclusive NOR Gate (Note)	2-365

# MITSUBISHI HIGH SPEED CMOS CONTENTS

M74HC266AP/FP/DP	Quadruple 2-Input Exclusive NOR Gate with Open-Drain Outputs (Note).....	2-368
M74HC273P/FP/DWP	Octal D-Type Flip-Flop with Common Clock and Reset.....	2-371
★★ M74HC279P/FP/DP	Quadruple R-S Latch.....	2-375
M74HC280P/FP/DP	9-Bit Odd/Even Parity Generator/Checker.....	2-376
M74HC283P/FP/DP	4-Bit Binary Full Adder with Fast Carry.....	2-379
★★ M74HC298P/FP/DP	Quadruple 2-Input Data Selector/Multiplexer with Output Latch.....	2-383
★★ M74HC299P/FP/DWP	8-Bit Bidirectional Universal Shift Register with 3-State Parallel Outputs.....	2-384
★★ M74HC323P/FP/DWP	8-Bit Bidirectional Universal Shift Register with 3-State Parallel Outputs.....	2-391
★★ M74HC354P/FP/DWP	8-Input Data Selector/Multiplexer with Data and Address Latches and with 3-State Outputs.....	2-392
★★ M74HC356P/FP/DWP	8-Input Data Selector/Multiplexer with Data and Address Latches and with 3-State Outputs.....	2-398
M74HC365P/FP/DP	Hex 3-State Noninverting Buffer with Common Enables.....	2-404
M74HC366P/FP/DP	Hex 3-State Inverting Buffer with Common Enables.....	2-408
M74HC367P/FP/DP	Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections.....	2-412
M74HC368P/FP/DP	Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections.....	2-416
M74HC373P/FP/DWP	Octal 3-State Noninverting D-Type Transparent Latch.....	2-420
★★ M74HC373-1P/FP/DWP	Octal 3-State Noninverting D-Type Transparent Latch.....	2-425
★★ M74HCT373-1P/FP/DWP	Octal 3-State Noninverting D-Type Transparent Latch with LSTTL-Compatible Inputs.....	2-429
M74HC374P/FP/DWP	Octal 3-State Noninverting D-Type Flip-Flop.....	2-433
★★ M74HC374-1P/FP/DWP	Octal 3-State Noninverting D-Type Flip-Flop.....	2-438
★★ M74HCT374-1P/FP/DWP	Octal 3-State Noninverting D-Type Flip-Flop with LSTTL-Compatible Inputs.....	2-443
M74HC375P/FP/DP	Dual 2-Bit Transparent Latch.....	2-447
★★ M74HC377P/FP/DWP	Octal D-Type Flip-Flop with Common Clock and Enable.....	2-451
M74HC390P/FP/DP	Dual 4-Stage Binary Ripple Counter with $\div 2$ and $\div 5$ Sections.....	2-452
M74HC393P/FP/DP	Dual 4-Stage Binary Ripple Counter.....	2-457
M74HC533P/FP/DWP	Octal 3-State Inverting D-Type Transparent Latch.....	2-462
★★ M74HC533-1P/FP/DWP	Octal 3-State Inverting D-Type Transparent Latch.....	2-467
★★ M74HCT533-1P/FP/DWP	Octal 3-State Inverting D-Type Transparent Latch with LSTTL-Compatible Inputs.....	2-472
M74HC534P/FP/DWP	Octal 3-State Inverting D-Type Flip-Flop.....	2-476
★★ M74HC534-1P/FP/DWP	Octal 3-State Inverting D-Type Flip-Flop.....	2-481
★★ M74HCT534-1P/FP/DWP	Octal 3-State Inverting D-Type Flip-Flop with LSTTL-Compatible Inputs.....	2-486
M74HC540P/FP/DWP	Octal 3-State Inverting Buffer/Line Driver/Line Receiver.....	2-490
M74HC541P/FP/DWP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver.....	2-494
★★ M74HC563P/FP/DWP	Octal 3-State Inverting D-Type Transparent Latch.....	2-498
★★ M74HC564P/FP/DWP	Octal 3-State Inverting D-Type Flip-Flop.....	2-503
★★ M74HC573P/FP/DWP	Octal 3-State Noninverting D-Type Transparent Latch.....	2-507
★★ M74HC574P/FP/DWP	Octal 3-State Noninverting D-Type Flip-Flop.....	2-512
M74HC595P/FP/DP	8-Bit Serial-Input/Serail-or Parallel-Output Shift Register with Latched 3-State Outputs.....	2-517
★★ M74HC597P/FP/DP	8-Bit Serial-or Parallel-Input Serial-Output Shift Register with Input Latch.....	2-523
M74HC640P/FP/DWP	Octal 3-State Inverting Bus Transceiver.....	2-529
★★ M74HC640-1P/FP/DWP	Octal 3-State Inverting Bus Transceiver.....	2-533
★★ M74HCT640-1P/FP/DWP	Octal 3-State Inverting Bus Transceiver with LSTTL-Compatible Inputs.....	2-537
M74HC643P/FP/DWP	Octal 3-State Inverting and Noninverting Bus Transceiver.....	2-541
★★ M74HC643-1P/FP/DWP	Octal 3-State Inverting and Noninverting Bus Transceiver.....	2-545
★★ M74HCT643-1P/FP/DWP	Octal 3-State Inverting and Noninverting Bus Transceiver with LSTTL-Compatible Inputs.....	2-549
M74HC645P/FP/DWP	Octal 3-State Noninverting Bus Transceiver.....	2-553
★★ M74HC645-1P/FP/DWP	Octal 3-State Noninverting Bus Transceiver.....	2-557
★★ M74HCT645-1P/FP/DWP	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs.....	2-561
★★ M74HC646P/FP/DWP	Octal 3-State Noninverting Bus Transceiver and D-Type Flip-Flop.....	2-565
★★ M74HC648P/FP/DWP	Octal 3-State Inverting Bus Transceiver and D-Type Flip-Flop.....	2-572
★★ M74HC669P/FP/DP	Presetable 4-Bit Binary Up/Down Counter.....	2-579
★★ M74HC670P/FP/DP	4-By-4 Register File with 3-State Outputs.....	2-581

<b>M74HC688P/FP/DWP</b>	8-Bit Equality Comparator .....	2—582
<b>M74HC4002P/FP/DP</b>	Dual 4-Input Positive NOR Gate .....	2—586
<b>★★ M74HC4017P/FP/DP</b>	Decade Counter/Divider .....	2—589
<b>★★ M74HC4020P/FP/DP</b>	14-Stage Binary Ripple Counter .....	2—595
<b>★★ M74HC4022P/FP/DP</b>	Octal Counter/Divider .....	2—599
<b>M74HC4024P/FP/DP</b>	7-Stage Binary Ripple Counter .....	2—605
<b>★★ M74HC4040P/FP/DP</b>	12-Stage Binary Ripple Counter .....	2—609
<b>M74HC4049BP/FP/DP</b>	Hex Inverting Buffer/Logic-Level Down Converter .....	2—613
<b>M74HC4050BP/FP/DP</b>	Hex Noninverting Buffer/Logic-Level Down Converter .....	2—616
<b>★★ M74HC4051P/FP/DP</b>	8-Channel Analog Multiplexer/Demultiplexer .....	2—619
<b>★★ M74HC4052P/FP/DP</b>	Dual 4-Channel Analog Multiplexer/Demultiplexer .....	2—625
<b>★★ M74HC4053P/FP/DP</b>	Triple 2-Channel Analog Multiplexer/Demultiplexer .....	2—630
<b>M74HC4066P/FP/DP</b>	Quadruple Analog Switch/Multiplexer/Demultiplexer with Enhanced ON-Resistance Linearity .....	2—635
<b>M74HC4075P/FP/DP</b>	Triple 3-Input OR Gate .....	2—640
<b>M74HC4078P/FP/DP</b>	8-Input Positive NOR/OR Gate .....	2—643
<b>★★ M74HC4511P/FP/DP</b>	BCD-to-Seven-Segment Latch/Decoder/Display Driver .....	2—647
<b>★★ M74HC4514P/FP/DWP</b>	1-of-16 Decoder/Demultiplexer with Address Latch(“H” Level Output) .....	2—652
<b>★★ M74HC4515P/FP/DWP</b>	1-of-16 Decoder/Demultiplexer with Address Latch(“L” Level Output) .....	2—657
<b>★★ M74HC4538P/FP/DP</b>	Dual Precision Monostable Multivibrator(Retriggerable, Resettable) .....	2—662
<b>★★ M74HC4543P/FP/DP</b>	BCD-to Seven-Segment Latch/Decoder/Display Driver for Liquid-Crystal Displays .....	2—665

Note : M74HC266 is equivalent with 74HC7266 which other vendors supply.  
M74HC266A has an open-drain output and corresponds to the 74LS266.  
M74HC266A is equivalent with other vendor's 74HC266.



**INDEX BY FUNCTION**  
**SYMBOLY**  
**INTRODUCTION**  
**DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS**  
**AND TYPICAL CHARACTERISTICS**  
**QUALITY ASSURANCE SYSTEM AND RELIABILITY**  
**PRECAUTIONS FOR USE**  
**PACKAGE OUTLINES**



# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## INDEX BY FUNCTION (★★ : under development)

Conditions (Rated at  $V_{CC}=4.5V$  and  $T_a=-40\sim+85^{\circ}C$ , Switching specifications apply at  $C_L=50pF$ )

### INVERTERS

Type	Description	Electrical characteristics				Outline	Page
		High-level output current (mA)	Low-level output current (mA)	Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC04P	Hex Unbuffered Inverter	-4	4	21	21	14P4	2-18
M74HC04FP						14P2N	
M74HC04DP						14P2P	
M74HC04P	Hex Inverter	-4	4	24	24	14P4	2-15
M74HC04FP						14P2N	
M74HC04DP						14P2P	
M74HCT04P ★★	Hex Inverter with LSTTL-Compatible Inputs	-4	4	24	24	14P4	2-21
M74HCT04FP ★★						14P2N	
M74HCT04DP ★★						14P2P	
M74HC05P	Hex Inverter with Open-Drain Outputs	-	4	29	21	14P4	2-24
M74HC05FP						14P2N	
M74HC05DP						14P2P	

### NAND GATES

M74HC00P	Quadruple 2-Input Positive NAND Gate	-4	4	23	23	14P4	2-3
M74HC00FP						14P2N	
M74HC00DP						14P2P	
M74HCT00P	Quadruple 2-Input Positive NAND Gate with LSTTL-Compatible Inputs	-4	4	24	24	14P4	2-6
M74HCT00FP						14P2N	
M74HCT00DP						14P2P	
M74HC03P	Quadruple 2-Input Positive NAND Gate with Open-Drain Outputs	-	4	32	32	14P4	2-12
M74HC03FP						14P2N	
M74HC03DP						14P2P	
M74HC10P	Triple 3-Input Positive NAND Gate	-4	4	24	24	14P4	2-33
M74HC10FP						14P2N	
M74HC10DP						14P2P	
M74HC20P	Dual 4-Input Positive NAND Gate	-4	4	23	23	14P4	2-42
M74HC20FP						14P2N	
M74HC20DP						14P2P	
M74HC30P	8-Input Positive NAND Gate	-4	4	42	42	14P4	2-49
M74HC30FP						14P2N	
M74HC30DP						14P2P	
M74HC133P	13-Input Positive NAND Gate	-4	4	42	42	16P4	2-131
M74HC133FP						16P2N	
M74HC133DP						16P2P	

### AND GATES

M74HC08P	Quadruple 2-Input Positive AND Gate	-4	4	30	30	14P4	2-27
M74HC08FP						14P2N	
M74HC08DP						14P2P	
M74HC09P	Quadruple 2-Input Positive AND Gate with Open-Drain Outputs	-	4	31	25	14P4	2-30
M74HC09FP						14P2N	
M74HC09DP						14P2P	
M74HC11P	Triple 3-Input Positive AND Gate	-4	4	31	31	14P4	2-36
M74HC11FP						14P2N	
M74HC11DP						14P2P	
M74HC21P ★★	Dual 4-Input Positive AND Gate	-4	4	26	26	14P4	2-45
M74HC21FP ★★						14P2N	
M74HC21DP ★★						14P2P	

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## NOR GATES

Type	Description	Electrical characteristics				Outline	Page
		High-level output current (mA)	Low-level output current (mA)	Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC02P	Quadruple 2-Input Positive NOR Gate	-4	4	23	23	14P4	2 - 9
M74HC02FP						14P2N	
M74HC02DP						14P2P	
M74HC27P	Triple 3-Input Positive NOR Gate	-4	4	23	23	14P4	2 - 46
M74HC27FP						14P2N	
M74HC27DP						14P2P	
M74HC4002P	Dual 4-Input Positive NOR Gate	-4	4	30	30	14P4	2 - 586
M74HC4002FP						14P2N	
M74HC4002DP						14P2P	
M74HC4078P	8-Input Positive NOR/OR Gate	-4	4	33	33	14P4	2 - 643
M74HC4078FP						14P2N	
M74HC4078DP						14P2P	

## OR GATES

M74HC32P	Quadruple 2-Input Positive OR Gate	-4	4	25	25	14P4	2 - 52
M74HC32FP						14P2N	
M74HC32DP						14P2P	
M74HC4075P	Triple 3-Input OR Gate	-4	4	29	29	14P4	2 - 640
M74HC4075FP						14P2N	
M74HC4075DP						14P2P	
M74HC4078P	8-Input Positive NOR/OR Gate	-4	4	33	33	14P4	2 - 643
M74HC4078FP						14P2N	
M74HC4078DP						14P2P	

## EXCLUSIVE OR GATES

M74HC86P	Quadruple 2-Input Exclusive OR Gate	-4	4	30	30	14P4	2 - 86
M74HC86FP						14P2N	
M74HC86DP						14P2P	

## EXCLUSIVE NOR GATES

M74HC266P	Quadruple 2-Input Exclusive NOR Gate	-4	4	30	30	14P4	2 - 365
M74HC266FP						14P2N	
M74HC266DP						14P2P	
M74HC266AP	Quadruple 2-Input Exclusive NOR Gate with Open-Drain Outputs	-	4	31	25	14P4	2 - 368
M74HC266AFP						14P2N	
M74HC266ADP						14P2P	

## AND-OR-INVERTER GATES

M74HC51P	2-Wide, 2-Input/2-Wide, 3-Input AND-OR-INVERT Gates	-4	4	32	32	14P4	2 - 59
M74HC51FP						14P2N	
M74HC51DP						14P2P	

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## BUFFERS/LINE DRIVERS

Type	Description	Output		Electrical characteristics				Outline	Page
		Two-state	Three-state	High-level output current (mA)	Low-level output current (mA)	Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC125P	Quadruple 3-State Noninverting Buffer		NI	-6	6	25	25	14P4	2-120
M74HC125FP								14P2N	
M74HC125DP								14P2P	
M74HC126P	Quadruple 3-State Noninverting Buffer		NI	-6	6	25	25	14P4	2-124
M74HC126FP								14P2N	
M74HC126DP								14P2P	
M74HC240P	Octal 3-State Inverting Buffer/Line Driver /Line Receiver		I	-6	6	25	25	20P4	2-273
M74HC240FP								20P2N	
M74HC240DWP								20P2V	
M74HC240-1P	Octal 3-State Inverting Buffer/Line Driver /Line Receiver		I	-24	24	19	19	20P4	2-277
M74HC240-1FP								20P2N	
M74HC240-1DWP								20P2V	
M74HCT240P	Octal 3-State Inverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		I	-6	6	29	29	20P4	2-281
M74HCT240FP								20P2N	
M74HCT240DWP								20P2V	
M74HCT240-1P **	Octal 3-State Inverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		I	-24	24	19	19	20P4	2-285
M74HCT240-1FP **								20P2N	
M74HCT240-1DWP **								20P2V	
M74HC241P	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver		NI	-6	6	29	29	20P4	2-289
M74HC241FP								20P2N	
M74HC241DWP								20P2V	
M74HC241-1P	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver		NI	-24	24	23	23	20P4	2-293
M74HC241-1FP								20P2N	
M74HC241-1DWP								20P2V	
M74HCT241P	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		NI	-6	6	32	32	20P4	2-297
M74HCT241FP								20P2N	
M74HCT241DWP								20P2V	
M74HCT241-1P **	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		NI	-24	24	23	23	20P4	2-301
M74HCT241-1FP **								20P2N	
M74HCT241-1DWP **								20P2V	
M74HC244P	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver		NI	-6	6	29	29	20P4	2-313
M74HC244FP								20P2N	
M74HC244DWP								20P2V	
M74HC244-1P	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver		NI	-24	24	23	23	20P4	2-317
M74HC244-1FP								20P2N	
M74HC244-1DWP								20P2V	
M74HCT244P	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		NI	-6	6	32	32	20P4	2-321
M74HCT244FP								20P2N	
M74HCT244DWP								20P2V	
M74HCT244-1P **	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		NI	-24	24	23	23	20P4	2-325
M74HCT244-1FP **								20P2N	
M74HCT244-1DWP **								20P2V	
M74HC365P	Hex 3-State Noninverting Buffer with Common Enables		NI	-6	6	30	30	16P4	2-404
M74HC365FP								16P2N	
M74HC365DP								16P2P	
M74HC366P	Hex 3-State Inverter Buffer with Common Enables		I	-6	6	24	24	16P4	2-408
M74HC366FP								16P2N	
M74HC366DP								16P2P	
M74HC367P	Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections		NI	-6	6	30	30	16P4	2-412
M74HC367FP								16P2N	
M74HC367DP								16P2P	
M74HC368P	Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections		I	-6	6	24	24	16P4	2-416
M74HC368FP								16P2N	
M74HC368DP								16P2P	

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## BUFFERS/LINE DRIVERS (continued)

Type	Description	Output		Electrical characteristics				Outline	Page
		Two-state	Three-state	High-level output current (mA)	Low-level output current (mA)	Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC540P	Octal 3-State Inverting Buffer/Line Driver /Line Receiver	I	I	-6	6	25	25	20P4	2-490
M74HC540FP								20P2N	
M74HC540DWP								20P2V	
M74HC541P	Octal 3-State Noninverting Buffer/Line Driver /Line Receiver	NI	NI	-6	6	29	29	20P4	2-494
M74HC541FP								20P2N	
M74HC541DWP								20P2V	
M74HC4049BP	Hex Inverting Buffer/Logic-Level Down Converter	I	I	-6	6	20	19	16P4	2-613
M74HC4049BFP								16P2N	
M74HC4049BDP								16P2P	
M74HC4050BP	Hex Noninverting Buffer/Logic-Level Down Converter	NI	NI	-6	6	20	19	16P4	2-616
M74HC4050BFP								16P2N	
M74HC4050BDP								16P2P	

I : Inverting output NI : Noninverting output

## BUS TRANSCEIVERS

M74HC242P	Quadruple 3-State Inverting Bus Transceiver	I	I	-6	6	25	25	14P4	2-305
M74HC242FP								14P2N	
M74HC242DP								14P2P	
M74HC243P	Quadruple 3-State Noninverting Bus Transceiver	NI	NI	-6	6	25	25	14P4	2-309
M74HC243FP								14P2N	
M74HC243DP								14P2P	
M74HC245P	Octal 3-State Noninverting Bus Transceiver	NI	NI	-6	6	28	28	20P4	2-329
M74HC245FP								20P2N	
M74HC245DWP								20P2V	
M74HC245-1P **	Octal 3-State Noninverting Bus Transceiver	NI	NI	-24	24	21	21	20P4	2-333
M74HC245-1FP **								20P2N	
M74HC245-1DWP **								20P2V	
M74HCT245-1P **	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs	NI	NI	-24	24	21	21	20P4	2-337
M74HCT245-1FP **								20P2N	
M74HCT245-1DWP **								20P2V	
M74HC640P	Octal 3-State Inverting Bus Transceiver	I	I	-6	6	28	28	20P4	2-529
M74HC640FP								20P2N	
M74HC640DWP								20P2V	
M74HC640-1P **	Octal 3-State Inverting Bus Transceiver	I	I	-24	24	21	21	20P4	2-533
M74HC640-1FP **								20P2N	
M74HC640-1DWP **								20P2V	
M74HCT640P-1 **	Octal 3-State Inverting Bus Transceiver with LSTTL-Compatible Inputs	I	I	-24	24	21	21	20P4	2-537
M74HCT640-1FP **								20P2N	
M74HCT640-1DWP **								20P2V	
M74HC643P	Octal 3-State Inverting and Noninverting Bus Transceiver	NI, I	NI, I	-6	6	28	28	20P4	2-541
M74HC643FP								20P2N	
M74HC643DWP								20P2V	
M74HC643-1P **	Octal 3-State Inverting and Noninverting Bus Transceiver	NI, I	NI, I	-24	24	21	21	20P4	2-545
M74HC643-1FP **								20P2N	
M74HC643-1DWP **								20P2V	
M74HCT643-1P **	Octal 3-State Inverting and Noninverting Bus Transceiver with LSTTL-Compatible Inputs	NI, I	NI, I	-24	24	21	21	20P4	2-549
M74HCT643-1FP **								20P2N	
M74HCT643-1DWP **								20P2V	
M74HC645P	Octal 3-State Noninverting Bus Transceiver	NI	NI	-6	6	28	28	20P4	2-553
M74HC645FP								20P2N	
M74HC645DWP								20P2V	

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## BUFFERS/LINE DRIVERS (continued)

Type	Description	Output		Electrical characteristics				Outline	Page
		Two-state	Three-state	High-level output current (mA)	Low-level output current (mA)	Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC645-1P **	Octal 3-State Noninverting Bus Transceiver		NI	-24	24	21	21	20P4	2-557
M74HC645-1FP **							20P2N		
M74HC645-1DWP **								20P2V	
M74HCT645-1P **	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs		NI	-24	24	21	21	20P4	2-561
M74HCT645-1FP **							20P2N		
M74HCT645-1DWP **								20P2V	
M74HC646P **	Octal 3-State Noninverting Bus Transceiver and D-Type Flip-Flop		NI	-6	6	43	43	24P4D	2-565
M74HC646FP **							24P2		
M74HC646DWP **								24P2V	
M74HC648P **	Octal 3-State Inverting Bus Transceiver and D-Type Flip-Flop		I	-6	6	43	43	24P4D	2-572
M74HC648FP **							24P2		
M74HC648DWP **								24P2V	

I : Inverting output NI : Noninverting output

## SCHMITT TRIGGERS

Type	Description	Electrical characteristics				Outline	Page
		Positive-going threshold voltage (V)	Negative-going threshold voltage (V)	Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC14P	Hex Schmitt-Trigger Inverter	1.55~3.15	0.9~2.45	31	31	14P4	2-39
M74HC14FP						14P2N	
M74HC14DP						14P2P	
M74HC132P	Quadruple 2-Input Schmitt-Trigger Positive NAND Gate	1.55~3.15	0.9~2.45	32	32	14P4	2-128
M74HC132FP						14P2N	
M74HC132DP						14P2P	

## J-K FLIP FLOPS

Type	Description	Electrical characteristics						Outline	Page
		Operating frequency (MHz)	Setup time (ns)	Hold time (ns)	Trigger	Set	Reset		
M74HC73P	Dual J-K Flip-Flop with Reset	21	25	0	↓	—	⏏	14P4	2-62
M74HC73FP								14P2N	
M74HC73DP								14P2P	
M74HC76P	Dual J-K Flip-Flop with Set and Reset	21	25	0	↓	⏏	⏏	16P4	2-76
M74HC76FP								16P2N	
M74HC76DP								16P2P	
M74HC107P	Dual J-K Flip-Flop with Reset	21	25	0	↓	—	⏏	14P4	2-89
M74HC107FP								14P2N	
M74HC107DP								14P2P	
M74HC109P	Dual J-K̄ Flip-Flop with Set and Reset	21	25	5	↑	⏏	⏏	16P4	2-94
M74HC109FP								16P2N	
M74HC109DP								16P2P	
M74HC112P	Dual J-K Flip-Flop with Set and Reset	21	25	0	↓	⏏	⏏	16P4	2-99
M74HC112FP								16P2N	
M74HC112DP								16P2P	
M74HC113P	Dual J-K Flip-Flop with Set	21	25	0	↓	⏏	—	14P4	2-104
M74HC113FP								14P2N	
M74HC113DP								14P2P	
M74HC114P	Dual J-K Flip-Flop with Set and Common Reset	21	25	0	↓	⏏	⏏	14P4	2-109
M74HC114FP								14P2N	
M74HC114DP								14P2P	

↑ : Positive-going edge ↓ : Negative-going edge ⏏ : Active low

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## D-TYPE FLIP FLOPS

Type	Description	Electrical characteristics			Trigger	Set	Reset	Outline	Page
		Operating frequency (MHz)	Setup time (ns)	Hold time (ns)					
M74HC74P	Dual D-Type Flip-Flop with Set and Reset	21	25	0	↑	□	14P4	2 — 67	
M74HC74FP							14P2N		
M74HC74DP							14P2P		
M74HC173P	Quadruple 3-State D-Type Flip-Flop with Common Clock and Reset	21	25	0	↑	—	16P4	2 — 225	
M74HC173FP							16P2N		
M74HC173DP							16P2P		
M74HC174P	Hex D-Type Flip-Flop with Common Clock and Reset	21	25	5	↑	—	16P4	2 — 230	
M74HC174FP							16P2N		
M74HC174DP							16P2P		
M74HC175P	Quadruple D-Type Flip-Flop with Common Clock and Reset	24	25	5	↑	—	16P4	2 — 234	
M74HC175FP							16P2N		
M74HC175DP							16P2P		
M74HC273P	Octal D-Type Flip-Flop with Common Clock and Reset	21	25	0	↑	—	20P4	2 — 371	
M74HC273FP							20P2N		
M74HC273DWP							20P2V		
M74HC374P	Octal 3-State Noninverting D-Type Flip-Flop	24	18	12	↑	—	20P4	2 — 433	
M74HC374FP							20P2N		
M74HC374DWP							20P2V		
M74HC374-1P **	Octal 3-State Noninverting D-Type Flip-Flop	26	13	6	↑	—	20P4	2 — 438	
M74HC374-1FP **							20P2N		
M74HC374-1DWP **							20P2V		
M74HC374-1P **	Octal 3-State Noninverting D-Type Flip-Flop with LSTTL-Compatible Inputs	26	13	6	↑	—	20P4	2 — 443	
M74HC374-1FP **							20P2N		
M74HC374-1DWP **							20P2V		
M74HC377P **	Octal D-Type Flip-Flop with Common Clock and Enable	—	—	—	↑	—	20P4	2 — 451	
M74HC377FP **							20P2N		
M74HC377DWP **							20P2V		
M74HC534P	Octal 3-State Inverting D-Type Flip-Flop	24	18	12	↑	—	20P4	2 — 476	
M74HC534FP							20P2N		
M74HC534DWP							20P2V		
M74HC534-1P **	Octal 3-State Inverting D-Type Flip-Flop	26	13	6	↑	—	20P4	2 — 481	
M74HC534-1FP **							20P2N		
M74HC534-1DWP **							20P2V		
M74HC534-1P **	Octal 3-State Inverting D-Type Flip-Flop with LSTTL-Compatible Inputs	26	13	6	↑	—	20P4	2 — 486	
M74HC534-1FP **							20P2N		
M74HC534-1DWP **							20P2V		
M74HC564P **	Octal 3-State Inverting D-Type Flip-Flop	24	25	0	↑	—	20P4	2 — 503	
M74HC564FP **							20P2N		
M74HC564DWP **							20P2V		
M74HC574P **	Octal 3-State Noninverting D-Type Flip-Flop	24	25	0	↑	—	20P4	2 — 512	
M74HC574FP **							20P2N		
M74HC574DWP **							20P2V		
M74HC648P **	Octal 3-State Noninverting Bus Transceiver and D-Type Flip-Flop	21	25	0	↑	—	24P4D	2 — 565	
M74HC648FP **							24P2		
M74HC648DWP **							24P2V		
M74HC648P **	Octal 3-State Inverting Bus Transceiver and D-Type Flip-Flop	21	25	0	↑	—	24P4D	2 — 572	
M74HC648FP **							24P2		
M74HC648DWP **							24P2V		

↑ : Positive-going edge    □ : Active low



# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## SYNCHRONOUS BINARY COUNTERS

Type	Description	Electrical characteristics	Trigger	Set	Reset	Outline	Page
		Count frequency (MHz)					
M74HC161P	Presettable 4-Bit Binary Counter with Asynchronous Reset	21	↑	Ⓢ	⌋Ⓐ	16P4	2-190
M74HC161FP						16P2N	
M74HC161DP						16P2P	
M74HC163P	Presettable 4-Bit Binary Counter with Synchronous Reset	21	↑	Ⓢ	⌋Ⓢ	16P4	2-202
M74HC163FP						16P2N	
M74HC163DP						16P2P	
M74HC191P **	Presettable 4-Bit Binary Up/Down Counter	—	↑	Ⓐ	—	16P4	2-241
M74HC191FP **						16P2N	
M74HC191DP **						16P2P	
M74HC193P **	Presettable 4-Bit Binary Up/Down Counter with Reset	14	↑	Ⓐ	⌋Ⓐ	16P4	2-249
M74HC193FP **						16P2N	
M74HC193DP **						16P2P	
M74HC669P **	Presettable 4-Bit Binary Up/Down Counter	—	↑	Ⓢ	—	16P4	2-579
M74HC669FP **						16P2N	
M74HC669DP **						16P2P	

↑ : Positive-going edge ⌋ : Active high ⌋ : Active low Ⓐ : Asynchronous Ⓢ : Synchronous

## SYNCHRONOUS DECADE COUNTERS

M74HC160P	Presettable BCD Counter with Asynchronous Reset	21	↑	Ⓢ	⌋Ⓐ	16P4	2-184
M74HC160FP						16P2N	
M74HC160DP						16P2P	
M74HC162P	Presettable BCD Counter with Synchronous Reset	21	↑	Ⓢ	⌋Ⓢ	16P4	2-196
M74HC162FP						16P2N	
M74HC162DP						16P2P	
M74HC190P **	Presettable BCD Up/Down Counter	—	↑	Ⓐ	—	16P4	2-239
M74HC190FP **						16P2N	
M74HC190DP **						16P2P	
M74HC192P **	Presettable BCD Up/Down Counter with Reset	14	↑	Ⓐ	⌋Ⓐ	16P4	2-243
M74HC192FP **						16P2N	
M74HC192DP **						16P2P	
M74HC4017P **	Decade Counter/Divider	16	Note	—	⌋Ⓐ	16P4	2-589
M74HC4017FP **						16P2N	
M74HC4017DP **						16P2P	

↑ : Positive-going edge ⌋ : Active high ⌋ : Active low Ⓐ : Asynchronous Ⓢ : Synchronous

Note : Positive-going edge when the CLOCK pin is used with CE low, negative-going edge when the CLOCK ENABLE pin is used with CP high.

## OCTAL COUNTER/DIVIDERS

M74HC4022P **	Octal Counter/Divider	16	Note	—	⌋	16P4	2-599
M74HC4022FP **						16P2N	
M74HC4022DP **						16P2P	

⌋ : Active high

Note : Positive-going edge when the CLOCK pin is used with CE low, negative-going edge when the CLOCK ENABLE pin is used with CP high.

## MONOSTABLE MULTIVIBRATORS

Type	Description	Electrical characteristics	Retrigger function	Reset function	Outline	Page
		Resistance/capacitance connected to control output pulse width				
M74HC123P **	Dual Retriggerable Monostable Multivibrator	1~1MΩ/No limits	●	●	16P4	2-114
M74HC123FP **					16P2N	
M74HC123DP **					16P2P	
M74HC221P **	Dual Monostable Multivibrator	1~1MΩ/No limits		●	16P4	2-265
M74HC221FP **					16P2N	
M74HC221DP **					16P2P	
M74HC4538P **	Dual Precision Monostable Multivibrator (Retriggerable, Resettable)	1~1MΩ/No limits	●	●	16P4	2-662
M74HC4538FP **					16P2N	
M74HC4538DP **					16P2P	

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## LATCHES

Type	Description	Electrical characteristics				Enable	Reset	Outline	Page
		Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)	Setup time (ns)	Hold time (ns)				
M74HC75P	Dual 2-Bit Transparent Latch	32	32	25	5	┌	—	16P4	2 — 72
M74HC75FP								16P2N	
M74HC75DP								16P2P	
M74HC259P	8-Bit Addressable Latch/1-of-8 Decoder	54	54	25	0	┌	┌	16P4	2 — 360
M74HC259FP								16P2N	
M74HC259DP								16P2P	
M74HC279P **	Quadruple R-S Latch	—	—	—	—	—	—	16P4	2 — 375
M74HC279FP **								16P2N	
M74HC279DP **								16P2P	
M74HC354P **	8-Input Data Selector/Multiplexer with Data and Address Latches and with 3-State Outputs	59	59	13	5	┌	—	20P4	2 — 392
M74HC354FP **								20P2N	
M74HC354DWP **								20P2V	
M74HC356P **	8-Input Data Selector/Multiplexer with Data and Address Latches and with 3-State Outputs	63	63	10	5	↑	—	20P4	2 — 398
M74HC356FP **								20P2N	
M74HC356DWP **								20P2V	
M74HC373P	Octal 3-State Noninverting D-Type Transparent Latch	38	38	18	12	┌	—	20P4	2 — 420
M74HC373FP								20P2N	
M74HC373DWP								20P2V	
M74HC373-1P **	Octal 3-State Noninverting D-Type Transparent Latch	25	25	13	6	┌	—	20P4	2 — 425
M74HC373-1FP **								20P2N	
M74HC373-1DWP **								20P2V	
M74HCT373-1P **	Octal 3-State Noninverting D-Type Transparent Latch with LSTTL-Compatible Inputs	25	25	13	6	┌	—	20P4	2 — 429
M74HCT373-1FP **								20P2N	
M74HCT373-1DWP **								20P2V	
M74HC375P	Dual 2-Bit Transparent Latch	32	32	25	5	┌	—	16P4	2 — 447
M74HC375FP								16P2N	
M74HC375DP								16P2P	
M74HC533P	Octal 3-State Inverting D-Type Transparent Latch	38	38	18	12	┌	—	20P4	2 — 462
M74HC533FP								20P2N	
M74HC533DWP								20P2V	
M74HC533-1P **	Octal 3-State Inverting D-Type Transparent	25	25	13	6	┌	—	20P4	2 — 467
M74HC533-1FP **								20P2N	
M74HC533-1DWP **								20P2V	
M74HCT533-1P **	Octal 3-State Inverting D-Type Transparent Latch with LSTTL-Compatible Inputs	25	25	13	6	┌	—	20P4	2 — 472
M74HCT533-1FP **								20P2N	
M74HCT533-1DWP **								20P2V	
M74HC563P **	Octal 3-State Inverting D-Type Transparent Latch	28	28	19	6	┌	—	20P4	2 — 498
M74HC563FP **								20P2N	
M74HC563DWP **								20P2V	
M74HC573P **	Octal 3-State Noninverting D-Type Transparent Latch	28	28	19	6	┌	—	20P4	2 — 507
M74HC573FP **								20P2N	
M74HC573DWP **								20P2V	

┌ : Active low    ┌ : Active high    ↑ : Positive-going edge

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## SHIFT REGISTERS

Type	Description	Electrical characteristics Clock frequency (MHz)	Trigger	Mode			Reset	Outline	Page
				Right shift	Left shift	Parallel load			
M74HC164P	8-Bit Serial-Input/Parallel-Output Shift Register	21	↑	○	—	—	┐	14P4	2-208
M74HC164FP								14P2N	
M74HC164DP								14P2P	
M74HC165P **	8-Bit Serial-or Parallel-Input/Serial-Output Shift Register	21	↑	○	—	○	—	16P4	2-213
M74HC165FP **								16P2N	
M74HC165DP **								16P2P	
M74HC166P	8-Bit Serial-or Parallel-Input/Serial-Output Shift Register with Reset	25	↑	○	—	○	┐	16P4	2-219
M74HC166FP								16P2N	
M74HC166DP								16P2P	
M74HC194P	4-Bit Bidirectional Universal Shift Register	24	↑	○	○	○	┐	16P4	2-255
M74HC194FP								16P2N	
M74HC194DP								16P2P	
M74HC195P	4-Bit Universal Shift Register	24	↑	○	—	○	┐	16P4	2-260
M74HC195FP								16P2N	
M74HC195DP								16P2P	
M74HC299P **	8-Bit Bidirectional Universal Shift Register with 3-State Parallel Outputs	20	↑	○	○	○	┐	20P4	2-384
M74HC299FP **								20P2N	
M74HC299DWP **								20P2V	
M74HC323P **	8-Bit Bidirectional Universal Shift Register with 3-State Parallel Outputs	—	↑	○	○	○	┐	20P4	2-391
M74HC323FP **								20P2N	
M74HC323DWP **								20P2V	
M74HC595P	8-Bit Serial-Input/Serial-or Parallel-Output Shift Register with Latched 3-State Outputs	21	↑	○	—	—	┐	16P4	2-517
M74HC595FP								16P2N	
M74HC595DP								16P2P	
M74HC597P **	8-Bit Serial-or Parallel-Input Serial-Output Shift Register with Input Latch	21	↑	○	—	○	┐	16P4	2-523
M74HC597FP **								16P2N	
M74HC597DP **								16P2P	

↑ : Positive-going edge    ┐ : Active low

## BINARY RIPPLE COUNTERS

Type	Description	Electrical characteristics Count frequency (MHz)	Trigger	Reset	Outline	Page
M74HC393FP	14P2N					
M74HC393DP	14P2P					
M74HC4020P **	14-Stage Binary Ripple Counter	16	↓	┐	16P4	2-595
M74HC4020FP **					16P2N	
M74HC4020DP **					16P2P	
M74HC4024P	7-Stage Binary Ripple Counter	21	↓	┐	14P4	2-605
M74HC4024FP					14P2N	
M74HC4024DP					14P2P	
M74HC4040P **	12-Stage Binary Ripple Counter	16	↓	┐	16P4	2-609
M74HC4040FP **					16P2N	
M74HC4040DP **					16P2P	

↓ : Negative-going edge    ┐ : Active high

## ASYNCHRONOUS DECADE COUNTER

M74HC390P	Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections	21	↓	┐	16P4	2-452
M74HC390FP					16P2N	
M74HC390DP					16P2P	

↓ : Negative-going edge    ┐ : Active high

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## ANALOG SWITCHES/MULTIPLEXERS

Type	Description	Electrical characteristics			Outline	Page
		"ON" resistance, $V_I=2.5V$ ( $\Omega$ )	Propagation time(ns)			
			From Data input to output	From Control inhibit to output		
M74HC4051P **	8-Channel Analog Multiplexer/Demultiplexer	215	15	93	16P4	2—619
M74HC4051FP **					16P2N	
M74HC4051DP **					16P2P	
M74HC4052P **	Dual 4-Channel Analog Multiplexer/Demultiplexer	215	15	93	16P4	2—625
M74HC4052FP **					16P2N	
M74HC4052DP **					16P2P	
M74HC4053P **	Triple 2-Channel Analog Multiplexer/Demultiplexer	215	15	93	16P4	2—630
M74HC4053FP **					16P2N	
M74HC4053DP **					16P2P	
M74HC4066P	Quad Analog Switch/Multiplexer/Demultiplexer with Enhanced ON-Resistance Linearity	215	13	29	14P4	2—635
M74HC4066FP					14P2N	
M74HC4066DP					14P2P	

## DATA SELECTORS/DIGITAL MULTIPLEXERS

Type	Description	Output type	Electrical characteristics			Outline	Page
			Propagation time(ns)				
			Strobe inhibit to output	Select input to output	Data input to output		
M74HC151P	8-Input Data Selector/Multiplexer	NI, I	35	63	49	16P4	2—161
M74HC151FP						16P2N	
M74HC151DP						16P2P	
M74HC153P	Dual 4-Input Data Selector/Multiplexer	NI	24	44	35	16P4	2—166
M74HC153FP						16P2N	
M74HC153DP						16P2P	
M74HC157P	Quadruple 2-Input Noninverting Data Selector/Multiplexer	NI	29	32	32	16P4	2—176
M74HC157FP						16P2N	
M74HC157DP						16P2P	
M74HC158P	Quadruple 2-Input Inverting Data Selector/Multiplexer	I	29	32	32	16P4	2—180
M74HC158FP						16P2N	
M74HC158DP						16P2P	
M74HC251P	8-Input Data Selector/Multiplexer with 3-State Outputs	3S, NI, I	55	51	49	16P4	2—341
M74HC251FP						16P2N	
M74HC251DP						16P2P	
M74HC253P	Dual 4-Input Data Selector/Multiplexer with 3-State Outputs	3S, NI	38	44	35	16P4	2—346
M74HC253FP						16P2N	
M74HC253DP						16P2P	
M74HC257P	Quadruple 2-Input Data Selector/Multiplexer with 3-State Outputs	3S, NI	38	25	25	16P4	2—351
M74HC257FP						16P2N	
M74HC257DP						16P2P	
M74HC258P **	Quadruple 2-Input Data Selector/Multiplexer with 3-State Outputs	3S, I	38	25	25	16P4	2—356
M74HC258FP **						16P2N	
M74HC258DP **						16P2P	
M74HC298P **	Quadruple 2-Input Data Selector/Multiplexer with Output Latch	NI	—	—	—	16P4	2—383
M74HC298FP **						16P2N	
M74HC298DP **						16P2P	
M74HC354P **	8-Input Data Selector/Multiplexer with Data and Address Latches and with 3-State Outputs	3S, NI, I	68	71	59	20P4	2—392
M74HC354FP **						20P2N	
M74HC354DWP **						20P2V	
M74HC356P **	8-Input Data Selector/Multiplexer with Data and Address Latches and with 3-State Outputs	3S, NI, I	41	71	63	20P4	2—398
M74HC356FP **						20P2N	
M74HC356DWP **						20P2V	

I : Inverting output    NI : Noninverting output    3S : Three-state output

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## DECODERS

Type	Description	Electrical characteristics		Outline	Page
		Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC42P	1-of-10 Decoder	38	38	16P4	2 — 55
M74HC42FP				16P2N	
M74HC42DP				16P2P	
M74HC137P	1-of-8 Decoder/Demultiplexer with Address Latch	43	60	16P4	2 — 134
M74HC137FP				16P2N	
M74HC137DP				16P2P	
M74HC138P	1-of-8 Decoder/Demultiplexer	38	50	16P4	2 — 139
M74HC138FP				16P2N	
M74HC138DP				16P2P	
M74HCT138P **	1-of-8 Decoder/Demultiplexer with LSTTL-Compatible Inputs	38	50	16P4	2 — 144
M74HCT138FP **				16P2N	
M74HC138DP **				16P2P	
M74HC139P	Dual 1-of-4 Decoder/Demultiplexer	55	55	16P4	2 — 148
M74HC139FP				16P2N	
M74HC139DP				16P2P	
M74HC154P **	1-of-16 Decoder/Demultiplexer	42	42	24P4D	2 — 171
M74HC154FP **				24P2	
M74HC154DWP **				24P2V	
M74HC155P	Dual 1-of-4 Decoder/Demultiplexer	—	—	16P4	2 — 175
M74HC155FP				16P2N	
M74HC155DP				16P2P	
M74HC237P	1-of-8 Decoder/Demultiplexer with Address Latch	59	47	16P4	2 — 267
M74HC237FP				16P2N	
M74HC237DP				16P2P	
M74HC238P **	1-of-8 Decoder/Demultiplexer	—	—	16P4	2 — 272
M74HC238FP **				16P2N	
M74HC238DP **				16P2P	
M74HC259P	8-Bit Addressable Latch/1-of-8 Decoder	54	54	16P4	2 — 360
M74HC259FP				16P2N	
M74HC259DP				16P2P	
M74HC4511P **	BCD-to-Seven-Segment Latch/Decoder/Display Driver	151	151	16P4	2 — 647
M74HC4511FP **				16P2N	
M74HC4511DWP **				16P2P	
M74HC4514P **	1-of-16 Decoder/Demultiplexer with Address Latch ("H" Level Output)	58	44	24P4D	2 — 652
M74HC4514FP **				24P2	
M74HC4514DWP **				24P2V	
M74HC4515P **	1-of-16 Decoder/Demultiplexer with Address Latch ("L" Level Output)	58	44	24P4D	2 — 657
M74HC4515FP **				24P2	
M74HC4515DWP **				24P2V	
M74HC4543P **	BCD-to-Seven-Segment Latch/Decoder/Display Driver for Liquid-Crystal Displays	96	96	16P4	2 — 665
M74HC4543FP **				16P2N	
M74HC4543DP **				16P2P	

## DISPLAYED CHARACTERS

M74HC4511P, M74HC4511FP, M74HC4543P, M74HC4543FP

Decimal value	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Display	0	1	2	3	4	5	6	7	8	9						

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## ENCODERS

Type	Description	Electrical characteristics		Outline	Page
		Low-level to high-level output propagation time (ns)	High-level to low-level output propagation time (ns)		
M74HC147P	10-Line Decimal to 4-Line BCD Priority Encoder	38	38	16P4	2—152
M74HC147FP				16P2N	
M74HC147DP				16P2P	
M74HC148P	8-Line to 3-Line Priority Encoder	38	38	16P4	2—156
M74HC148FP				16P2N	
M74HC148DP				16P2P	

## COMPARATORS

M74HC85P	4-Bit Magnitude Comparator	58	58	16P4	2—81
M74HC85FP				16P2N	
M74HC85DP				16P2P	
M74HC688P	8-Bit Equality Comparator	53	53	20P4	2—582
M74HC688FP				20P2N	
M74HC688DWP				20P2V	

## FULL ADDERS

M74HC283P	4-Bit Binary Full Adder with Fast Carry	51	51	16P4	2—379
M74HC283FP				16P2N	
M74HC283DP				16P2P	

## PARITY GENERATOR/CHECKERS

M74HC280P	9-Bit Odd/Even Parity Generator/Checker	52	52	14P4	2—376
M74HC280FP				14P2N	
M74HC280DP				14P2P	

## REGISTER FILES

M74HC670P **	4-By-4 Register File with 3-State Outputs	—	—	16P4	2—581
M74HC670FP **				16P2N	
M74HC670DP **				16P2P	

# MITSUBISHI HIGH SPEED CMOS SYMBOLGY

## SYMBOLGY

Symbol	Discription	
$C_I$	Input capacitance	The output caapitance at input terminals
$C_L$	Load capacitance	Externally connected output capacitance
$C_O$	Output disable capacitance	The output capacitance when the output is in the high-impedance state
$C_{PD}$	Power dissipation capacitance	The internal capacitance of the IC calculated from the power dissipation
$C_X$	External timing capacitance	The capacitance connected to set the pulse width of monostable multivibrators
$f_i$	Input frequency	The sine wave frequency applied to the input terminal.
$f_{max}$	Maximum repetition frequency	The maximum frequency of repetitive inputs at which the device operates normally
GND	Ground	
H	High level	Used as a suffix for current and voltage parameters to indicate the high logic level
I	Current or input	Currents flowing into the IC are positive; currents flowing out of the IC are negative
$I_{CC}$	Supply current	The current flowing into the IC at the $V_{CC}$ pin
$I_{DD}$	Supply current	The current flowing into the IC at the $V_{DD}$ pin
$I_I$	Input current	The current that flows into the IC when an input voltage is applied
$I_{IH}$	High-level input current	The input current for a high-level input
$I_{IL}$	Low-level input current	The input current for a low-level input
$I_O$	Output current	Currents flowing into the IC are positive; currents flowing out of the IC are negative
$I_{OFF}$	Input off-state leak current	The leakage between the input and output terminals of an analog switch in the off state
$I_{OH}$	High-level output current	Output load current in the high-level output state
$I_{OL}$	Low-level output current	Output load current in the low-level output state
$I_{OZH}$	Off-state high-level output current	Output current when logic high is applied to an output in the high-impedance state
$I_{OZL}$	Off-state low-level output current	Output current when logic low is applied to an output in the high-impedance state
L	Low level	Used as a suffix for current and voltage parameters to indicate the low logic level
O	Output	Indicates output
$P_d$	Power dissipation	The product of the supply voltage and supply current
$R_I$	Input resistance	External resistance connected at input
$R_L$	Load resistance	External load resistance
$R_{OFF}$	Analog switch off resistance	The DC resistance of an analog switch in the off state
$R_{ON}$	Analog switch on resistance	The DC resistance of an analog switch in the on state
$R_X$	External timing resistance	The resistance connected to set the pulse width of monostable multivibrators
$T_a$	Ambient temperature	The air temperature in the vicinity of the IC
$t_f$	Fall time	The period for an input pulse to change from logic high to low
$t_h$	Hold time	The period other specified inputs must be held after a single specified input is changed
$T_{opr}$	Operating (ambient) temperatuer	The ambient temperature range over which the IC will operate correctly
$t_{pd}$	Propagation delay time	The average period from when the specified input is applied until the specified output changes
$t_{PHL}$	High-level to low-level output propagation time	The period required for the output to change from logic high to low after the specified input is applied
$t_{PHZ}$	Output disable time from high-level	The period required for the output to change from logic high to the high-impedance state after the specified input is applied
$t_{PLH}$	Low-level to high-level output propagation time	The period required for the output to change from logic low to high after the specified input is applied
$t_{PLZ}$	Output disable time from low-level	The period required for the output to change from logic low to the high-impedance state after the specified input is applied
$t_{PZH}$	Output enable time to high-level	The period required for the output to change from the high-impedance state to logic high after the specified input is applied
$t_{PZL}$	Output enable time to low-level	The period required for the output to change from the high-impedance state to logic low after the specified input is applied
$t_r$	Rise time	The period for an input pulse to change from logic low to high
$t_{rec}$	Recovery time	The period required from when the input state is released until the next clock pulse can be applied
$T_{stg}$	Storage temperature	The temperature range over which the IC can be safely stored

**MITSUBISHI HIGH SPEED CMOS  
SYMBOLGY**

Symbol	Discription	
$t_{su}$	Setup time	The period that other specified inputs must be held before the specified input can be applied
$t_{THL}$	High-level to low-level output transition time	The time required for the output to fall after the specified input is applied
$t_{TLH}$	Low-level to high-level output transition time	The time required for the output to rise after the specified input is applied
$t_w$	Pulse width	The period over which a pulse remains within the reference voltage range
$t_{wQ}$	Output pulse width	The pulse width at the output of a monostable multivibrator
$V_{CC}$	Supply voltage	The voltage applied at the $V_{CC}$ pin
$V_{DD}$	Supply voltage	The voltage applied at the $V_{DD}$ pin
$V_{EE}$	Supply voltage	The voltage applied at the $V_{EE}$ pin
$V_H$	Hysteresis voltage	The difference between the Positive-going and Negative going threshold voltages of a Schmitt trigger circuit
$V_i$	Input voltage	The voltage applied to an input
$V_{IH}$	High-level input voltage	The logic high voltage applied to an input
$V_{IL}$	Low-level input voltage	The logic low voltages applied to an input
$V_O$	Output voltage	The voltage applied to or appearing at an output
$V_{OH}$	High-level output voltage	The voltage at the ouput in the high-level state.
$V_{OL}$	Low-level output voltage	The voltage at the output in the low-level state
$V_{SS}$	Supply voltage	The voltage applied at the $V_{SS}$ pin
$V_T$	Threshold voltage	When an input crosses this voltage level, the output state changes
$V_{T+}$	Positive-going threshold voltage	The threshold voltage for the low-to-high state change
$V_{T-}$	Negative-going threshold voltage	The threshold voltage for the high-to low state change
$Z$	High-impedance state	Indicates an output in the high-impedance state



# MITSUBISHI HIGH SPEED CMOS INTRODUCTION

## INTRODUCTION

The Mitsubishi M74HC series high-speed CMOS devices provide the high-speed operation and high-current drive capacity of bipolar LSTTL while retaining the low power consumption and other advantages of CMOS devices.

The M74HC series devices satisfy JEDEC Standard No. 7, and provide the following advantages over LSTTL devices:

- Low power dissipation:  $P_d = 5\mu\text{W}/\text{package}$ , max.  
( $V_{CC} = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min. ( $V_{CC} = 4.5\text{V}$ ,  $6\text{V}$ )
- Wide operating voltage range:  $V_{CC} = 2\sim 6\text{V}$
- Wide operating temperature range:  $T_a = -40\sim +80^\circ\text{C}$
- Low input current:  $|I_i| \leq 1\mu\text{A}$ , max.

These characteristics make the series ideally suited to applications in both industrial and consumer digital equipment.

## Ratings

The M74HC series is available in three types: the HC type with waveform-regenerator buffered outputs, the unbuffered HCU type, and the HCT type with TTL-level inputs. JEDEC standards have been adopted for all three types. Table 1 shows the JEDEC absolute maximum ratings, Table 2 the recommended operating conditions, and Tables 3 and 4, the electrical characteristics. Tables 5~8 show the corresponding data for Mitsubishi M74HC series.

The characteristics of the Schmitt triggers, open drain outputs, and analog switches do vary somewhat from the JEDEC standards. For detailed information on these differences, please check the individual data sheets of the device in question.

**Table 1 JEDEC 74C/HCU/HCT Series Absolute Maximum Ratings**

Symbol	Parameter	Type	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage			$-0.5\sim +7.0$	V
$V_i$	Input voltage			$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage			$-0.5\sim V_{CC}+0.5$	V
$I_{ik}$	Input protection diode current		$V_i < 0\text{V}$	-20	mA
			$V_i > V_{CC}$	20	
$I_{ok}$	Output parasitic diode current		$V_o < 0\text{V}$	-20	mA
			$V_o > V_{CC}$	20	
$I_o$	Output current	Standard		$\pm 25$	mA
		Buffered		$\pm 35$	
$I_{CC}$	Supply/GND current	Standard	$V_{CC}, \text{GND}$	$\pm 50$	mA
		Buffered		$\pm 70$	
$T_{stg}$	Storage temperature range			$-65\sim +150$	$^\circ\text{C}$

**Table 2 JEDEC 74HC/HCT Series Recommended Operating Conditions**

Symbol	Parameter	Type	Limits			Unit	
			Min	Typ	Max		
$V_{CC}$	Supply voltage	HC/HCU	2		6	V	
		HCT	4.5		5.5		
$V_i$	Input voltage		0		$V_{CC}$	V	
$V_o$	Output voltage		0		$V_{CC}$	V	
$T_{opr}$	Operating temperature range		-40		+85	$^\circ\text{C}$	
$t_r, t_f$	Input risetime, falltime	HC		$V_{CC} = 2.0\text{V}$	0	1000	ns
				$V_{CC} = 4.5\text{V}$	0	500	
				$V_{CC} = 6.0\text{V}$	0	400	
		HCT	0	500			

Table 3 JEDEC 74HC/HCU Series Electrical characteristics

Symbol	Parameter	Type	Test conditions		Limits					Unit						
					25°C						-40~+85°C					
					V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max					
V <sub>IH</sub>	High-level input voltage	HC	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA		2.0	1.5			1.5		V					
					4.5	3.15			3.15							
					6.0	4.2			4.2							
		HCU			2.0	1.7			1.7							
					4.5	3.6			3.6							
					6.0	4.8			4.8							
V <sub>IL</sub>	Low-level input voltage	HC	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA		2.0			0.3		0.3	V					
					4.5			0.9		0.9						
					6.0			1.2		1.2						
		HCU			2.0			0.3		0.3						
					4.5			0.8		0.8						
					6.0			1.1		1.1						
V <sub>OH</sub>	High-level output voltage	HC Standard	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>		I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V					
					I <sub>OH</sub> = -20μA	4.5	4.4			4.4						
					I <sub>OH</sub> = -20μA	6.0	5.9			5.9						
					I <sub>OH</sub> = -4.0mA	4.5	3.98			3.84						
					I <sub>OH</sub> = -5.2mA	6.0	5.48			5.34						
					HC Buffered	I <sub>OH</sub> = -20μA	2.0	1.9				1.9				
		I <sub>OH</sub> = -20μA				4.5	4.4			4.4						
		I <sub>OH</sub> = -20μA				6.0	5.9			5.9						
		I <sub>OH</sub> = -6.0mA				4.5	3.98			3.84						
		I <sub>OH</sub> = -7.8mA				6.0	5.48			5.34						
		HCU				V <sub>I</sub> = V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.8				1.8			
					I <sub>OH</sub> = -20μA		4.5	4.0				4.0				
					I <sub>OH</sub> = -20μA		6.0	5.5				5.5				
					V <sub>I</sub> = GND	I <sub>OH</sub> = -4.0mA	4.5	3.86				3.76				
						I <sub>OH</sub> = -5.2mA	6.0	5.36				5.26				
		V <sub>OL</sub>			Low-level output voltage	HC Standard	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>		I <sub>OL</sub> = 20μA	2.0				0.1	0.1	V
									I <sub>OL</sub> = 20μA	4.5				0.1	0.1	
I <sub>OL</sub> = 20μA	6.0								0.1	0.1						
I <sub>OL</sub> = 4.0mA	4.5								0.26	0.33						
I <sub>OL</sub> = 5.2mA	6.0								0.26	0.33						
HC Buffered	I <sub>OL</sub> = 20μA		2.0							0.1	0.1					
	I <sub>OL</sub> = 20μA		4.5						0.1	0.1						
	I <sub>OL</sub> = 20μA		6.0						0.1	0.1						
	I <sub>OL</sub> = 6.0mA		4.5						0.26	0.33						
	I <sub>OL</sub> = 7.8mA		6.0						0.26	0.33						
	HCU		V <sub>I</sub> = V <sub>IH</sub>	I <sub>OL</sub> = 20μA		2.0					0.2	0.2				
I <sub>OL</sub> = 20μA				4.5						0.5	0.5					
I <sub>OL</sub> = 20μA				6.0						0.5	0.5					
V <sub>I</sub> = V <sub>CC</sub>			I <sub>OL</sub> = 4.0mA	4.5						0.32	0.37					
			I <sub>OL</sub> = 5.2mA	6.0						0.32	0.37					
I <sub>IH</sub>	High-level input current			V <sub>I</sub> = 6V					6.0			0.1	1.0	μA		
I <sub>IL</sub>	Low-level input current			V <sub>I</sub> = 0V					6.0			-0.1	-1.0	μA		
I <sub>OZH</sub>	Off-state high-level output current		V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>		6.0			0.5	5.0	μA						
I <sub>OZL</sub>	Off-state low-level output current		V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND		6.0			-0.5	-5.0	μA						
I <sub>CC</sub>	Quiescent supply current	Gate	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA		6.0				2.0	20.0	μA					
		F/F							4.0	40.0						
		MSI							8.0	80.0						

**Table 4 JEDEC 74HCT Series Electrical Characteristics**

Symbol	Parameter	Type	Test conditions	Limits					Unit		
				V <sub>CC</sub> (V)	25°C			-40~+85°C			
					Min	Typ	Max	Min		Max	
V <sub>IH</sub>	High-level input voltage		V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	4.5 } 5.5	2.0			2.0		V	
V <sub>IL</sub>	Low-level input voltage		V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	4.5 } 5.5			0.8		0.8	V	
V <sub>OH</sub>	High-level output voltage	Standard	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	4.5	4.4			4.4		V
				I <sub>OH</sub> = -4.0mA	4.5	3.98			3.84		
		Buffered	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	4.5	4.4			4.4		
				I <sub>OH</sub> = -6.0mA	4.5	3.98			3.84		
V <sub>OL</sub>	Low-level output voltage	Standard	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	4.5			0.1		0.1	V
				I <sub>OL</sub> = 4.0mA	4.5			0.26		0.33	
				I <sub>OL</sub> = 20μA	4.5			0.1		0.1	
		Buffered	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	4.5			0.26		0.33	
				I <sub>OL</sub> = 6.0mA	4.5			0.1		0.1	
				I <sub>OL</sub> = 6.0mA	4.5			0.26		0.33	
I <sub>IH</sub>	High-level input current		V <sub>I</sub> = 5.5V	5.5			0.1		1.0	μA	
I <sub>IL</sub>	Low-level input current		V <sub>I</sub> = 0V	5.5			-0.1		-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current		V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	5.5			0.5		5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current		V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	5.5			-0.5		-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	Gate	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	5.5				2.0		20.0	μA
		F/F						4.0		40.0	
		MSI						8.0		80.0	
ΔI <sub>CC</sub>	Maximum quiescent supply current		V <sub>I</sub> = 2.4V (Note 1)	5.5			2.7		2.9	mA	

Note 1 : Only one input is set at this value and all other inputs are fixed at V<sub>CC</sub> or GND.

**Table 5 Mitsubishi M74HC/HCU/HCT Series Absolute Maximum Ratings**

Symbol	Parameter	Type	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage			-0.5~+7.0	V
V <sub>I</sub>	Input voltage			-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage			-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current		V <sub>I</sub> < 0V	-20	mA
			V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current		V <sub>O</sub> < 0V	-20	mA
			V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current	Standard		±25	mA
		Buffered		±35	
I <sub>CC</sub>	Supply/GND current	Standard	V <sub>CC</sub> , GND	±50	mA
		Buffered		±75	
P <sub>d</sub>	Power dissipation			500	mW
T <sub>stg</sub>	Storage temperature range			-65~+150	°C

**Table 6 Mitsubishi M74HC/HCU/HCT Series Recommended Operating Conditions**

Symbol	Parameter	Type	Limits			Unit
			Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	HC/HCU	2		6	V
		HCT	4.5		5.5	
V <sub>I</sub>	Input voltage		0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range		-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	HC	V <sub>CC</sub> = 2.0V	0	1000	ns
			V <sub>CC</sub> = 4.5V	0	500	
			V <sub>CC</sub> = 6.0V	0	400	
		HCT	0	500		
		HCU	No limit			

Table 7 Mitsubishi M74HC/HCU/HCT Series Electrical Characteristics ( $T_a = -40 \sim +80^\circ\text{C}$ )

Symbol	Parameter	Type	Test conditions	Limits					Unit	
				$V_{CC}$ (V)	25°C			-40~+85°C		
					Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	HC	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
				4.5	3.15			3.15		
				6.0	4.2			4.2		
		HCU	$V_O = 0.2V,  I_O  = 20\mu A$ $V_O = 0.5V,  I_O  = 20\mu A$ $V_O = 0.5V,  I_O  = 20\mu A$	2.0	1.7			1.7		
				4.5	3.6			3.6		
				6.0	4.8			4.8		
$V_{IL}$	Low-level input voltage	HC	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
				4.5			1.35		1.35	
				6.0			1.8		1.8	
		HCU	$V_O = V_{CC} - 0.2V,  I_O  = 20\mu A$ $V_O = V_{CC} - 0.5V,  I_O  = 20\mu A$ $V_O = V_{CC} - 0.5V,  I_O  = 20\mu A$	2.0			0.3		0.3	
				4.5			0.8		0.8	
				6.0			1.1		1.1	
$V_{OH}$	High-level output voltage	HC Standard	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
				$I_{OH} = -20\mu A$	4.5	4.4			4.4	
				$I_{OH} = -20\mu A$	6.0	5.9			5.9	
				$I_{OH} = -4.0mA$	4.5	4.18			4.13	
				$I_{OH} = -5.2mA$	6.0	5.68			5.63	
				$I_{OH} = -20\mu A$	2.0	1.9			1.9	
		HC Buffered	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	
				$I_{OH} = -20\mu A$	4.5	4.4			4.4	
				$I_{OH} = -20\mu A$	6.0	5.9			5.9	
				$I_{OH} = -6.0mA$	4.5	4.18			4.13	
				$I_{OH} = -7.8mA$	6.0	5.68			5.63	
				$I_{OH} = -20\mu A$	2.0	1.8			1.8	
		HCU	$V_I = V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.8			1.8	
				$I_{OH} = -20\mu A$	4.5	4.0			4.0	
				$I_{OH} = -20\mu A$	6.0	5.5			5.5	
			$V_I = GND$	$I_{OH} = -4.0mA$	4.5	3.98			3.84	
				$I_{OH} = -5.2mA$	6.0	5.48			5.34	
				$I_{OH} = -20\mu A$	2.0	1.9			1.9	
$V_{OL}$	Low-level output voltage	HC Standard	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
				$I_{OL} = 20\mu A$	4.5			0.1	0.1	
				$I_{OL} = 20\mu A$	6.0			0.1	0.1	
				$I_{OL} = 4.0mA$	4.5			0.26	0.33	
				$I_{OL} = 5.2mA$	6.0			0.26	0.33	
				$I_{OL} = 20\mu A$	2.0			0.1	0.1	
		HC Buffered	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	
				$I_{OL} = 20\mu A$	4.5			0.1	0.1	
				$I_{OL} = 20\mu A$	6.0			0.1	0.1	
				$I_{OL} = 6.0mA$	4.5			0.26	0.33	
				$I_{OL} = 7.8mA$	6.0			0.26	0.33	
				$I_{OL} = 20\mu A$	2.0			0.1	0.1	
		HCU	$V_I = V_{IH}$	$I_{OL} = 20\mu A$	2.0			0.2	0.2	
				$I_{OL} = 20\mu A$	4.5			0.5	0.5	
				$I_{OL} = 20\mu A$	6.0			0.5	0.5	
			$V_I = V_{CC}$	$I_{OL} = 4.0mA$	4.5			0.26	0.33	
				$I_{OL} = 5.2mA$	6.0			0.36	0.33	
				$I_{OL} = 20\mu A$	2.0			0.1	0.1	
$I_{IH}$	High-level input current		$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current		$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current		$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current		$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0			-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	Gate	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			1.0	10.0	$\mu A$	
		F/F					2.0	20.0		
		MSI					4.0	40.0		

**MITSUBISHI HIGH SPEED CMOS**  
**INTRODUCTION**

**Table 8 Mitsubishi M74HCT Series Electrical Characteristics** ( $T_a = -40 \sim +80^\circ\text{C}$ )

Symbol	Parameter	Type	Test conditions	Limits					Unit	
				25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage		$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			2.0		V	
$V_{IL}$	Low-level input voltage		$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$			0.8		0.8	V	
$V_{OH}$	High-level output voltage	Standard	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	$V_{CC} - 0.1$			$V_{CC} - 0.1$		V
				$I_{OH} = -4.0\text{mA}, V_{CC} = 4.5\text{V}$	4.18			4.13		
			$I_{OH} = -4.8\text{mA}, V_{CC} = 5.5\text{V}$	5.18			5.13			
		Buffered	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	$V_{CC} - 0.1$			$V_{CC} - 0.1$		
$I_{OH} = -6.0\text{mA}, V_{CC} = 4.5\text{V}$	4.18					4.13				
		$I_{OH} = -7.2\text{mA}, V_{CC} = 5.5\text{V}$	5.18			5.13				
$V_{OL}$	Low-level output voltage	Standard	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$			0.1	0.1	V	
				$I_{OL} = 4.0\text{mA}, V_{CC} = 4.5\text{V}$			0.26	0.33		
				$I_{OL} = 4.8\text{mA}, V_{CC} = 5.5\text{V}$			0.26	0.33		
		Buffered	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$			0.1	0.1		
				$I_{OL} = 6.0\text{mA}, V_{CC} = 4.5\text{V}$			0.26	0.33		
				$I_{OL} = 7.2\text{mA}, V_{CC} = 5.5\text{V}$			0.26	0.33		
$I_{IH}$	High-level input current		$V_I = V_{CC}$			0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current		$V_I = \text{GND}$			-0.1	-1.0	$\mu\text{A}$		
$I_{OZH}$	Off-state high-level output current		$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5	5.0	$\mu\text{A}$		
$I_{OZL}$	Off-state low-level output current		$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$			-0.5	-5.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	Gate				1.0	10.0	$\mu\text{A}$		
		F/F	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$			2.0	20.0			
		MSI				4.0	40.0			
$\Delta I_{CC}$	Maximum quiescent supply current		$V_I = 2.4\text{V}, 0.4\text{V}$ (Note 3)			2.7	2.9	mA		

Note 3 : Only one is set at this value and other inputs are fixed at  $V_{CC}$  or GND

### 1. Basic Structure

Fig.1 shows the circuit structures of the M74HC series high-speed CMOS logic and the M4000B series (conventional) CMOS logic. The principal difference between the two is that the M4000B series employs aluminum gates, while the M74HC series employs a silicon-gate process. This fine pattern process has enabled us to increase the MOS transistor drive current capability and reduce the parasitic capacitances. (These two improvements allow the new structure to operate at frequencies as fast as LSTTL speed.)

### 2. Operational Description

Fig.2 show the one stage inverter circuit that is the basis of the high-speed CMOS logic. Fig.3 shows the behavior of this circuit (supply current  $I_{CC}$  and output voltage  $V_O$ ) when the supply voltage is  $V_{CC}$  and the input voltage  $V_I$  is raised from GND to  $V_{CC}$ .

The characteristic curves of the logic are classified by dividing the graph into three regions according to the input voltage.

- I : In this region, only p-channel transistor  $T_2$  is on.  $V_O$  is at  $V_{CC}$  and  $I_{CC}$  is negligible.
- II : In this region,  $V_O$  varies as a function of  $V_I$ . As  $V_I$  increases, n-channel transistor  $T_1$  turns on, causing  $V_O$  to fall. The slope of the descent steepens abruptly, and the value of  $V_I$  at that point is referred to as the threshold voltage of the circuit. Increases of  $V_I$  about this value bring  $V_O$  very close to GND level. The value of  $V_O$  in region II is determined by the relative on resistances of  $T_1$  and  $T_2$ .  $I_{CC}$  is constantly flowing, and reaches a maximum where  $V_I$  equals the threshold voltage.
- III : In this region, only  $T_1$  is on.  $V_O$  is at GND level, and  $I_{CC}$  is negligible.




Fig.1 CMOS device structures  
(a) Al-GATE CMOS (4000B SERIES)  
(b) Si-GATE CMOS (M74HC SERIES)




Fig.2 The one stage inverter circuit




Fig.3 I/O and supply current characteristics of the one stage inverter

### 3. Transfer Characteristics

In high-speed CMOS logic, the circuit threshold voltage is designed approximately  $1/2V_{CC}$ , far superior to the TTL and LSTTL logic, where the threshold voltage is independent of the supply voltage.

The M74HC series includes three device types. The HC type has CMOS-level I/O with buffered outputs. The HCU type has CMOS-level I/O and a single stage of gates. The HCT type has TTL-level inputs and CMOS-level buffered outputs. The accompanying figures show the transfer char-




Fig.4-a Output voltage vs. input voltage (M74HC00)




Fig.4-b Supply current vs. input voltage (M74HC00)




Fig.5-a Output voltage vs. input voltage (M74HCU04)




Fig.5-b Supply current vs. input voltage (M74HCU04)




Fig.6-a Output voltage vs. input voltage (M74HCT240)




Fig.6-b Supply current vs. input voltage (M74HCT240)

characteristics of representative devices: Fig.4 shows the characteristics of M74HC00, Fig.5 those of M74HCU04, and Fig.6 those of M74HCT240. The left side of the figures (a) shows the output voltage  $V_O$  vs. the input voltage  $V_I$ . The right side shows the supply current  $I_{CC}$  vs. the input voltage  $V_I$ .

In the HC type, when the input voltage reaches the threshold voltage, the output rises abruptly and the supply current rises steeply and then drops steeply. Therefore, even if a slow-changing signal is applied to the input, the output voltage will be controlled by the steep characteristic curves at the threshold voltage, with the effect of regenerating the input waveforms. These characteristics also prevent the increase in power dissipation that occurs when slow-changing signals are applied to the HCU type.

The output voltage of the HCU type responds more slowly to input voltage variations.

These characteristics make the type suitable for applications in oscillators and other linear circuits. The use of slowly varying input signals, however, will increase the power dissipation.

The HCT type has steep threshold characteristics like the HC type that regenerate the input waveform, but with the HCT type, the input is TTL-level.



#### 4. Switching Characteristics

The propagation time is one of the principal switching characteristics of an IC. In high-speed CMOS, the propagation time is determined by the internal time constant set by the on-state resistances of the p- and n-channel transistors and the capacitance of the wiring and of the next-stage gate. If a capacitive load is connected to the output terminals, the propagation time will be determined by the time constant of the output-stage p- and n-channel transistor on-state resistances and the load capacitance. The supply voltage  $V_{CC}$ , the load capacitances  $C_L$ , the input rise time  $t_r$ , the input fall time  $t_f$ , and the ambient temperature  $T_a$  all affect the propagation time.

The standard and buffered devices have different output drive-current capacities that cause the two types to exhibit differing relationships between the load capacitance and the propagation delay. Figs. 9 and 10 show the propagation delay vs  $C_L$ , Fig. 9 for the standard-type M74HC00, Fig. 10 for buffered-type M74HC240. The propagation delay of the buffered type shows only a small dependence on  $C_L$ . In addition, the higher the supply voltage is, the shorter the delay, and the lower the delay dependence on  $C_L$ . The delay increase with respect to the load capacitance is linear.




Fig.7-a Low-level to high-level output propagation time (M74HC00)




Fig.7-b High-level to low-level output propagation time (M74HC00)




Fig.8-a Low-level to high-level output propagation time (M74HC240)




Fig.8-b High-level to low-level output propagation time (M74HC240)

## 5. Power Dissipation

The high-speed CMOS logic gates consist of n- and p-channel transistors that are serial-connected between  $V_{CC}$  and GND. While the gate is held at either  $V_{CC}$  or GND, one of the two transistors will be off, which means that while the input is tied to either  $V_{CC}$  or GND, the only current drain between  $V_{CC}$  and GND ( $I_{CC}$ ) will be that due to the leakage current of the pn junctions. As a result, the sink current is just 50pA at an ambient temperature  $T_a=20^\circ\text{C}$ , and still only several nA at  $T_a=85^\circ\text{C}$ .

As explained in the section 3, high-speed CMOS logic draws greater power during switching, when a current flows between  $V_{CC}$  and GND. The higher the supply voltage  $V_{CC}$ , and the higher the switching frequency, the larger this current becomes. Capacitive loads at the output due to components or a large fanout will also draw charging currents that further increase the power dissipation. The power dissipation of the HCU type will also rise when driven by input signals with long rise and fall times ( $t_r$ ,  $t_f$ ).

Fig.9 shows typical power dissipation vs. operating frequency characteristics per gate of M74HC00 and M74LS00 devices with a capacitive load  $C_L$  of 0, 15, and 50pF. The power dissipation of the M74HC00 increases in proportion to the frequency. At a load of 15pF and operating frequency of 10MHz or over, the power dissipation of the M74HC00 exceeds that of the M74LS00, but for most applications, high-speed CMOS logic can substantially reduce power dissipation. When an ideal input waveform is applied, the power dissipation of this logic is given by:

$$P_d = (C_{PD} + C_L) \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$$

where  $C_{PD}$  is the internal power dissipation capacitance,  $C_L$  is the load capacitance, and  $f$  is the frequency. So simply connection a capacitive load to the M74HC00 will increase the power dissipation by only the capacitive charging and discharging currents. The same relation holds true in principle for the M74LS00, but even at low frequencies, its power dissipation remains high due to other factors. Another characteristics of high-speed CMOS logic is that the load capacitance is charged at  $V_{CC}$  and discharged at GND level, while LSTTL is limited to within the 0.2~4V range. This means that the M74HC00 is more greatly influenced by  $C_L$ , so at higher  $C_L$  values the bandwidth over which the M74HC00 dissipates less power become narrower. Therefore, good circuit design demands that the capacitive loads be kept as low as possible.




Fig.9 Power dissipation per gate vs. frequency for the M74HC00 and M74LS00

## 6. Noise Margin

As explained in the section 3, the threshold voltage of high-speed CMOS logic is approximately 1/2 of the supply voltage  $V_{CC}$ . In addition, when there is no load, the high-level output voltage  $V_{OH}$  is nearly equal to  $V_{CC}$ , and the low-level output voltage  $V_{OL}$  nearly at GND level. This gives high-speed CMOS logic a much high DC noise margin than LSTTL.

The high-level noise margin  $V_{HN}$  and low-level noise margin  $V_{LN}$  are given by  $V_{HN} = V_{OH} - V_{IL}$ , and  $V_{LN} = V_{OL} - V_{IL}$ . Fig.10 compares  $V_{HN}$  and  $V_{LN}$  of LSTTL and high-speed CMOS logic at a 5V supply voltage.  $V_{HN}$  and  $V_{LN}$  are both 1.4 for high-speed CMOS logic, a great improvement over the much lower values of LSTTL. In addition the threshold voltage of LSTTL has a temperature dependence of about  $-2\text{mV}/^\circ\text{C}$ , while high-speed CMOS logic has no such dependence—guaranteeing a constant noise margin over a wide temperature range.

The AC noise margins of LSTTL and high-speed CMOS logic is similar. At a 5V supply voltage, the typical propagation time of both is about 10ns, and both offer similar noise immunity.




Fig.10 A comparison of LSTTL and high-speed CMOS DC noise margins ( $V_{CC}=5V$ )

### 7. Fanout

Unlike TTL and LSTTL, CMOS logic features an extremely high input impedance, so that when CMOS logic is being driven, high fanout will result in no DC problems. In AC terms, however, the capacitive load increase by the wiring capacitance and about 5pF per driven gate. This increases the propagation time, as shown in Figs. 7 and 8.

### 8. Input and Output Protection Circuit

The transistors employed in high-speed CMOS logic have a gate-oxide-layer thickness of  $0.06\mu m$ . This thin oxide layer has an insulation breakdown voltage of only 100V, therefore any larger voltages applied on the gate will destroy the IC. To prevent this from occurring, all devices in the M74HC series feature an input protection circuit consisting of diodes  $D_1$ ,  $D_2$ , and  $D_3$ , and resistor  $R_1$  in place of a conventional direct input.

When a steeply sloped positive overvoltage pulse is applied to the input, it charges the parasitic capacitor formed by  $R_1$  in parallel with  $D_1$ ,  $D_2$ , and  $D_3$ . The time constant of this circuit delays the voltage rise on the gate, while  $D_1$  passes a current to  $V_{CC}$ , this clamps the input voltage at  $V_{CC}$ , and prevents high voltages from appearing on the gate oxide layer.

If a steeply sloped negative overvoltage pulse is applied to the input,  $D_2$  and  $D_3$  clamp the gate voltage at their forward-bias voltage level. This means that the circuit can withstand inputs over 500V produced by discharge of a 200pF capacitor, or inputs over 3kV produced by discharge of a 100pF capacitor with a  $1.5k\Omega$  resistance. These values are comparable with LSTTL and TTL.

$D_4$  and  $D_5$  protect the circuit against overvoltages at applied at the outputs. When a surge voltage is applied at

$V_{CC}$ ,  $D_6$  forms protective circuit. These diodes respond quickly to overvoltages and ensure adequate protection against transients, but extended operation outside the absolute maximum ratings will destroy the protective diodes and the circuit function.

In addition to protection against conditions arising under ordinary use, the M74HC series has been designed to withstand I/O surge currents of up to  $\pm 20mA$  without damage. Although the individual data sheets for the series may not show this I/O protection circuit, each device incorporates this circuit, each device incorporates this circuit.




Fig.11 The protection circuit of the M74HC series

- $T_1$  : n-channel transistor
- $T_2$  : p-channel transistor
- $D_1$  : Diode formed by  $p^+$  diffusion and substrate (n)
- $D_2$  : Diode formed by p-well (p) and  $n^+$  diffusion
- $D_3$  : Diode formed by p-well (p) and  $n^+$  diffusion
- $D_4$  : Parasitic diode formed by p-well (p) and drain of  $T_1$  ( $n^+$ )
- $D_5$  : Parasitic diode formed by substrate (n) and  $T_2$  drain ( $p^+$ )
- $D_6$  : Parasitic diode formed by substrate (n) and island (p)
- $R_1$  :  $n^+$  diffusion resistor formed on top of p-well

# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS

This section lists ratings that must be followed to ensure that high-speed CMOS devices operate properly. We define these ratings, describe the test conditions used to measure them, and list standard characteristics.

## 1. Absolute Maximum Ratings

These are the absolute limits at which the manufacturer guarantees device reliability. None of these ratings may be exceeded, even momentarily, without risking reduced reliability or destruction of the device. Absolute maximum ratings include the following items.

- (1) Supply voltage ( $V_{CC}$ )
- (2) Input voltage ( $V_I$ )
- (3) Switching I/O voltage ( $V_{IO}$ )
- (4) Output voltage ( $V_O$ )
- (5) Input protection diode current ( $I_{IK}$ )
- (6) Output parasitic diode current ( $I_{OK}$ )
- (7) Output current ( $I_O$ )
- (8) Supply/GND current ( $I_{CC}$ )
- (9) Power dissipation ( $P_D$ )
- (10) Storage temperature range ( $T_{stg}$ )

### 1-1 Supply Voltage ( $V_{CC}$ )

Specifies the range of supply voltages that may be safely applied at  $V_{CC}$  terminal with respect to ground. This range includes voltage surges that exceed standard operating conditions.

When the applied voltage exceeds this range, parasitic bipolar transistors turn on, and this thyristor operation causes a large current to flow from  $V_{CC}$  to GND. This phenomenon, known as "latchup", may either destroy the IC or greatly reduce its reliability.

### 1-2 Input Voltage ( $V_I$ )

Indicates the permissible applied voltage at the input terminals with respect to GND. Exceeding this value may cause latchup.

### 1-3 Switching I/O Voltage ( $V_{IO}$ )

Applies to devices containing analog switching circuits such as M74HC4066, and specifies the maximum permissible voltage that may be applied to the switching input or output terminals without causing latchup.

### 1-4 Output Voltage ( $V_O$ )

Usually, fixed voltages are not applied to the output terminals under normal operating conditions, this ratings specifies the maximum surge voltages allowable at the output terminals. When the output state is high, these surges must remain below  $V_{CC} + 0.5V$ , when the output state is low, they cannot drop below  $-0.5V$ . Surges exceeding the high-state value will cause a current to flow into the IC, which may either destroy the output protection diodes or cause latchup. Surges exceeding the low-state value will cause a current to flow out of the IC with equally damaging effects.

### 1-5 Input Protection Diode Current ( $I_{IK}$ )

Usually, fixed currents are not applied to the input terminals under normal operating conditions, specifies the maximum

surge current allowable at the input terminals. Surges exceeding this value may destroy the input protection diodes or cause latchup.

### 1-6 Output Parasitic Diode Current ( $I_{OK}$ )

Fixed currents are not applied to the output terminals under normal operating conditions.

Specifies the maximum surge currents allowable at the output terminals. The high-state value applies to incoming currents when output is high; the low-state value to outflowing currents when the output is low. Surges exceeding these values may either destroy the output protection diodes or cause latchup.

### 1-7 Output Current ( $I_O$ )

Specifies the maximum allowable currents at the output terminals during normal operation. The high-state value indicates the current outflow, the low-state value, the current influx. Currents exceeding these values may destroy the IC or greatly reduce its reliability.

### 1-8 Supply/GND current ( $I_{CC}$ )

Specifies the maximum allowable current flow from  $V_{CC}$  to GND during normal operation. Currents exceeding this value may destroy the IC or greatly reduce its reliability.

### 1-9 Power Dissipation ( $P_D$ )

Specifies the maximum allowable power dissipation for the printed-circuit-board-mounted IC at operating temperature ( $T_{opr}$ ).

### 1-10 Storage Temperature Range ( $T_{stg}$ )

Specifies the ambient temperature limits at which the device can be stored when no voltages are applied to either inputs or outputs. Care is especially important when devices are being stored in unheated warehouses or shipped via air freight.

## 2. Recommended Operating Conditions

These parameters indicate limits of the supply voltage, I/O conditions, and other important factors that must be met for the IC to perform properly under normal use. If these conditions are exceeded, proper operation cannot be guaranteed, even if the device is still operating within the absolute maximum ratings.

### 2-1 Supply Voltage ( $V_{CC}$ )

Specifies the supply voltage applied at  $V_{CC}$  with respect to ground. The supply voltage of high-speed CMOS devices is 2~6V (4.5~5.5V for type HCT), which is much wider than TTL devices (4.75~5.25V).

### 2-2 Input Voltage ( $V_I$ )

Specifies the optimum input voltage range. This range is the same for all supply voltage range of  $V_{CC}=2\sim6V$ .

### 2-3 Output Voltage ( $V_O$ )

Specifies desirable limits for transient voltages at the output pins. This range is the same for all supply voltage range of  $V_{CC}=2\sim6V$ .

### 2-4 Operating Temperature Range ( $T_{opr}$ )

Specifies the ambient temperature range within which the

# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS

device exhibits the specified electrical characteristics and performs normally.

## 2-5 Rise and Fall Times ( $t_r$ , $t_f$ )

Specifies the optimum rise and fall times of the input waveforms. These limits should be followed at all supply voltages of  $V_{CC} = 2, 4.5,$  and  $6V$ , otherwise output oscillation, timing problems, or excessive power dissipation may result. This restriction does not apply to devices incorporating Schmitt trigger inputs.

## 3. Function

The functional behavior of the device is indicated by either a function table or a timing diagram. These characteristics are checked over the  $2\sim 6V$  supply voltage range. The inputs are set high or low as specified, and the output conditions monitored.

## 4. Electrical Characteristics (see Section 7-1)

These characteristics are measured at input and output and power supply terminals at temperature  $T_A$  under worst-case conditions. All parameters are guaranteed at  $2, 4.5,$  and  $6V$  supply voltages, except for  $I_{IH}$ ,  $I_{IL}$ ,  $I_{OZH}$ ,  $I_{OZL}$ , and  $I_{CC}$ , which are guaranteed at  $V_{CC} = 6V$  only.

### 4-1 High-Level Input Voltage ( $V_{IH}$ )

Specifies the high-level input voltage required to generate the specified output conditions.

### 4-2 Low-level Input Voltage ( $V_{IL}$ )

Specifies the low-level input voltage required to generate the specified output conditions.

### 4-3 Positive-going Threshold Voltage ( $V_{T+}$ )

In devices with Schmitt trigger inputs, this parameter indicates the voltage at which the output state inverts as the input voltage is increased from a level below the negative-going threshold voltage ( $V_{T-}$ ).

### 4-4 Negative-going Threshold Voltage ( $V_{T-}$ )

In devices with Schmitt trigger inputs, this parameter indicates the voltage at which the output state inverts as the input voltage is decreased from a level above the positive-going threshold voltage ( $V_{T+}$ ).

### 4-5 Hysteresis Voltage ( $V_H$ )

In devices with Schmitt trigger inputs, this parameter indicates the difference between the positive-going and negative-going threshold voltages.

### 4-6 High-level Output Voltage ( $V_{OH}$ )

Indicates the high-level output voltage obtained at the outputs when high-level input voltage  $V_{IH}$  ( $V_{T+}$  for Schmitt trigger devices) and low-level input voltage  $V_{IL}$  ( $V_{T-}$  for Schmitt trigger devices) are applied as specified to the input terminals indicated to the input.

### 4-7 Low-Level Output Voltage ( $V_{OL}$ )

Similar to the above. Indicates the low-level output voltage obtained under the specified conditions.

### 4-8 Maximum Output Leak Current ( $I_O$ )

In devices with open drain outputs, this parameter indicates the current outflow with  $0V$  applied at the output voltage or current influx with  $6V$  applied at the output. The supply voltage is  $6V$ .

### 4-9 On-State Resistance ( $R_{ON}$ )

Applies to devices containing analog switching circuits. Indicates the DC on-state resistance of the analog switches. Guaranteed for input voltage of  $0$  to  $V_{CC}$ .

### 4-10 On-State Resistance Variation ( $\Delta R_{ON}$ )

Indicates the difference between the maximum and minimum on-state resistance values ( $R_{ON}$ ) for analog switches in a single device.

### 4-11 Off-State Input-to-Output Leak Current ( $I_{OFF}$ )

Indicates the leakage current that flows from the input to the output of analog switches when  $6V$  is applied. Specified at  $V_{CC} = 6V$ .

### 4-12 High-Level Input Current ( $I_{IH}$ )

Indicates the current that flows into the device when  $6V$  is applied to the input at  $V_{CC} = 6V$ .  $I_{IH}$  for type HCT is determined with input and supply voltages of  $5.5V$ .

### 4-13 Low-Level Input Current ( $I_{IL}$ )

Indicates the current that flows out of the device when  $0V$  is applied to the input at  $V_{CC} = 6V$ .  $I_{IL}$  for type HCT is determined with a supply voltage of  $5.5V$ .

### 4-14 Off-state High-Level Output Current ( $I_{OZH}$ )

Applies to devices with three-state outputs. Indicates the current that flows into the device when  $6V$  is applied to an output in the high-impedance state at  $V_{CC} = 6V$ .  $I_{OZH}$  for type HCT is determined with input and supply voltage of  $5.5V$ . When the outputs are not in the high-impedance state, they are kept low by selection of the input conditions.

### 4-15 Off-State Low-Level Output Current ( $I_{OZL}$ )

Applies to devices with three-state outputs. Indicates the current that flows out of the device when  $0V$  is applied to an output in the high-impedance state at  $V_{CC} = 6V$ .  $I_{OZL}$  for type HCT is determined with a supply voltage of  $5.5V$ . When the outputs are not in the high-impedance state, they are kept high by selection of the input conditions.

### 4-16 Quiescent Supply Current ( $I_{CC}$ )

Indicates the current that flows at  $V_{CC}$  when the output conditions are stable. The stated values are guaranteed when the input conditions are set according to the function table with high-level inputs at  $V_{CC}$  and low-level inputs at ground.

### 4-17 Maximum Quiescent Supply Current ( $\Delta I_{CC}$ )

Applies to device with TTL-level inputs (type HCT). Indicates the current that flows at  $V_{CC}$  when the output conditions are stable. The current is specified with  $2.4V$  and  $0.4V$  applied at a single input while all other inputs are held at  $V_{CC}$  or ground and  $V_{CC}$  is at  $5V \pm 10\%$ .

### 4-18 Active-State Supply Current ( $I_{CC}$ )

Applies to one-shot multivibrator circuits. Indicates the current that flows at  $V_{CC}$  when the timing circuit constant  $R_X/C_X$  is  $1/2V_{CC}$ . The stated values are guaranteed when the

# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS

input conditions are set according to the function table with high-level inputs at  $V_{CC}$  and low-level inputs at GND.

## 5. Switching Characteristics (see sections 7-2, 7-3, and 7-4)

The switching characteristics are measured at  $T_a = -40 \sim +85^\circ\text{C}$ , and include the output waveform transition time, propagation time and maximum clock frequency. The measurements are performed with input pulses of specified rise and fall times ( $t_r$ ,  $t_f$ ) and specified output load capacitance  $C_L$ .

### 5-1 Low-Level to High-Level Output Transition Time ( $t_{TLH}$ )

Indicates the time required for the output waveform to change from 10% to 90% of  $V_{CC}$  when inputs are applied to cause the output to change from low to high.

### 5-2 High-Level to Low-Level Output Transition Time ( $t_{THL}$ )

Indicates the time required for the output waveform to change from 90% to 10% of  $V_{CC}$  when inputs are applied to cause the output to change from high to low.

### 5-3 Low-Level to High-Level Output Propagation Time ( $t_{PLH}$ )

Indicates the time required from when the input conditions are changed until the output voltage crosses the specified voltage range moving from low to high.

### 5-4 High-Level Low-Level Output Propagation Time ( $t_{PLH}$ )

Indicates the time required from when the input conditions are changed until the output voltage crosses the specified voltage range moving from high to low.

### 5-5 Output enable time to high-level ( $t_{PZH}$ )

Applies to devices with three-state outputs. Indicates the time required from when the input conditions are changed until the output state changes from the high-impedance state to logic high.

### 5-6 Output enable time to low-level ( $t_{PZL}$ )

Applies to devices with three-state outputs. Indicates the time required from when the input conditions are changed until the output state changes from the high-impedance state to logic low.

### 5-7 Output disable time from high-level ( $t_{PHZ}$ )

Applies to devices with three-state outputs. Indicates the time required from when the input conditions are changed until the output state changes from logic high to the high-impedance state.

### 5-8 Output disable time from low-level ( $t_{PLZ}$ )

Applies to devices with three-state outputs. Indicates the time required from when the input conditions are changed until the output state changes from logic low to the high-impedance state.

### 5-9 Maximum clock Frequency ( $f_{max}$ )

Applies to devices containing flip flops. Indicates the maximum frequency at which clock signals can be applied

while maintaining stable output waveforms in the specified sequence. The input conditions are set so that each clock pulse will cause a change in the output state.

### 5-10 Sine Wave Distortion

Applies to devices containing analog switches. Indicates the distortion of sine waves passing through analog switches in the "on" state. The sine wave frequency is 1kHz, and the amplitude 1.25V<sub>p-p</sub>. Measurements are performed at  $V_{CC}=2.5\text{V}$ , and  $V_{SS}=-2.5\text{V}$ .

### 5-11 Maximum Transmission Frequency ( $f_{max}(I/O)$ )

Applies to devices containing analog switches. Indicates the frequency bandwidth transmitted by analog switches in the "on" state. A 1.25V<sub>p-p</sub> sine wave is applied at the I/O terminals and the frequency is increased until the output is 3dB down from the input level (about 7/10). This frequency is designated as  $f_{max}(I/O)$ . Measurements are performed at  $V_{CC}=2.5\text{V}$ , and  $V_{SS}=-2.5\text{V}$ .

### 5-12 Feedthrough

Applies to devices containing analog switches. Indicates the degree of isolation between the I/O terminals of a switch in the off-state. When a sine wave signal is applied at one side of an off-state switch, it is transmitted through the static capacitance of IC to the other side of the switch at a level that increases proportionally with the frequency of the applied signal. The frequency at which the output voltage is 50dB down from the input voltage (about 1/316), is defined as the feedthrough level.

### 5-13 Crosstalk (Control-Input-to-Switch)

Applies to devices containing analog switches. Indicates the degree of interference between signals at the control inputs and those at the I/O pins of the analog switches. A pulse is applied to a control input, and the pulse level at a switch terminal is measured with no inputs applied to the switch inputs.

### 5-14 Crosstalk (Switch-to-Switch)

Applies to devices containing analog switches. Indicates the degree of interference between signals at the I/O terminals of independent switches. A pulse is applied at an on-state switch input, and the pulse level at the output of a separate off-state switch is measured.

### 5-15 Maximum Control Frequency ( $f_{max}(C)$ )

Applies to devices containing analog switches. Indicates the maximum allowable frequency of the signals applied to the control inputs. A standard square-wave signal is applied at a control input, and the frequency is increased until the output level falls to 1/2 of the output level at an input frequency of 1kHz. This frequency is defined as  $f_{max}(C)$ .

### 5-16 Input Capacitance ( $C_i$ )

Indicates the capacitance between an input terminal and GND. It is normally measured at 0V and  $f=1\text{MHz}$ .

### 5-17 Feedthrough Capacitance ( $C_{x-y, y-x}$ )

Applies to devices containing analog switches. Indicates the capacitance between I/O terminals of a switch in the off state.

# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS

## 5-18 Off-State Output Capacitance ( $C_o$ )

Applies to devices with three-state or open-drain outputs. Indicates the capacitance between outputs in the high-impedance state and ground.

## 5-19 Power Dissipation Capacitance ( $C_{pd}$ )

Indicates the internal capacitance of the device, calculated on the basis of the power dissipation during no-load operation. The no-load power dissipation is calculated as;

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

## 6. Timing Requirements (see sections 7-2 and 7-3)

These parameters specify the input timing requirements for clock pulses, reset pulses, etc. required by devices containing flip flops to maintain stable output waveforms in the specified sequence.

Timing requirements are measured at  $T_a = 25^\circ\text{C}$ , and include pulse width, setup time, hold time, and recovery time.

### 6-1 Pulse Width ( $t_w$ )

Specifies the minimum interval between the standard voltage levels on the leading and trailing edges of input pulses. Shorter pulses may be ignored or may cause misoperation.

### 6-2 Setup Time ( $t_{su}$ )

For input data to be read correctly when a clock pulse or similar read signal is applied, the input conditions must be set in advance by a specified interval termed as the setup time. The setup time is defined as the period from the standard voltage levels of the active edges of the input signals until the standard voltage level of the read signal active edge. Negative setup times indicate that the input conditions can be set after the read signal.

### 6-3 Hold Time ( $t_h$ )

For input data to be read correctly when a clock pulse or similar read signal is applied, the input conditions must be held for specified interval after the read signal is applied. This interval is termed as the hold time. Negative hold times indicate that the input conditions can be changed before the read signal is applied.

### 6-4 Recovery Time ( $t_{rec}$ )

The recovery time indicates the interval after a read operation has been performed until a clock pulse can be applied to initiate the next read operation. It is specified as the period between the read operation and the standard voltage level of the clock pulse active edge.

## 7. Test Circuits

This section shows typical test circuits used to measure the above parameters. For detailed test conditions specific to individual devices, refer to the individual data sheets.

# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS

## 7-1 DC Test Circuits

### 7-1-1 $V_{IH}, V_{IL}(1)$

**Measurement Conditions**

Function	Input conditions
NAND	Input under test at $V_{IL}$ , all others at $V_{IH}$
AND	All inputs at $V_{IH}$
NOR	All inputs at $V_{IL}$
OR	Input under test at $V_{IH}$ , all others at $V_{IL}$

Note : The input conditions of devices with three-state inputs are set to place the outputs in the active (low-impedance) state.

### 7-1-2 $V_{IH}, V_{IL}(2)$

**Measurement Conditions**

Function	Input conditions
NAND	All inputs at $V_{IH}$
AND	Input under test at $V_{IL}$ , all others at $V_{IH}$
NOR	Input under test at $V_{IH}$ , all others at $V_{IL}$
OR	All inputs at $V_{IL}$

Note : The input conditions of devices with three-state inputs are set to place the outputs in the active (low-impedance) state.

### 7-1-3 $V_{T+}, V_{T-}, V_H (V_{T+} - V_{T-})$

Note 1 : When measuring  $V_{T+}$ , all inputs are set at  $V_{T+}$ .

Note 2 : When measuring  $V_{T-}$ , the input under test is set at  $V_{T-}$ , and all others at  $V_{T+}$ .

Note 3 : Measured at all inputs.

### 7-1-4 $V_{OH}$

**Measurement Conditions**

Function	Input conditions
NAND	Input under test at $V_{SS}$ , all others at $V_{CC}$
AND	All inputs at $V_{CC}$
NOR	All inputs at GND
OR	Input under test at $V_{DD}$ , all others at GND

Note : The input conditions of devices with three-state inputs are set to place the outputs in the active (low-impedance) state.

### 7-1-5 $V_{OL}$

**Measurement Conditions**

Function	Input conditions
NAND	All inputs at $V_{CC}$
AND	Input under test at GND, all others at $V_{CC}$
NOR	Input under test at $V_{CC}$ , all others at GND
OR	All inputs at GND

Note : The input conditions of devices with three-state inputs are set to place the outputs in the active (low-impedance) state.

### 7-1-6 $I_o$


**Measurement Conditions**

Function	Input conditions
NAND	Input under test at GND, all others at $V_{CC}$
AND	All inputs at $V_{CC}$
NOR	All inputs at GND
OR	Input under test at $V_{CC}$ , all others at GND




# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS


7-1-7 On-State Resistance ( $R_{ON}$ )




7-1-10  $I_{IL}$




7-1-8  $I_{OFF}$




7-1-11  $I_{OZH}, I_{OZL}$




7-1-9  $I_{IH}$



7-1-12  $I_{CC}$



## 7-2 Switching Characteristics Test Circuits




# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS


## 7-3 Timing Charts

### 7-3-1 Types HC and HCU


○ Typical Gate (including gates with three-state outputs)



○ Typical Flip Flop



### 7-3-2 Type HCT




# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS



## 7-4 Switching Characteristic Test Circuits for Analog Switches

## 7-4-3 Sine Wave Transmission


### 7-4-1 Low-Level to High-Level and High-Level to Low-Level Propagation Time (I/O-to-I/O)




### 7-4-2 Low-Level to High-Level and High-Level to Low-Level Propagation Time (Control-Input-to-I/O)



### 7-4-4 Feedthrough, Maximum Transmission Frequency ( $f_{max(I/O)}$ )




### 7-4-5 Crosstalk (Switch-to-Switch)




# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS


7-4-6 Crosstalk (Control-Input-to-Switch)



7-4-7 Maximum Control Frequency ( $f_{max}(C)$ )



7-4-8 Input Capacitance  $C_i$ , Feedthrough Capacitance ( $C_{x-y, y-x}$ )




# MITSUBISHI HIGH SPEED CMOS

## DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS


### 8. Basic Gate Characteristics

$T_a = -45^\circ\text{C}$     - - - - -  
 $T_a = 25^\circ\text{C}$        - - - - -  
 $T_a = 85^\circ\text{C}$        - - - - -


INPUT-TO-OUTPUT TRANSFER CHARACTERISTICS  
M74HC00P




INPUT-TO-OUTPUT TRANSFER CHARACTERISTICS  
M74HCU04P



INPUT-TO-OUTPUT TRANSFER CHARACTERISTICS  
M74HCT240P




INPUT-TO-OUTPUT TRANSFER CHARACTERISTICS  
M74HCL32P




HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE

HIGH-LEVEL OUTPUT M74HC00P




LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE

M74HC00P




# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE  
HIGH-LEVEL M74HC240P  
OUTPUT VOLTAGE  $V_o (=V_{OH} - V_{CC})(V)$




LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE  
M74HC240P




ANALOG SWITCH ON-STATE RESISTANCE

M74HC4066P




# DEFINITIONS AND TEST METHODS FOR SPECIFICATIONS AND TYPICAL CHARACTERISTICS


LOW-LEVEL TO HIGH-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE  
M74HC00P




HIGH-LEVEL TO LOW-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE  
M74HC00P




LOW-LEVEL TO HIGH-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE  
M74HCU04P




HIGH-LEVEL TO LOW-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE  
M74HCU04P



LOW-LEVEL TO HIGH-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE  
M74HC240P



HIGH-LEVEL TO LOW-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE  
M74HC240P



# THE MITSUBISHI QUALITY-ASSURANCE SYSTEM AND DEVICE RELIABILITY DATA

## 1. Introduction

Technical advances in recent years have allowed manufacturers to rapidly improve the speed, integration scale, and other facets of IC performance. At the same time, the greater complexity and reliability demands of the electronic-equipment market and the heavy use ICs in automatic insertion and assembly operations mean that manufacturers need reliable devices with consistent performance parameters. This section introduces the quality-assurance system

and reliability test procedures used at Mitsubishi Electric to guarantee that our customers receive highly uniform and reliable products.

## 2. The Quality-Assurance System

This system consists of quality-assurance procedures in the design and production processes. Fig. 1 shows the entire system.




Fig.1 The Quality-Assurance System



# THE MITSUBISHI QUALITY-ASSURANCE SYSTEM AND DEVICE RELIABILITY DATA

## 2-1 Design Quality Assurance

Quality is maintained through use of two methods:

- (1) Breadboard test circuits are configured from ICs and other standard components, and the characteristics and quality are evaluated.
- (2) Circuit and device design are performed using CAD technology and systematic documented design standards.

## 2-2 Production Quality Assurance

Quality is maintained by the following management and inspection operations:

- (1) Environmental management
- (2) Regular and systematic inspection and maintenance of the design, tools, and instrumentation.
- (3) Purchased materials quality management
- (4) In-process management
- (5) Internal inspections performed during wafer processing and assembly
- (6) Final pass/fail inspections of finished product appearance, dimensions, construction, and electrical characteristics
- (7) Final quality assurance inspection performed from the customer standpoint. This inspection assesses the overall product quality and approves the products for warehousing.

Per Lot Inspection: Visual, labeling, and electrical characteristics.

Regular Inspection: Devices are periodically drawn from passed lots for reliability tests including environ-

mental tests and mechanical durability tests, and aging tests. This inspection is performed once in several months.

## 2-3 Reliability Evaluation from Development Testing through Mass Production

To verify device reliability as described in sections 2-1 and 2-2, evaluations are performed during trial production, pre-production and mass production stages.

Only when the device passes the primary tests during trial production does it move into preproduction and secondary testing. The preproduction stage involves higher production volumes, and the secondary tests confirm that the quality and reliability verified in the primary testing are maintained. Quality-assurance inspections are also conducted during mass production to ensure continuing quality and reliability.

## 3. Reliability Tests

### 3-1 Methods of Determining and Ensuring Reliability

The reliability of high-speed CMOS ICs is evaluated in the following manner:

- (1) The basic operation of the circuits is checked at the transistor and cell level using breadboarded circuits. These measurements are used to determine the basic reliability of the wafer process and the design.
- (2) A simple block circuit is evaluated.
- (3) The products are evaluated as the intergration scale is raised successively to ensure overall reliability. Fig. 2 shows the elements of these processes.




Fig.2 Methods of Determining and Ensuring Reliability

# THE MITSUBISHI QUALITY-ASSURANCE SYSTEM AND DEVICE RELIABILITY DATA

### 3-2 Test Items and Conditions

**Table 1 Reliability Test Items and Conditions for the M74HC00P Series**

Test item	Conditions	Measured parameters	
Solderability test	Wetted with rosin-base flux and immersed up to stoppers for 5sec in 230°C solder bath.	Visual inspection	
Thermal stress	Soldering reliability test	260°C, 10sec	Electrical characteristics
	Thermal shock test	-40~125°C, 15cycles, 10min/cycle	
	Temperature cycle test	-65~150°C, 1 hr/cycle	
Lead strength test	250g, 90°, bent three times	Visual inspection	
Mechanical stress	Shock test	1500G, 0.5msec, 3times each along X, Y, and Z axes	Electrical characteristics
	Natural drop test	75cm to a wooden board, Y <sup>1</sup> direction, 3times	
	Vibration test	20G, 100~2000Hz, 4times each along X, Y, and Z axes	
	Constant acceleration test	20000G, Y direction, 1min	
High-temperature operation life test	T <sub>a</sub> =85°C, 125°C, 150°C V <sub>CC</sub> =6V, 8, 5V	Electrical characteristics	
High-temperature storage life test	T <sub>a</sub> =150°C	Electrical characteristics	
Humidity resistance	High-temperature high-humidity storage test	85°C, 85%RH	Electrical characteristics
	High-temperature high-humidity bias test	85°C, 85%RH V <sub>CC</sub> =6V	
	Pressure-cooker test (saturated)	121°C, 2atm, 100%	
	Pressure-cooker test (unsaturated)	130°C, 85%RH, V <sub>CC</sub> =6V	

**Table 2 Reliability Test Items and Conditions for the M74HC00FP Series**

Test item	Conditions	Measured parameters
Solderability test	Wetted with rosin-base flux and immersed up to stoppers for 5sec in 230°C solder bath.	Visual inspection
Soldering thermal stress test (1)	Entire surface immersed in solder (260°C, 10sec, 3times)	Electrical characteristics
	↓ High-temperature, high-humidity bias test (85°C, 85%RH, V <sub>CC</sub> =6V, 1000hr)	
Soldering thermal stress test (2)	Entire surface immersed in solder (260°C, 10sec, 3times)	Electrical characteristics
	↓ Pressure-cooker test (121°C, 2atm, 240hr)	
Soldering thermal stress test (3)	High-temperature high-humidity storage (85°C, 85%RH, 24hr)	Electrical characteristics
	↓ Entire surface immersed in solder (260°C, 10sec, 3times)	
	↓ High-temperature, high-humidity bias test (85°C, 85%RH, V <sub>CC</sub> =6V, 1000hr)	
Thermal stress test	Entire surface immersed in solder (260°C, 10sec, 3times)	Electrical characteristics
	↓ Thermal shock test (-40~+125°C, 15cycles)	
	↓ Temperature cycle test (-65~+150°C, 500cycles)	
High-temperature, high-humidity bias test	85°C, 85%RH, V <sub>CC</sub> =6.0V, 1000hr	Electrical characteristics
Pressure-cooker test (saturated)	121°C, 2atm, 240hr	Electrical characteristics
Pressure-cooker test (unsaturated)	130°C, 85%RH, V <sub>CC</sub> =6.0V, 1000hr	Electrical characteristics
Lead strength test	250g, 90°, bent three times	Visual inspection
High-temperature operation life test	T <sub>a</sub> =125°C, V <sub>CC</sub> =6.0V, 1000hr	Electrical characteristics
High-temperature storage life test	T <sub>a</sub> =150°C, 1000hr	Electrical characteristics

# THE MITSUBISHI QUALITY-ASSURANCE SYSTEM AND DEVICE RELIABILITY DATA

### 3-3 Device Failure Criteria

#### (1) Electrical Characteristics

**Table 3 Device Failure Criteria**

Parameter	Failure points		Unit
	Lower	Upper	
High-level output voltage ( $V_{OH}$ )	L $\times$ 0.9	—	V
Low-level output voltage ( $V_{OL}$ )	—	U $\times$ 1.1	V
High-level output current ( $I_{OH}$ )	L $\times$ 0.8	—	mA
Low-level output current ( $I_{OL}$ )	L $\times$ 0.8	—	mA
High-level input voltage ( $V_{IH}$ )	L $\times$ 0.8	—	V
Low-level input voltage ( $V_{IL}$ )	—	U $\times$ 1.2	V
Input current ( $I_i$ )	—	U $\times$ 2.0	$\mu$ A
Quiescent supply current ( $I_{CC}$ )	—	U $\times$ 2.0	$\mu$ A
Functional fault	Short, open, misoperation		—

L : Lower limit    U : Upper limit

#### (2) Solderability

Solder adheres to less than 95% of the wetted area.

#### (3) Terminal Strength

Lead separation or damage is observed.

### 3-4 Results of Reliability Tests

Table 4 shows the results of reliability tests on M74HC00P series DIP devices, and Table 5 those of M74HC00FP SOP devices.

#### (1) High-Temperature Operation Tests

Tests were conducted under the following conditions:  $V_{CC}=6, 8.5V$  (6V only for SOPs), and  $T_a=85, 125, 150^\circ C$  (125 $^\circ C$  only for SOPs). Table 6 shows the failure ratios based on this data. At  $T_a=25^\circ C$ , the statistical failure ratio is 0.0012%/1,000hr (1.2FIT), and at  $T_a=55^\circ C$ , it is 0.001%/1,000hr (10FIT).

#### (2) High-Temperature Storage Test

Devices were stored for 2,000 hours (1,000 for SOPs) without any failures.

#### (3) Humidity Tests

Test items included 2,000 hours of high-temperature, high-humidity storage, 2,000 hours of high-temperature, high-humidity bias (1,000hr for SOPs), and 240 hours each of saturated and unsaturated pressure-cooker tests. No devices failed, indicating that no humidity-related application problems will develop.

#### (4) Soldering Thermal Stress Test

The results show that the heat stress problems generally associated with surface-mounted SOPs have been solved.

#### (5) Solderability, Thermal Stress, Mechanical Stress, and Terminal Strength Tests

No devices failed during any of these tests. Table 7 shows the results of reliability tests performed on samples drawn from lots at periodic intervals.

#### (6) Electro-Static Discharge Test

Table 8 shows the results of an electro-static discharge test performed using the capacitor charging method (Mil. Std. 883-C, Method 3015,  $C=100pF, R=1.5k\Omega$ ) Fig.3 shows the test circuit.

M74HC series employ thinner gate oxide layers and use finer patterns than those of M4000B series. This renders M74HC series highly vulnerable to static destruction. This potential drawback has been overcome through improved layout and I/O protection circuit design. All pins of all devices can withstand at least  $\pm 3kV$ .

#### (7) Latchup Resistance Test

Although static electricity would readily cause latchup in previous CMOS devices, the pattern layout and I/O protection of Mitsubishi M74HC series high-speed CMOS devices has eliminated this source of latchup.

In-house checks of latchup resistance were performed using the capacitor-charging and current-injection methods, and in no case did a device fail due to latchup. Instead, the breakdown characteristics were the limiting factor.

Table 9 shows the results determined by the capacitor charging method (Fig.4) based on  $C=200pF$  and  $R=0\Omega$ . The latchup resistance was evaluated at inputs, outputs and  $V_{CC}$ .

Fig.10 shows the latchup resistance determined using the current-injection method at the input and output pins. Trigger currents were typically near  $\pm 300mA$ , indicating extremely high latchup resistance.

# THE MITSUBISHI QUALITY-ASSURANCE SYSTEM AND DEVICE RELIABILITY DATA

**Table 4 Results of Reliability Tests on the M74HC00P Series**

Test item		Conditions	Qty	Failures
Solderability test		Wetted with rosin-base flux and immersed up to stoppers for 5sec in 230°C solder bath.	264	0
Thermal stress	Soldering reliability test	260°C, 10sec	836	0
	Thermal shock test	-40~125°C, 15cycles, 10min/cycle	836	0
	Temperature cycle test	-65~150°C, 1 hr/cycle	836	0
Mechanical stress	Shock test	1500G, 0.5msec, 3times each along X, Y, and Z axes	132	0
	Natural drop test	75cm to a wooden board, Y <sup>1</sup> direction, 3times	132	0
	Vibration test	20G, 100~2000Hz, 4times each along X, Y, and Z axes	132	0
	Constant acceleration test	2000G, Y direction, 1min	132	0
Lead strength test		250g, 90°, bent three times	198	0
High-temperature operation life test (1)		85°C, V <sub>CC</sub> =6V, 2000hr	560	0
High-temperature operation life test (2)		85°C, V <sub>CC</sub> =8.5V, 2000hr	376	0
High-temperature operation life test (3)		125°C, V <sub>CC</sub> =6V, 2000hr	298	0
High-temperature operation life test (4)		125°C, V <sub>CC</sub> =8.5V, 2000hr	146	1(I <sub>CC</sub> over)
High-temperature operation life test (5)		150°C, V <sub>CC</sub> =6V, 1000hr	158	0
High-temperature storage life test		150°C, 2000hr	220	0
Humidity resistance	High-temperature high-humidity storage test	85°C, 85%RH, 2000hr	308	0
	High-temperature high-humidity bias test	85°C, 85%RH, V <sub>CC</sub> =6V, 2000hr	452	0
	Pressure-cooker test (saturated)	121°C, 2atm, 240hr	439	0
	Pressure-cooker test (unsaturated)	130°C, 85%RH, V <sub>CC</sub> =6V, 500hr	302	0

**Table 5 Results of Reliability Tests on the M74HC00FP Series**

Test item		Conditions	Qty	Failures
Solderability test		Wetted with rosin-base flux and immersed up to stoppers for 5sec in 230°C solder bath.	110	0
Soldering thermal stress test (1)		Entire surface immersed in solder (260°C, 10sec, 3times) ↓ High-temperature, high-humidity bias test (85°C, 85%RH, V <sub>CC</sub> =6V, 1000hr)	110	0
Soldering thermal stress test (2)		Entire surface immersed in solder (260°C, 10sec, 3times) ↓ Pressure-cooker test (121°C, 2atm, 240hr)	110	0
Soldering thermal stress test (3)		High-temperature high-humidity storage (85°C, 85%RH, 24hr) ↓ Entire surface immersed in solder (260°C, 10sec, 3times) ↓ High-temperature, high-humidity bias test (85°C, 85%RH, V <sub>CC</sub> =6V, 1000hr)	110	0
Thermal stress test		Entire surface immersed in solder (260°C, 10sec, 3times) ↓ Thermal shock test (-40~+125°C, 15cycles) ↓ Temperature cycle test (-65~+150°C, 500cycles)	110	0
High-temperature, high-humidity bias test		85°C, 85%RH, V <sub>CC</sub> =6.0V, 1000hr	110	0
Pressure-cooker test (saturated)		121°C, 2atm, 240hr	110	0
Pressure-cooker test (unsaturated)		130°C, 85%RH, V <sub>CC</sub> =6.0V, 1000hr	110	0
Lead strength test		250g, 90°, bent three times	75	0
High-temperature operation life test		T <sub>a</sub> =125°C, V <sub>CC</sub> =6.0V, 1000hr	190	0
High-temperature storage life test		T <sub>a</sub> =150°C, 1000hr	110	0

**MITSUBISHI HIGH SPEED CMOS**

# THE MITSUBISHI QUALITY-ASSURANCE SYSTEM AND DEVICE RELIABILITY DATA

**Table 6 High-Temperature Operation Test Data and Probable Failure Ratio**


Test conditions	Test results	Failure ratio (FIT)			Remarks
		25°C	40°C	55°C	
85°C, V <sub>CC</sub> =6~8.5V, 2000hr	0/936	1.2	3.5	10	Activation energy : 0.6eV
125°C, V <sub>CC</sub> =6~8.5V, 2000hr	1/444				
125°C, V <sub>CC</sub> =6V, 1000hr	0/1368				
125°C, V <sub>CC</sub> =6V, 3000~5000hr	0/328				
150°C, V <sub>CC</sub> =6V, 1000hr	0/158				

**Table 7 Results of Tests on Periodic Sampling (M74HC00P Series)**

Test item	Test Conditions	Qty	Failure ratio (FIT)				Remarks	
			96H	240H	500H	1000H		
High-temperature operation life test	125°C V <sub>CC</sub> =6V	1368	0	0	0	0		
High-temperature storage life test	150°C	792	0	0	0	0		
Humidity resistance	High-temperature high-humidity bias test	85°C, 85%RH V <sub>CC</sub> =6V	912	0	0	0	0	
	Pressure-cooker test (saturated)	121°C, 2atm, 100%	1824	0	0	0	3*	* 1 : Al corrosion 2 : Icc over
	Pressure-cooker test (unsaturated)	130°C, 85%RH V <sub>CC</sub> =6V	1053	0	0	0	—	
Temperature cycle test (1)	-65~+150°C, 1hr/cycle, 100 cycles	1824	0					
Temperature cycle test (2)	-65~+150°C, 1hr/cycle, 1,000 cycles	528	0					
Solderability test	Wetted with rosin-base flux and immersed up to stoppers for 5sec in 230°C solder bath.	1056	0					

**Table 8 Results of Electro-Static Discharge Test**

Type	Test pin	Polarity	Qty	Breakdown voltage		
				1kV	2kV	3kV
M74HC20P	Input	±	5			→
	Output	±	5			→
M74HC32P	Input	±	5			→
	Output	±	5			→
M74HC42P	Input	±	5			→
	Output	±	5			→
M74HC160P	Input	±	5			→
	Output	±	5			→
M74HC164P	Input	±	5			→
	Output	±	5			→




**Fig.3 Breakdown voltage test circuit**

# THE MITSUBISHI QUALITY-ASSURANCE SYSTEM AND DEVICE RELIABILITY DATA

**Table 9 Results of Latchup Resistance Tests Using the Capacitor Charge Method**


Type	Test pin	Polarity	Qty	Test results
M74HC20P	Input	±	5	No latchup
	Output	±	5	∕
	V <sub>cc</sub>	±	5	∕
M74HC32P	Input	±	5	No latchup
	Output	±	5	∕
	V <sub>cc</sub>	±	5	∕
M74HC42P	Input	±	5	No latchup
	Output	±	5	∕
	V <sub>cc</sub>	+	5	∕
M74HC160P	Input	±	5	No latchup
	Output	±	5	∕
	V <sub>cc</sub>	±	5	∕
M74HC164P	Input	±	5	No latchup
	Output	±	5	∕
	V <sub>cc</sub>	±	5	∕



**Fig.4 Latchup resistance test circuit (capacitor charging method)**

**Table 10 Results of Latchup Resistance Tests Using the Current Injection Method**

Type	Qty	Input		Output	
		+	-	+	-
M74HC20P	5	>300mA	<-300mA	>300mA	<-300mA
M74HC32P	5	∕	∕	∕	∕
M74HC42P	5	∕	∕	∕	∕
M74HC160P	5	∕	∕	∕	∕
M74HC164P	5	∕	∕	∕	∕



**Fig.5 Latchup resistance test circuit (current-injection method)**

## 1. Introduction

The low power dissipation, high noise margin, and wide supply-voltage and operating temperature ranges of high-speed CMOS devices makes them suitable for digital applications in a wide range of industrial and consumer digital equipment. CMOS circuits differ substantially from bipolar logic such as TTL and LSTTL, and therefore require special care.

## 2. Handling Unused Pins

Unlike bipolar logic, high-speed CMOS logic involves voltage control: input voltages are applied to transistor gates, and these voltage levels determine whether the transistors are on or off. If CMOS input pins are left floating, the output logic level will fluctuate, and erroneous operation may result. Therefore, all unused input pins should be tied to either  $V_{CC}$  or GND as described below:

- (1) NAND and AND Gates  
Tie unused inputs to  $V_{CC}$  or other inputs that are in use.
- (2) NOR and OR Gates  
Tie unused inputs to GND or other inputs that are in use.
- (3) Other Types of Circuits  
Tie other unused inputs to either  $V_{CC}$  or GND. Check the function tables in the individual device data sheets to determine the appropriate level.

If an entire functional block is to be left unused, the input pins should be linked to  $V_{CC}$  or GND. Otherwise,  $I_{CC}$  may increase unpredictably.

## 3. AND Ties

As with TTL and LSTTL, the impedance of both low- and high-level outputs of high-speed CMOS logic is low. This means that if output pins of differing states are linked together in "AND" ties, logic outputs will deviate from standard levels, risking misoperation, higher sink currents, and impaired reliability.

## 4. Output Load Capacitance

In many high-speed CMOS applications, capacitors are connected between I/O pins and either  $V_{CC}$  or GND to increase the propagation delay and to remove signal noises. Capacitors of up to 500pF can be connected directly. Larger capacitors should be linked through a resistor to keep the charging or discharging currents within 20mA. This design will prevent large currents that could cause latchup during power-supply switching or impair reliability.

## 5. Shorting of Output to $V_{CC}$ or GND

The p- and n-channel transistors used in CMOS logic do not have output-current limiting. If output pins are accidentally shorted to  $V_{CC}$  or GND, excessive currents will flow. For example, when an output pin of buffer IC such as M74HC240 is connected to GND, about 100mA current

flows. When the output is tied to  $V_{CC}$ , about 80mA current flows. These currents may cause latchup, overheating, damage to the IC's internal wiring, and loss of reliability. Therefore, output pins should never be tied to  $V_{CC}$ , GND, or any other fixed voltage level.

## 6. Power Supply Lines

When high-speed CMOS logic is quiescent, the supply current is extremely small. This would seem to indicate that the power-supply capacitance could also be low; however, when CMOS logic changes state, large transient current spikes flow, just as in TTL and LSTTL devices. To soak up such spikes, the impedances of both the power supply and the supply lines must be low. One method to lower this supply-line impedance is to connect a 0.01~0.22 $\mu$ F plastic-film or ceramic capacitor with good high-frequency characteristics between the  $V_{CC}$  and GND lines. 10~100 $\mu$ F electrolytic or tantalum capacitors should also be connected on each printed-circuit board.

The power dissipation current varies widely with the operating frequency, supply voltage, capacitive load, supply voltage, and input signal rise and fall times. The effect of this factors should be considered when designing the power supply.

When CMOS devices are being used with high-current drivers, separate power supplies should be used for the logic and driver circuit, and common loads should be avoided.

## 7. Preventing Damage by Static Electricity

Static electricity is generated under low-humidity conditions by the friction of clothing, containers and other objects. Most MOS ICs are easily damaged by high-voltage static-electric discharges, but through use of protective circuits Mitsubishi high-speed CMOS devices can tolerate static voltages of over 3kV. This places them on equal footing with TTL and LSTTL devices.

The protection diodes that prevent static damage can tolerate only limited forward- and reverse-bias currents. Large energy inputs should be avoided, as they will destroy these diodes and thin oxide layers at the transistor input gates. The following measures are recommended to prevent this type of damage.

- (1) To prevent static damage during shipping, all ICs are shipped in conductive tubes. After receipt, the ICs should always be stored in conductive tubes or other conductive containers.
- (2) Static charges on the body or clothing should be drained off by grounding through 100k $\Omega$ ~1M $\Omega$  resistors.
- (3) All assembly tables, insertion machines, and measuring instruments, and other objects that will come in contact with the ICs should be grounded.

- (4) Soldering irons and baths must have power-supply insulation resistances of over  $10M\ \Omega$  to prevent power-supply leakage to the ICs. This equipment should also be grounded.
- (5) Printed-circuit boards with ICs installed should be protected from shock, vibration, and friction. To keep potentials from building up, the boards should be stored in conductive envelopes, or the terminals should be shorted together.
- (6) The humidity of the transport, storage and assembly environments should always be maintained at safe levels.

## 8. Latchup

The CMOS circuit structure inherently contains parasitic bipolar transistors. These transistors function as thyristors (SCRs): when they are triggered by an external surge, they turn on, causing a current to flow from  $V_{CC}$  to GND. Even after the trigger current ceases, this current continues to

flow. The current is very large, and can easily damage or destroy the IC. For this reason, the phenomenon is called "latchup".

### 8-1 The Latchup Mechanism

Fig.1 shows the structure of a CMOS inverter and its parasitic bipolar transistors, and Fig.2 the thyristor circuit that results in latchup.  $T_{R1}$  and  $T_{R2}$  have pnpn thyristor structures. If any one of  $T_{R3}$ ,  $T_{R4}$ ,  $T_{R5}$ , or  $T_{R6}$  turn on due to a current surge, a base current will flow to  $T_{R1}$  or  $T_{R2}$ , initiating latchup.

The following external factors can initiate latchup:

- (1) Input voltage ( $V_I$ ) exceeds supply voltage ( $V_{CC}$ ).  
 $V_I > V_{CC}$
- (2) Input voltage ( $V_I$ ) falls below GND.  $V_I < \text{GND}$
- (3) Output voltage ( $V_O$ ) exceeds supply voltage ( $V_{CC}$ ).  
 $V_O > V_{CC}$
- (4) Output voltage ( $V_O$ ) falls below GND.  $V_O < \text{GND}$
- (5) Supply voltage ( $V_{CC}$ ) becomes excessive.




Fig.1 A CMOS inverter and its parasitic transistors






Fig.2 The parasitic transistor circuit that causes latchup




Fig.3 Latchup mechanisms Note : The recirculating arrow indicates latchup.

## 8-2 Prevention of Latchup

The following steps can be taken to prevent the five conditions listed in section 8-1 from arising.

(1)  $V_i > V_{CC}$  and  $V_i < GND$

- When using two power supplies

When two supplies are used to power CMOS devices, the differing rise times can readily cause latchup. This problem is avoided by connecting series resistor R to limit the maximum current to 20mA (Fig.4).




Fig.4 Preventing latchup when dual power supplies are used

- When using a differential circuit

When a differential circuit is used, the input voltage  $V_i$  may exceed  $V_{CC}$  or drop below GND, causing latchup. This danger is avoided by connecting voltage-clamp diodes and current-limiting resistors (Fig. 5).

## 9. Mechanical and Thermal Stress

Cutting or deforming the external leads can result in lead breakage or humidity-induced corrosion. Mechanical stress should be avoided when mounting the ICs.

The component materials of ICs have widely varying thermal-expansion coefficients, so rapid temperature changes, extended soldering and other thermal stresses should be avoided as far as possible. Such stresses can damage the semiconductors or break the internal wiring.







Fig.5 Preventing latchup when a differential circuit is used

# MITSUBISHI HIGH SPEED CMOS PACKAGE OUTLINES




## TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm




## TYPE 16P4 16-PIN MOLDED PLASTIC DIP

Dimension in mm




TYPE 20P4 20-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 24P4D 24-PIN MOLDED PLASTIC DIP



Dimension in mm



# MITSUBISHI HIGH SPEED CMOS PACKAGE OUTLINES



## TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm




## TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm




**TYPE 20P2N 20PIN MOLDED PLASTIC SOP**

Dimension in mm



**TYPE 24P2 24PIN MOLDED PLASTIC SOP**


Dimension in mm



# MITSUBISHI HIGH SPEED CMOS PACKAGE OUTLINES


## TYPE 14P2P 14-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)

Dimension in mm




## TYPE 16P2P 16-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)

Dimension in mm



TYPE 20P2V 20-PIN MOLDED PLASTIC SOP (JEDEC 300mil body)

Dimension in mm









# MITSUBISHI HIGH SPEED CMOS M74HC00P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE NAND GATE

### DESCRIPTION

The M74HC00 is a semiconductor integrated circuit consisting of four 2-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads\*
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC00 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS00.


Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are high, the output Y will become low, and when at least one of the inputs is low, the output Y will become high.

### FUNCTION TABLE


Inputs		Output
A	B	Y
L	L	H
H	L	H
L	H	H
H	H	L

### PIN CONFIGURATION (TOP VIEW)



14P4  
Outline 14P2N  
14P2P

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC00FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC00DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE 2-INPUT POSITIVE NAND GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	-2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

QUADRUPLE 2-INPUT POSITIVE NAND GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				15	ns
$t_{PHL}$					15	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			90		113	ns
			4.5			18		23	
			6.0			15		19	
$t_{PHL}$	output propagation time	2.0			90		113		
		4.5			18		23		
		6.0			15		19		
$C_I$	Input capacitance					10	10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			25				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HCT00P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT00P is a semiconductor integrated circuit consisting of four 2-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- TTL level input  $V_{IL} = 0.8V$  max  $V_{IH} = 2.0V$  min.
- High-speed: 8ns typ. ( $C_L = 15pF$ ,  $V_{CC} = 5V$ )
- Low power dissipation:  $5\mu W$ /package, max ( $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ , quiescent state)
- Capable of driving 10 74LSTTL loads
- Wide operating temperature range:  $T_A = -40 \sim +85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT00 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS00.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.


Buffered Y outputs improve input-to-output transfer characteristics and reduce output impedance variations to a minimum with respect to input voltage variations.

When both inputs A and B inputs are high, the output Y will become low, and when at least one of the inputs is low, the output Y will become high.

### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
H	L	H
L	H	H
H	H	L

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH GATE)



**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT00P/FP/DP**

**QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH LSTTL-COMPATIBLE INPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 1 : M74HCT00FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HCT00DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$		$-40 \sim +85^\circ\text{C}$			
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$ $I_{OH} = -20\mu\text{A}$ $I_{OH} = -4.0\text{mA}, V_{CC} = 4.5\text{V}$ $I_{OH} = -4.8\text{mA}, V_{CC} = 5.5\text{V}$	$V_{CC} = 0.1$			$V_{CC} = 0.1$		V
						4.13 5.13		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$ $I_{OL} = 20\mu\text{A}$ $I_{OL} = 4.0\text{mA}, V_{CC} = 4.5\text{V}$ $I_{OL} = 4.8\text{mA}, V_{CC} = 5.5\text{V}$			0.1		0.1	V
					0.26		0.33	
					0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 5.5\text{V}$			0.1		1.0	$\mu\text{A}$
$I_{IL}$	High-level input current	$V_I = 0\text{V}$			-0.1		-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$			1.0		10.0	$\mu\text{A}$
$\Delta I_{CC}$	Maximum quiescent state supply current	$V_I = 2.4\text{V}, 0.4\text{V}$ (Note 2)			2.7		2.9	mA

Note 2 : Only one input is set at this value and all others are fixed at  $V_{CC}$  or GND.

QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH LSTTL-COMPATIBLE INPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				15	ns
$t_{PHL}$					15	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			15		19	ns
$t_{THL}$					15		19	ns
$t_{PLH}$	Low-level to high-level and high-level to low level output propagation time				18		24	ns
$t_{PHL}$					18		24	ns
$C_I$	Input capacitance				10		10	pF
$C_{PD}$	Power dissipation capacitance (Note 3)						pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC02P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE NOR GATE

### DESCRIPTION

The M74HC02 is a semiconductor integrated circuit consisting of four 2-input positive-logic NOR gates, usable as negative-logic NAND gates.

### FEATURES

- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC02 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS02.


Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are low, the output Y will become high, and when at least one of the inputs is high, the output Y will become low.

### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
H	L	L
L	H	L
H	H	L

### PIN CONFIGURATION (TOP VIEW)



14P4  
Outline 14P2N  
14P2P

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{iK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{oK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC02FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC02DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE 2-INPUT POSITIVE NOR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

# MITSUBISHI HIGH SPEED CMOS M74HC02P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE NOR GATE

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	
$t_{PHL}$	output propagation time				15	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			90		113	ns
			4.5			18		23	
			6.0			15		19	
$t_{PHL}$	output propagation time	$C_L = 50pF$ (Note 3)	2.0			90		113	ns
			4.5			18		23	
			6.0			15		19	
$C_I$	Input capacitance						10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)				31			pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC03P/FP/DP**

**QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH OPEN-DRAIN OUTPUTS**

**DESCRIPTION**

The M74HC03 is a semiconductor integrated circuit consisting of four 2-input positive-logic NAND gates usable as negative-logic NOR gates, with open-drain outputs.

**FEATURES**

- Open-drain outputs
- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC03 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS03.


Open-drain outputs allow a versatile selection of high output impedances by connecting external load resistors. This enables "AND ties" which are not possible using normal gates. When both inputs A and B are high, the output Y will become low, and when at least one of the inputs is low, Y will become high.

Note that this IC differs from the 74LS03 and a voltage higher than  $V_{CC}$  can not be applied to the output.

**FUNCTION TABLE**


Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

**PIN CONFIGURATION (TOP VIEW)**



14P4  
 Outline 14P2N  
 14P2P \* : Open-drain output

**LOGIC DIAGRAM (EACH GATE)**



# MITSUBISHI HIGH SPEED CMOS M74HC03P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH OPEN-DRAIN OUTPUTS

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_I$	Input voltage		-0.5~ $V_{CC}+0.5$	V
$V_O$	Output voltage		-0.5~ $V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		+25	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		-65~+150	$^\circ\text{C}$

Note 1 : M74HC03FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC03DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_O$	Maximum output leakage current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
		$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			1.0	10.0	$\mu A$	

**QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH OPEN-DRAIN OUTPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{THL}$	High-level to low-level output transition time	$R_L = 1k\Omega$ $C_L = 15pF$ (Note 3)			10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level	$R_L = 1k\Omega, C_L = 5pF$ (Note 3)			20	ns
$t_{PHL}$	output propagation time	$R_L = 1k\Omega, C_L = 15pF$ (Note 3)			20	ns


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{THL}$	High-level to low-level output transition time	$R_L = 1k\Omega$ $C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$R_L = 1k\Omega$ $C_L = 50pF$ (Note 3)	2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	output propagation time	$R_L = 1k\Omega$ $C_L = 50pF$ (Note 3)	2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$C_I$	Input capacitance						10	10	pF
$C_O$	Output capacitance	A or B = GND					10	10	pF
$C_{PD}$	Power dissipation capacitance (Note 2)			11					pF

Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipation during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC04P/FP/DP

HEX INVERTER

## DESCRIPTION

The M74HC04 is a semiconductor integrated circuit consisting of six inverters.

## FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.


## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC04 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS04.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When input A is high, the output Y will become low, and when input A is low, the output Y will become high.

## PIN CONFIGURATION (TOP VIEW)



## LOGIC DIAGRAM (EACH INVERTER)



## FUNCTION TABLE

Input	Output
A	Y
L	H
H	L

## ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC04FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC04DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

HEX INVERTER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_o = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_o = V_{CC} - 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0		0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0		-0.1	-1.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0		1.0	10.0	$\mu\text{A}$		



HEX INVERTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				17	ns
$t_{PHL}$					17	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			86		108	ns	
		4.5			19		24		
		6.0			16		20		
$t_{PHL}$	output propagation time	2.0			86		108	ns	
		4.5			19		24		
		6.0			16		20		
$C_i$	Input capacitance					10		pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			26				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per inverter)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HCU04P/FP/DP

HEX UNBUFFERED INVERTER

## DESCRIPTION

The M74HCU04 is a semiconductor integrated circuit consisting of six unbuffered inverters.

## FEATURES

- High-speed: 7ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCU04 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS04.


Unbuffered outputs Y make this device suitable for linear circuit applications such as oscillators and amplifier circuits as well as logic system applications. However, consideration must be given in linear circuit applications dissipated power is much greater than of the 4000B series.

When input A is high, the output Y will become low, and when input A is low, the output Y will become high.

## FUNCTION TABLE

Input	Output
A	Y
L	H
H	L

## PIN CONFIGURATION (TOP VIEW)



## LOGIC DIAGRAM (EACH INVERTER)



## ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HCU04FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HCU04DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

MITSUBISHI HIGH SPEED CMOS  
M74HCU04P/FP/DP

HEX UNBUFFERED INVERTER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	No limit			ns

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}$ (V)	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.2\text{V},  I_O  = 20\mu\text{A}$	2.0	1.7			1.7		V
		$V_O = 0.5\text{V},  I_O  = 20\mu\text{A}$	4.5	3.6			3.6		
		$V_O = 0.5\text{V},  I_O  = 20\mu\text{A}$	6.0	4.8			4.8		
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.2\text{V},  I_O  = 20\mu\text{A}$	2.0				0.3	0.3	V
		$V_O = V_{CC} - 0.5\text{V},  I_O  = 20\mu\text{A}$	4.5				0.8	0.8	
		$V_O = V_{CC} - 0.5\text{V},  I_O  = 20\mu\text{A}$	6.0				1.1	1.1	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}, I_{OH} = -20\mu\text{A}$	2.0	1.8			1.8		V
		$V_I = \text{GND}, I_{OH} = -4.0\text{mA}$	4.5	4.0			4.0		
		$V_I = \text{GND}, I_{OH} = -5.2\text{mA}$	6.0	5.5			5.5		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, I_{OL} = 20\mu\text{A}$	2.0				0.2	0.2	V
		$V_I = V_{CC}, I_{OL} = 4.0\text{mA}$	4.5				0.5	0.5	
		$V_I = V_{CC}, I_{OL} = 5.2\text{mA}$	6.0				0.5	0.5	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0				0.1	1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0				-0.1	-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0				1.0	10.0	$\mu\text{A}$

HEX UNBUFFERED INVERTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				13	ns
$t_{PHL}$					13	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			82		103	ns
			4.5			16		21	
			6.0			14		18	
$t_{PHL}$	output propagation time	2.0			82		103	ns	
		4.5			16		21		
		6.0			14		18		
$C_I$	Input capacitance				15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			25				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per inverter)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT04P/FP/DP

## HEX INVERTER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT04 is a semiconductor integrated circuit consisting of six inverters.

### FEATURES

- TTL level input  $V_{IL}=0.8V$ , max  $V_{IH}=2.0V$ , min
- High-speed: 10ns typ. ( $C_L=15pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $5\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 10 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HCT04 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS04.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.


Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When input A is high, the output Y will become low, and when input A is low, the output Y will become high.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH INVERTER)



### FUNCTION TABLE

Input	Output
A	Y
L	H
H	L

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim+85^\circ C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim+7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim+150$	$^\circ C$

Note 1 : M74HCT04FP,  $T_a = -40\sim+60^\circ C$  and  $T_a = 60\sim85^\circ C$  are derated at  $-6mW/^\circ C$ .  
 M74HCT04DP,  $T_a = -40\sim+50^\circ C$  and  $T_a = 50\sim85^\circ C$  are derated at  $-5mW/^\circ C$ .

HEX INVERTER WITH LSTTL-COMPATIBLE INPUTS

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	0		500	ns

ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit		
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$				
			Min	Typ	Max	Min	Max			
$V_{IH}$	High-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0				2.0		V	
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$			0.8			0.8	V	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu A$				$V_{CC} - 0.1$			V
			$I_{OH} = -4.0mA, V_{CC} = 4.5V$	4.18			4.13			
			$I_{OH} = -4.8mA, V_{CC} = 5.5V$	5.18			5.13			
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu A$			0.1		0.1	V	
			$I_{OL} = 4.0mA, V_{CC} = 4.5V$			0.26		0.33		
			$I_{OL} = 4.8mA, V_{CC} = 5.5V$			0.26		0.33		
$I_{IH}$	High-level input current	$V_I = V_{CC}$				0.1		1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = GND$				-0.1		-1.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$				1.0		10.0	$\mu A$	
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 2)				2.7		2.9	mA	

Note 2 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	ns
$t_{PHL}$	output propagation time				15	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)			15		19	ns
$t_{THL}$	output transition time				15		19	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				18		24	ns
$t_{PHL}$	output propagation time				18		24	ns
$C_I$	Input capacitance					10		pF
$C_{PD}$	Power dissipation capacitance (Note 3)							pF


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per inverter)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$


HEX INVERTER WITH LSTTL-COMPATIBLE INPUTS

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS  
**M74HC05P/FP/DP**

**HEX INVERTER WITH OPEN-DRAIN OUTPUTS**

**DESCRIPTION**

The M74HC05 is a semiconductor integrated circuit consisting of six inverters with open-drain outputs.

**FEATURES**

- Open-drain outputs
- High-speed: 8ns typ. ( $C_L P=15pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $5\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V, 6V$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC05 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS05.


Open-drain outputs allow a versatile selection of high output impedances by connecting external load resistors. This enables "AND ties" which are not possible using normal gates. When input A is high, the output Y will become low, and when A is low, Y will become high.

Note that this IC differs from the 74LS05 and a voltage higher than  $V_{CC}$  can not be applied to the output.

**FUNCTION TABLE**

Input	Output
A	Y
L	H
H	L


**PIN CONFIGURATION (TOP VIEW)**



Outline 14P4  
 14P2N  
 14P2P

\* : Open-drain output

**LOGIC DIAGRAM (EACH INVERTER)**





# MITSUBISHI HIGH SPEED CMOS M74HC05P/FP/DP

## HEX INVERTER WITH OPEN-DRAIN OUTPUTS

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 1 : M74HC05FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC05DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0					V	
			4.5	3.15		1.5			
			6.0	4.2		4.2			
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level output current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_O$	Maximum output leakage current	$V_I = V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
		$V_I = V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			1.0	10.0	$\mu A$	

HEX INVERTER WITH OPEN-DRAIN OUTPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{THL}$	High-level to low-level output transition time	$R_L = 1k\Omega$ $C_L = 15pF$ (Note 3)			10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level	$R_L = 1k\Omega, C_L = 5pF$ (Note 3)			20	ns
$t_{PHL}$	output propagation time	$R_L = 1k\Omega, C_L = 15pF$ (Note 3)			14	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{THL}$	High-level to low-level output transition time	$R_L = 1k\Omega$ $C_L = 15pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$R_L = 1k\Omega$ $C_L = 50pF$ (Note 3)	2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHL}$	output propagation time		2.0			85		105	ns
			4.5			17		21	
			6.0			14		18	
$C_I$	Input capacitance						10	pF	
$C_O$	Output capacitance	$A = GND$					10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)				8			pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC08P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE AND GATE

### DESCRIPTION

The M74HC08 is a semiconductor integrated circuit consisting of four 2-input positive-logic AND gates, usable as negative-logic OR gates.

### FEATURES

- High-speed: 9.5ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC08 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS08.


Buffered outputs Y improve input-to-output transfer characteristics and minimizes output impedance variations with respect to input voltage variations.

When both inputs A and B are high, the output Y will become high, and when at least one of the inputs is low, Y will become low.

### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	L
H	L	L
L	H	L
H	H	H

### PIN CONFIGURATION (TOP VIEW)



14P4  
Outline 14P2N  
14P2P

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$ $V_I > V_{CC}$	-20 20	mA
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$ $V_O > V_{CC}$	-20 20	mA
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC08FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC08DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE 2-INPUT POSITIVE AND GATE

RECOMMENDED OPERATING CONDITIONS ( $T_A = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{Opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

QUADRUPLE 2-INPUT POSITIVE AND GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	ns
$t_{PHL}$	output propagation time				20	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			121		151	ns	
		4.5			24		30		
		6.0			20		25		
$t_{PHL}$	output propagation time	2.0			121		151	ns	
		4.5			24		30		
		6.0			20		25		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			40				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC09P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE AND GATE WITH OPEN-DRAIN OUTPUTS

### DESCRIPTION

The M74HC09 is a semiconductor integrated circuit consisting of four 2-input positive-logic AND gates usable as negative-logic OR gates, with open-drain outputs.

### FEATURES

- Open-drain outputs
- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC09 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS09.

Open-drain outputs allow a versatile selection of high output impedances by connecting external load resistors. This enables "AND ties" which are not possible using normal gates.


When both inputs A and B are high, the output Y will become high, and when either A or B is low, Y will become low.

Note that this IC differs from 74LS09 and a voltage higher than  $V_{CC}$  can not be applied to the outputs.

### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	L
H	L	L
L	H	L
H	H	H


### PIN CONFIGURATION (TOP VIEW)



14P4  
Outline 14P2N  
14P2P

\* : Open-drain output

### LOGIC DIAGRAM (EACH GATE)



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC09P/FP/DP**

**QUADRUPLE 2-INPUT POSITIVE AND GATE WITH OPEN-DRAIN OUTPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_D$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC09FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC09DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 4.0mA$	4.5			0.26	0.33	
			$I_{OL} = 5.2mA$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_O$	Maximum output leakage current	$V_I = V_{IH}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
		$V_I = V_{IH}, V_O = GND$	6.0			-0.5	-5.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			1.0	10.0	$\mu A$	

QUADRUPLE 2-INPUT POSITIVE AND GATE WITH OPEN-DRAIN OUTPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{THL}$	High-level to low-level output transition time	$R_L = 1k\Omega$ $C_L = 15pF$ (Note 3)			10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level	$R_L = 1k\Omega, C_L = 5pF$ (Note 3)			18	ns
$t_{PHL}$	output propagation time	$R_L = 1k\Omega, C_L = 15pF$ (Note 3)			18	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{THL}$	High-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$R_L = 1k\Omega$ $C_L = 50pF$ (Note 3)	2.0			105		131	ns
			4.5			25		31	
			6.0			23		27	
$t_{PHL}$	output propagation time		2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$C_i$	Input capacitance						10	pF	
$C_o$	Output capacitance	A, B = $V_{CC}$					10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			10				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC10P/FP/DP

## TRIPLE 3-INPUT POSITIVE NAND GATE

### DESCRIPTION

The M74HC10 is a semiconductor integrated circuit consisting of three 3-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC10 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS10.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.


When all inputs A, B and C are high, the output Y will become low, and when at least one of the inputs is low, the output Y will become high.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	H
L	H	H
H	H	L


N = B · C

### PIN CONFIGURATION (TOP VIEW)



Outline  
14P4  
14P2N  
14P2P

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$ $V_i > V_{CC}$	-20 20	mA
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$ $V_o > V_{CC}$	-20 20	mA
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC10FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC10DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

TRIPLE 3-INPUT POSITIVE NAND GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$	

# MITSUBISHI HIGH SPEED CMOS M74HC10P/FP/DP

## TRIPLE 3-INPUT POSITIVE NAND GATE

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	ns
$t_{PHL}$	output propagation time				15	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			95		120	ns	
		4.5			19		24		
		6.0			16		20		
$t_{PHL}$	output propagation time	2.0			95		120	ns	
		4.5			19		24		
		6.0			16		20		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			36				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC per gate calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC11P/FP/DP

## TRIPLE 3-INPUT POSITIVE AND GATE

### DESCRIPTION

The M74HC11 is a semiconductor integrated circuit consisting of three 3-input positive logic AND gates, usable as negative-logic OR gates.

### FEATURES

- High-speed: 12ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC11 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS11.

Buffered outputs Y improve input-to-output transfer characteristics and minimizes output impedance variations with respect to input voltage variations.


When all inputs A, B and C are high, the output Y will become high, and when at least one of the inputs is low, Y will become low.

### FUNCTION TABLE

Inputs			Output
A	N		Y
L	L		L
H	L		L
L	H		L
H	H		H


$N = B \cdot C$

### PIN CONFIGURATION (TOP VIEW)



14P4  
Outline  
14P2N  
14P2P

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a=-40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC11FP,  $T_a=-40\sim +60^\circ\text{C}$  and  $T_a=60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC11DP,  $T_a=-40\sim +50^\circ\text{C}$  and  $T_a=50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

TRIPLE 3-INPUT POSITIVE AND GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

TRIPLE 3-INPUT POSITIVE AND GATE

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time				20	ns
t <sub>PHL</sub>					20	ns

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	2.0			125		156	ns	
		4.5			25		31		
		6.0			21		27		
t <sub>PHL</sub>	output propagation time	2.0			125		156	ns	
		4.5			25		31		
		6.0			21		27		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)			34				pF	


Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operating supply current under no-load conditions. (per gate)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC14P/FP/DP

## HEX SCHMITT-TRIGGER INVERTER

### DESCRIPTION

The M74HC14 is a semiconductor integrated circuit consisting of six Schmitt-trigger inverters.

### FEATURES

- High-speed: 12ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Wide hysteresis voltage width: 0.8V ( $V_{CC}=5\text{V}$ , typ)
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC14 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS14.

Built-in Schmitt-trigger circuits prevent the occurrence of incorrect oscillations even when input signals having slow rise and fall times are applied. The Schmitt triggers ensure a signal of restored waveshape will appear at the output. When input A is high, the output Y will become low, and when input A is low, the output Y will become high.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH SCHMITT-TRIGGER)



### FUNCTION TABLE

Input	Output
A	Y
L	H
H	L

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC14FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC14DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

HEX SCHMITT-TRIGGER INVERTER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	No restriction			ns

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{T+}$	Positive-going threshold voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0 4.5 6.0	0.7 1.55 2.1		1.5 3.15 4.2	0.7 1.55 2.1	1.5 3.15 4.2	V
$V_{T-}$	Negative-going threshold voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0 4.5 6.0	0.3 0.9 1.2		1.0 2.45 3.2	0.3 0.9 1.2	1.0 2.45 3.2	V
$V_H$	Hysteresis voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0 4.5 6.0	0.2 0.4 0.5		1.2 2.1 2.5	0.2 0.4 0.5	1.2 2.1 2.5	V
$V_{OH}$	High-level output voltage	$V_I = V_{T-}$	$I_{OH} = -20\mu A$ $I_{OH} = -20\mu A$ $I_{OH} = -20\mu A$ $I_{OH} = -4.0mA$ $I_{OH} = -5.2mA$	2.0 4.5 6.0 4.5 6.0	1.9 4.4 5.9 4.18 5.68		1.9 4.4 5.9 4.13 5.63		V
$V_{OL}$	Low-level output voltage	$V_I = V_{T+}$	$I_{OL} = 20\mu A$ $I_{OL} = 20\mu A$ $I_{OL} = 20\mu A$ $I_{OL} = 4.0mA$ $I_{OL} = 5.2mA$	2.0 4.5 6.0 4.5 6.0		0.1 0.1 0.1 0.26 0.26		0.1 0.1 0.1 0.33 0.33	V
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		-1.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			1.0		10.0	$\mu A$



# MITSUBISHI HIGH SPEED CMOS M74HC14P/FP/DP

## HEX SCHMITT-TRIGGER INVERTER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{FLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				22	
$t_{PHL}$	output propagation time				22	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{FLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			125		156	ns	
		4.5			25		31		
		6.0			21		26		
$t_{PHL}$	output propagation time	2.0			125		156	ns	
		4.5			25		31		
		6.0			21		26		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)				29			pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per inverter)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC20P/FP/DP

## DUAL 4-INPUT POSITIVE NAND GATE

### DESCRIPTION

The M74HC20 is a semiconductor integrated circuit consisting of two 4-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC20 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS20.

Buffered output Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.


When all inputs A, B, C and D are high, the output Y will become low, and when at least one of the inputs is low, the output Y will become high.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	H
L	H	H
H	H	L

$N = B \cdot C \cdot D$


### PIN CONFIGURATION (TOP VIEW)



Outline 14P4  
14P2N  
14P2P

NC : NO CONNECTION

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC20FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC20DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC20P/FP/DP**

**DUAL 4-INPUT POSITIVE NAND GATE**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0					0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

DUAL 4-INPUT POSITIVE NAND GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				15	ns
$t_{PHL}$					15	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			90		113	ns	
		4.5			18		23		
		6.0			15		19		
$t_{PHL}$	output propagation time	2.0			90		113	ns	
		4.5			18		23		
		6.0			15		19		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			34				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC per gate calculated from operation supply current under no-load conditions. (per gate)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC21P/FP/DP

## DUAL 4-INPUT POSITIVE AND GATE

### DESCRIPTION

The M74HC21 is a semiconductor integrated circuit consisting of two 4-input positive-logic AND gates, usable as negative-logic OR gates.

### FEATURES

- High-speed: 12ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC21 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS21.

Buffered outputs improve input-to-output transfer characteristics and minimizes output impedance variations with respect to input voltage variations.


When all inputs A, B, C and D are high, the output Y will become high, and when at least one of the inputs is low, Y will become low.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	L
H	L	L
L	H	L
H	H	H

$$N = B \cdot C \cdot D$$

### PIN CONFIGURATION (TOP VIEW)



Outline  
 14P4  
 14P2N  
 14P2P

NC : NO CONNECTION

# MITSUBISHI HIGH SPEED CMOS M74HC27P/FP/DP

## TRIPLE 3-INPUT POSITIVE NOR GATE

### DESCRIPTION

The M74HC27 is a semiconductor integrated circuit consisting of three 3-input positive-logic NOR gates, usable as negative-logic NAND gates.

### FEATURES

- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC27 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS27.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When all inputs A, B and C are low, the output Y will become high, and when at least one of the inputs is high, the output Y will become low.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	L
L	H	L
H	H	L


$$N = B + C$$

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)


Symbol	Parameter	Test conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC27FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC27DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH GATE)



TRIPLE 3-INPUT POSITIVE NOR GATE

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1	0.1	V	
			I <sub>OL</sub> = 20μA	4.5		0.1	0.1		
			I <sub>OL</sub> = 20μA	6.0		0.1	0.1		
			I <sub>OL</sub> = 4.0mA	4.5		0.26	0.33		
			I <sub>OL</sub> = 5.2mA	6.0		0.26	0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0		0.1	1.0	μA		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0		-0.1	-1.0	μA		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0		1.0	10.0	μA		

# MITSUBISHI HIGH SPEED CMOS M74HC27P/FP/DP

## TRIPLE 3-INPUT POSITIVE NOR GATE

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				15	ns
t <sub>PHL</sub>	output propagation time				15	ns

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			90		113	ns
			4.5			18		23	
			6.0			15		19	
t <sub>PHL</sub>	output propagation time	2.0			90		113	ns	
		4.5			18		23		
		6.0			15		19		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)			34				pF	


Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC30P/FP/DP

## 8-INPUT POSITIVE NAND GATE

### DESCRIPTION

The M74HC30 is a semiconductor integrated circuit consisting of an 8-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 20ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC30 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS30.

Buffered Y outputs improve input-to-output propagation characteristics and reduce output impedance variations with respect to input voltage variations.

When all inputs A, B, C, D, E, F, G and H are high, the output Y will become low, and when at least one of the inputs is high, the output Y will become high.

### PIN CONFIGURATION (TOP VIEW)



14P4  
Outline 14P2N  
14P2P


NC : NO CONNECTION

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	H
L	H	H
H	H	L

$$N = B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$$

### LOGIC DIAGRAM



8-INPUT POSITIVE NAND GATE

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_D$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 1 : M74HC30FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$   
M74HC30DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test condition	$V_{CC}(V)$	Limits					Unit	
				25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0				0.5	0.5	V	
			4.5				1.35	1.35		
			6.0				1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu A$	4.5	4.4			4.4		
			$I_{OH} = -20\mu A$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu A$	2.0				0.1	V	
			$I_{OL} = 20\mu A$	4.5				0.1		
			$I_{OL} = 20\mu A$	6.0				0.1		
			$I_{OL} = 4.0\text{mA}$	4.5				0.26		0.33
			$I_{OL} = 5.2\text{mA}$	6.0				0.26		0.33
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$		
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			1.0	10.0	$\mu A$		

8-INPUT POSITIVE NAND GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				30	ns
$t_{PHL}$					30	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			160		190	ns	
		4.5			35		42		
		6.0			30		36		
$t_{PHL}$	output propagation time	2.0			160		190	ns	
		4.5			35		42		
		6.0			30		36		
$C_I$	Input capacitance					10		pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			33				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula :  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC32P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE OR GATE

### DESCRIPTION

The M74HC32 is a semiconductor integrated circuit consisting of four 2-input positive-logic OR gates, usable as negative-logic AND gates.

### FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC32 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS32.


Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are low, output Y will become low, and when at least one of the inputs is high, the output Y will become high.


### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	H

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC32FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC32DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE 2-INPUT POSITIVE OR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$		1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $^\circ\text{C}$ ~ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

QUADRUPLE 2-INPUT POSITIVE OR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				18	ns
$t_{PHL}$					18	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits					Unit		
			$V_{CC}(V)$	25 $^{\circ}C$			-40 $\sim$ +85 $^{\circ}C$			
				Min	Typ	Max	Min		Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{THL}$	output transition time		2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			100		125	ns		
		4.5			20		25			
		6.0			17		21			
$t_{PHL}$	output propagation time	2.0			100		125	ns		
		4.5			20		25			
		6.0			17		21			
$C_I$	Input capacitance					10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)				30				10	pF


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate).  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC42P/FP/DP

1-OF-10 DECODER

## DESCRIPTION

The M74HC42 is a semiconductor integrated circuit consisting of a BCD to decimal decoder.

## FEATURES

- Active-low output
- High-speed: 17ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

## APPLICATION


General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC42 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS42.


When a BCD code is applied to inputs A0, A1, A2 and A3, one of outputs  $\bar{Y}_0$  through  $\bar{Y}_9$  corresponding to this value will become low and all others will become high. Use A0 for the least significant bit and A3 for the most significant bit. If

## PIN CONFIGURATION (TOP VIEW)



a value of ten or greater is applied to the inputs (A0 through A3), all outputs will become high.

## LOGIC DIAGRAM



FUNCTION TABLE

Decimal number	Inputs				Outputs									
	A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
10	H	L	H	L	H	H	H	H	H	H	H	H	H	H
11	H	L	H	H	H	H	H	H	H	H	H	H	H	H
12	H	H	L	L	H	H	H	H	H	H	H	H	H	H
13	H	H	L	H	H	H	H	H	H	H	H	H	H	H
14	H	H	H	L	H	H	H	H	H	H	H	H	H	H
15	H	H	H	H	H	H	H	H	H	H	H	H	H	H

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 1)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 1 : M74HC42FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC42DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC42P/FP/DP**

**1-OF-10 DECODER**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C)**


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time				25	ns
t <sub>PHL</sub>					25	

**SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>A</sub> = -40~+85°C)**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
t <sub>PHL</sub>	output propagation time	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)			86				pF	


Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
P<sub>D</sub> = C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>I</sub> + I<sub>CC</sub> · V<sub>CC</sub>

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC51P/FP/DP

## 2-WIDE, 2-INPUT/2-WIDE, 3-INPUT AND-OR-INVERT GATES

### DESCRIPTION

The M74HC51 is a semiconductor integrated circuit consisting of a 2-wide, 2-input/2-wide, 3-input AND-OR-INVERT gate.

### FEATURES

- High speed: 9ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC51 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS51.

The M74HC51 consists of two NOR gate, one using two 2-inputs AND gates for the input and the other using two 3-input AND gates for the input. The characteristics are described by the following logical equations.

$$Y1 = A1 \cdot B1 \cdot C1 \cdot D1 \cdot E1 \cdot F1$$

$$Y2 = A2 \cdot B2 + C2 \cdot D2$$

### PIN CONFIGURATION (TOP VIEW)




14P4  
Outline 14P2N  
14P2P

### FUNCTION TABLE (Note 1)

Inputs		Output
M	N	Y
L	L	H
H	L	L
L	H	L
H	H	L

Note 1 :  $M=A1 \cdot B1 \cdot C1$   
 $N=D1 \cdot E1 \cdot F1$   
or  
 $M=A2 \cdot B2$   
 $N=C2 \cdot D2$

### LOGIC DIAGRAM



2-WIDE,2-INPUT/2-WIDE,3-INPUT AND-OR-INVERT GATES

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current, per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2. M74HC51FP, T<sub>a</sub> = -40~+60°C and T<sub>a</sub> = 60~85°C are derated at -6mW/°C.  
M74HC51DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1	0.1	V	
			I <sub>OL</sub> = 20μA	4.5		0.1	0.1		
			I <sub>OL</sub> = 20μA	6.0		0.1	0.1		
			I <sub>OL</sub> = 4.0mA	4.5		0.26	0.33		
			I <sub>OL</sub> = 5.2mA	6.0		0.26	0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0		0.1	1.0	μA		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0		-0.1	-1.0	μA		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0		1.0	10.0	μA		

2-WIDE,2-INPUT/2-WIDE,3-INPUT AND-OR-INVERT GATES

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				20	ns
$t_{PHL}$					20	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	output propagation time	2.0			125		158	ns	
		4.5			25		32		
		6.0			21		27		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			35				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC73P/FP/DP**

**DUAL J-K FLIP-FLOP WITH RESET**

**DESCRIPTION**

The M74HC73 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

**FEATURES**

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.


**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC73 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS73.

The M74HC73 contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{\text{CK}}$ , direct reset input  $\overline{\text{R}_D}$ , and both inputs J and K.

When  $\overline{\text{CK}}$  is high, the J and K signals can be read. When  $\overline{\text{CK}}$  changes from high-level to low-level, the signals just

**PIN CONFIGURATION (TOP VIEW)**




previously input at J and K appear at outputs Q and  $\overline{\text{Q}}$  in accordance with the function table given. When  $\overline{\text{R}_D}$  is low, Q and  $\overline{\text{Q}}$  will become low and high respectively, irrespective of other inputs. When used as a J-K flip flop,  $\overline{\text{R}_D}$  should be maintained at high-level.

A unit, the M74HC107, having the same functions and electrical characteristics as the M74HC73 is also available.

This offers easy mounting with pins 7 and 14 being GND and  $V_{CC}$  respectively.

**LOGIC DIAGRAM (EACH FLIP FLOP)**



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC73P/FP/DP**

**DUAL J-K FLIP-FLOP WITH RESET**

**FUNCTION TABLE** (Note 1)

Inputs				Outputs	
$\overline{R_D}$	CK	J	K	Q	$\overline{Q}$
L	X	X	X	L	H
H	↓	L	L	$Q^0$	$\overline{Q}^0$
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	$Q^0$	$\overline{Q}^0$
H	H	X	X	$Q^0$	$\overline{Q}^0$
H	↑	X	X	$Q^0$	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 X : Irrelevant  
 $Q^0$  : Output state Q before clock input changed  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed  
 Toggle : Inversion state before clock input changed

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC73FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
 M74HC73DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

DUAL J-K FLIP-FLOP WITH RESET

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$		-40 $\sim$ +85 $^\circ\text{C}$				
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $I_{IO} = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $I_{IO} = 20\mu\text{A}$	2.0				0.5	0.5	V	
			4.5				1.35	1.35		
			6.0				1.8	1.8		
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1		
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33		
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33		
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0			2.0	20.0	$\mu\text{A}$		



# MITSUBISHI HIGH SPEED CMOS M74HC73P/FP/DP

## DUAL J-K FLIP-FLOP WITH RESET

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				28	ns
$t_{PHL}$	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				28	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R}_D - Q, \overline{Q}$ )				34	ns
$t_{PHL}$	output propagation time ( $\overline{R}_D - Q, \overline{Q}$ )				34	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	2.0			160		195	ns	
		4.5			32		39		
		6.0			28		34		
$t_{PHL}$	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	2.0			160		195	ns	
		4.5			32		39		
		6.0			28		34		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R}_D - Q, \overline{Q}$ )	2.0			195		235	ns	
		4.5			39		47		
		6.0			34		40		
$t_{PHL}$	output propagation time ( $\overline{R}_D - Q, \overline{Q}$ )	2.0			195		235	ns	
		4.5			39		47		
		6.0			34		40		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			52				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, \overline{R}_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	J, K setup time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	J, K hold time with respect to $\overline{CK}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$\overline{R}_D$ recovery time with respect to $\overline{CK}$	2.0	100			125		ns	
		4.5	20			25			
		6.0	17			21			


DUAL J-K FLIP-FLOP WITH RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC74P/FP/DP

## DUAL D-TYPE FLIP-FLOP WITH SET AND RESET

### DESCRIPTION

The M74HC74 is a semiconductor integrated circuit consisting of two positive-edge triggered D-type flip flops with independent clock, data, and direct set and reset inputs.

### FEATURES

- High-speed: (clock frequency) 40MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC74 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS74.

The M74HC74 contains two independent D-type flip flops with independent clock input CK, direct set input  $\overline{S_D}$  and direct reset input  $\overline{R_D}$ .

When used as a D-type flip flop,  $\overline{S_D}$  and  $\overline{R_D}$  should be maintained at high-level. When CK changes from low-level to high-level, the signals just previously input present at D


### PIN CONFIGURATION (TOP VIEW)



appears at outputs Q and  $\overline{Q}$  in accordance with the function table given.

Use of  $\overline{S_D}$  and  $\overline{R_D}$  permits direct R-S flip flop operation. When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  will both become high. When  $\overline{S_D}$  and  $\overline{R_D}$  simultaneously become high, the condition of Q and  $\overline{Q}$  cannot be predetermined.

### LOGIC DIAGRAM (EACH FLIP FLOP)



DUAL D-TYPE FLIP-FLOP WITH SET AND RESET

FUNCTION TABLE (Note 1)

Inputs				Outputs	
$\overline{S_D}$	$\overline{R_D}$	CK	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	L	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	H	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↓	X	Q <sup>0</sup>	$\overline{Q}^0$

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 ↓ : Change from high to low  
 Q<sup>0</sup> : Output state Q before clock input changed  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed  
 \* : When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  will become both high. When  $\overline{S_D}$  and  $\overline{R_D}$  simultaneously become high the condition of Q and  $\overline{Q}$  cannot be predetermined.

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC74FP, T<sub>a</sub> = -40~+60°C and T<sub>a</sub> = 60~85°C are derated at -6mW/°C.  
 M74HC74DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC74P/FP/DP**

**DUAL D-TYPE FLIP-FLOP WITH SET AND RESET**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			2.0	20.0	$\mu\text{A}$	

DUAL D-TYPE FLIP-FLOP WITH SET AND RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q, $\bar{Q}$ )				30	ns
$t_{PHL}$	output propagation time (CK - Q, $\bar{Q}$ )				30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{S}_D, \bar{R}_D - Q, \bar{Q}$ )				40	ns
$t_{PHL}$	output propagation time ( $\bar{S}_D, \bar{R}_D - Q, \bar{Q}$ )				40	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q, $\bar{Q}$ )	2.0			175		220	ns	
		4.5			35		44		
		6.0			30		37		
$t_{PHL}$	output propagation time (CK - Q, $\bar{Q}$ )	2.0			175		220	ns	
		4.5			35		44		
		6.0			30		37		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{S}_D, \bar{R}_D - Q, \bar{Q}$ )	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
$t_{PHL}$	output propagation time ( $\bar{S}_D, \bar{R}_D - Q, \bar{Q}$ )	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			47				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.(per flip-flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


MITSUBISHI HIGH SPEED CMOS  
M74HC74P/FP/DP

DUAL D-TYPE FLIP-FLOP WITH SET AND RESET

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_w$	CK, $\overline{S_D}$ , $\overline{R_D}$ pulse width		2.0	80			101	ns	
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to CK		2.0	100			126	ns	
			4.5	20			25		
			6.0	17			21		
$t_h$	D hold time with respect to CK		2.0	0			0	ns	
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$\overline{R_D}$ , $\overline{S_D}$ recovery time with respect to CK		2.0	5			5	ns	
			4.5	5			5		
			6.0	5			5		

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC75P/FP/DP

## DUAL 2-BIT TRANSPARENT LATCH

### DESCRIPTION

The M74HC75 is a semiconductor integrated circuit consisting of four bistable latches with outputs Q and  $\bar{Q}$ .

### FEATURES

- High-speed: 14ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC75 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS75.

The use of buffered outputs Q and  $\bar{Q}$  improves the input to output transfer characteristics and minimizes output impedance variations with respect to input voltage variations.

The M74HC75 has four D-type latches, and is provided with latch enable inputs LE common to two circuits each. When LE is high, the data from the data input D will appear in the outputs Q and  $\bar{Q}$ . When the D signal changes, the signal that appears in outputs Q and  $\bar{Q}$  also will change. When LE changes from high to low, the status of D immediately before the change will be latched. While LE is low, Q and  $\bar{Q}$  will not change even if D changes.

A unit, the M74HC375 having the same functions and elec-

### PIN CONFIGURATION (TOP VIEW)




trical characteristics as the M74HC75 is also available. This offers easy mounting with pin 8 and 16 being GND and  $V_{CC}$  respectively.

### FUNCTION TABLE (Note 1)

Inputs		Outputs	
LE	D	Q	$\bar{Q}$
H	H	H	L
H	L	L	H
L	X	$Q^0$	$\bar{Q}^0$

Note 1 :  $Q^0$ ,  $\bar{Q}^0$  : Output state Q,  $\bar{Q}$  before input condition is set  
X : Irrelevant

### LOGIC DIAGRAM (EACH LATCH)





DUAL 2-BIT TRANSPARENT LATCH

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC75FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC75DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1		0.1	V
			I <sub>OL</sub> = 20μA	4.5		0.1		0.1	
			I <sub>OL</sub> = 20μA	6.0		0.1		0.1	
			I <sub>OL</sub> = 4.0mA	4.5		0.26		0.33	
			I <sub>OL</sub> = 5.2mA	6.0		0.26		0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0		0.1		1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0		-0.1		-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0		2.0		20.0	μA	

DUAL 2-BIT TRANSPARENT LATCH

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)				23	ns
$t_{PHL}$					23	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - $\bar{Q}$ )				20	ns
$t_{PHL}$					20	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - Q)				27	ns
$t_{PHL}$					27	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - $\bar{Q}$ )				23	ns
$t_{PHL}$				23	ns	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)		2.0			125		156	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	output propagation time (D - Q)		2.0			125		156	ns
			4.5			25		32	
			6.0			21		27	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - $\bar{Q}$ )	2.0			110		138	ns	
		4.5			22		28		
		6.0			19		24		
$t_{PHL}$	output propagation time (D - $\bar{Q}$ )	2.0			110		138	ns	
		4.5			22		28		
		6.0			19		24		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - Q)	2.0			145		181	ns	
		4.5			29		36		
		6.0			25		31		
$t_{PHL}$	output propagation time (LE - Q)	2.0			145		181	ns	
		4.5			29		36		
		6.0			25		31		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - $\bar{Q}$ )	2.0			125		156	ns	
		4.5			25		31		
		6.0			22		28		
$t_{PHL}$	output propagation time (LE - $\bar{Q}$ )	2.0			125		156	ns	
		4.5			25		31		
		6.0			22		28		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			46				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$


# MITSUBISHI HIGH SPEED CMOS M74HC75P/FP/DP

## DUAL 2-BIT TRANSPARENT LATCH

### TIMING REQUIREMENT ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )




Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$t_w$	$\overline{LE}$ pulse width		2.0	80			100	ns
			4.5	16			20	
			6.0	14			18	
$t_{su}$	D setup time with respect to $\overline{LE}$		2.0	100			125	ns
			4.5	20			25	
			6.0	17			21	
$t_h$	D hold time with respect to $\overline{LE}$		2.0	5			5	ns
			4.5	5			5	
			6.0	5			5	

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC76P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET AND RESET

### DESCRIPTION

The M74HC76 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

### FEATURES

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC76 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS76.

The M74HC76 contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{\text{CK}}$ , direct set input  $\overline{\text{S}}_D$  and direct reset input  $\overline{\text{R}}_D$ , and both inputs J and K. When  $\overline{\text{CK}}$  is high, the J and K signals can be read. When  $\overline{\text{CK}}$  changes from high-level to low-level, the signals just previously input at J and K appear at outputs Q and  $\overline{\text{Q}}$  in


### PIN CONFIGURATION (TOP VIEW)



accordance with the function table given. Use of  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  permits direct R-S flip flop operation. When  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  are low, Q and  $\overline{\text{Q}}$  will both become high but when  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  simultaneously become high, the condition of Q and  $\overline{\text{Q}}$  cannot be predetermined. When used as a J-K flip flop,  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  should be maintained at high-level.

A unit, the M74HC112, having the same functions and electrical characteristics as the M74HC76 is also available. This offers easy mounting with pin 8 and 16 being GND and  $V_{CC}$  respectively.

### LOGIC DIAGRAM (EACH FLIP FLOP)



MITSUBISHI HIGH SPEED CMOS  
M74HC76P/FP/DP

DUAL J-K FLIP-FLOP WITH SET AND RESET

FUNCTION TABLE (Note 1)

Inputs					Outputs	
$\overline{S_D}$	$\overline{R_D}$	CK	J	K	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↓	L	H	L	H
H	H	↓	H	L	H	L
H	H	↓	H	H	Toggle	
H	H	L	X	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	H	X	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↑	X	X	Q <sup>0</sup>	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 X : Irrelevant  
 Q<sup>0</sup> : Output state Q before clock input changed  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed  
 Toggle : Inversion state before clock input changed  
 \* : When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  becomes high. When  $\overline{S_D}$  and  $\overline{R_D}$  become high simultaneously the condition of Q and  $\overline{Q}$  cannot be prodetermined.

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC76FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC76DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

DUAL J-K FLIP-FLOP WITH SET AND RESET

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$		-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0			2.0	20.0	$\mu\text{A}$

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				26	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{RD} - Q, \overline{Q}$ )				33	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{RD} - Q, \overline{Q}$ )				33	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{SD} - Q, \overline{Q}$ )				33	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{SD} - Q, \overline{Q}$ )				33	ns

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC76P/FP/DP**

**DUAL J-K FLIP-FLOP WITH SET AND RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			150		180	ns
			4.5			30		36	
			6.0			26		32	
$t_{PHL}$	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 4)	2.0			150		180	ns
			4.5			30		36	
			6.0			26		32	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			190		230	ns
			4.5			38		46	
			6.0			33		40	
$t_{PHL}$	output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )		2.0			190		230	ns
			4.5			38		46	
			6.0			33		40	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			190		230	ns
			4.5			38		46	
			6.0			33		40	
$t_{PHL}$	output propagation time ( $\overline{S_D} - Q, \overline{Q}$ )		2.0			190		230	ns
			4.5			38		46	
			6.0			33		40	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			56				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, \overline{S_D}, \overline{R_D}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	J, K setup time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	J, K hold time with respect to $\overline{CK}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$\overline{R_D}, \overline{S_D}$ recovery time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		


DUAL J-K FLIP-FLOP WITH SET AND RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC85P/FP/DP

## 4-BIT MAGNITUDE COMPARATOR

### DESCRIPTION

The M74HC85 is a semiconductor integrated circuit consisting of a 4-bit digital comparator.

### FEATURES

- High-speed: 21ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC85 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS85.


When two 4-bit binary A and B are applied to comparison inputs  $A_0\sim A_3$ ,  $B_0\sim B_3$ , and cascade input  $A=B_{in}$  is high, the values will be compared and the appropriate output  $A>B_{out}$ ,  $A=B_{out}$  or  $A<B_{out}$  will become high. Cascade inputs

### PIN CONFIGURATION (TOP VIEW)



$A>B_{in}$ ,  $A=B_{in}$  and  $A<B_{in}$  can be connected in cascade to increase the number of bits. (Refer to Application Example)

### LOGIC DIAGRAM



4-BIT MAGNITUDE COMPARATOR

FUNCTION TABLE (Note 1)

Inputs							Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A>B <sub>in</sub>	A<B <sub>in</sub>	A=B <sub>in</sub>	A>B <sub>out</sub>	A<B <sub>out</sub>	A=B <sub>out</sub>
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

Note 1 : X : Irrelevant

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC85FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC85DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

4-BIT MAGNITUDE COMPARATOR

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input rise time, fall time	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$ $I_{OH} = -20\mu\text{A}$ $I_{OH} = -20\mu\text{A}$ $I_{OH} = -4.0\text{mA}$ $I_{OH} = -5.2\text{mA}$	2.0	1.9			1.9	V	
				4.5	4.4			4.4		
				6.0	5.9			5.9		
				4.5	4.18			4.13		
				6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$ $I_{OL} = 20\mu\text{A}$ $I_{OL} = 20\mu\text{A}$ $I_{OL} = 4.0\text{mA}$ $I_{OL} = 5.2\text{mA}$	2.0			0.1		0.1	V
				4.5			0.1		0.1	
				6.0			0.1		0.1	
				4.5			0.26		0.33	
				6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0		40.0	$\mu\text{A}$	

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15\text{pF}$ (Note 4)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A < B, A > Bout, A < Bout$ )				40	ns
$t_{PHL}$	output propagation time ( $A, B - A > Bout, A < Bout$ )				40	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A, B - A = Bout$ )				35	ns
$t_{PHL}$	output propagation time ( $A, B - A = Bout$ )				35	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A < Bin, A = Bin - A > Bout$ )				30	ns
$t_{PHL}$	output propagation time ( $A < Bin, A = Bin - A > Bout$ )				30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A > Bin, A = Bin - A < Bout$ )				30	ns
$t_{PHL}$	output propagation time ( $A > Bin, A = Bin - A < Bout$ )				30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A = Bin - A = Bout$ )				25	ns
$t_{PHL}$	output propagation time ( $A = Bin - A = Bout$ )			25	ns	


4-BIT MAGNITUDE COMPARATOR

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			25°C			-40~+85°C		V <sub>CC</sub> (V)		
			Min	Typ	Max	Min	Max			
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
t <sub>THL</sub>	output transition time		2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			230		290	ns	
			4.5			46		58		
			6.0			39		49		
t <sub>PHL</sub>	output propagation time (A, B - A > Bout, A < Bout)		2.0			230		290	ns	
			4.5			46		58		
			6.0			39		49		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 4)	2.0			200		252	ns	
			4.5			40		50		
			6.0			34		43		
t <sub>PHL</sub>	output propagation time (A, B - A = Bout)		2.0			200		252	ns	
			4.5			40		50		
			6.0			34		43		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			175		221	ns	
			4.5			35		44		
			6.0			30		37		
t <sub>PHL</sub>	output propagation time (A < Bin, A = Bin - A > Bout)		2.0			175		221	ns	
			4.5			35		44		
			6.0			30		37		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			175		221	ns	
			4.5			35		44		
			6.0			30		37		
t <sub>PHL</sub>	output propagation time (A > Bin, A = Bin - A < Bout)		2.0			175		221	ns	
			4.5			35		44		
			6.0			30		37		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			145		183	ns	
			4.5			29		37		
			6.0			25		31		
t <sub>PHL</sub>	output propagation time (A = Bin - A = Bout)		2.0			145		183	ns	
			4.5			29		37		
			6.0			25		31		
C <sub>I</sub>	Input capacitance							10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				81				10	pF

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula :  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

4-BIT MAGNITUDE COMPARATOR

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC86P/FP/DP

## QUADRUPLE 2-INPUT EXCLUSIVE OR GATE

### DESCRIPTION

The M74HC86 is a semiconductor integrated circuit consisting of four 2-input exclusive OR gates.

### FEATURES

- High-speed: 9ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC86 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS86.


Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are either high or low, the output Y will become low, and when the level of A and B are opposite, Y will become high.


### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	L

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC86FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC86DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC86P/FP/DP**

**QUADRUPLE 2-INPUT EXCLUSIVE OR GATE**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15\text{pF}$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				20	ns
$t_{PHL}$	output propagation time				20	ns

QUADRUPLE 2-INPUT EXCLUSIVE OR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			120		151	ns
			4.5			24		30	
			6.0			20		26	
$t_{PHL}$	output propagation time	2.0			120		151	ns	
		4.5			24		30		
		6.0			20		26		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			41				pF	

Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.(per gate)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC107P/FP/DP

## DUAL J-K FLIP-FLOP WITH RESET

### DESCRIPTION

The M74HC107 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs

### FEATURES

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC107 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS107.

The M74HC107 contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{\text{CK}}$ , direct reset input  $\overline{\text{R}_D}$ , and both inputs J and K.

When  $\overline{\text{CK}}$  is high, the J and K signals can be read.

When CK changes from high-level to low-level, the signals just previously input at J and K appear at outputs Q and  $\overline{\text{Q}}$


### PIN CONFIGURATION (TOP VIEW)



in accordance with the function table given. When  $\overline{\text{R}_D}$  is low, Q and  $\overline{\text{Q}}$  will become low and high respectively, irrespective of other inputs. When used as a J-K flip flop,  $\overline{\text{R}_D}$  should be maintained at high-level.

M74HC107 is the same functions and electrical characteristics as M74HC73, differing only pin connections.

### LOGIC DIAGRAM (EACH FLIP FLOP)



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC107P/FP/DP**

**DUAL J-K FLIP-FLOP WITH RESET**

**FUNCTION TABLE** (Note 1)

Inputs				Outputs	
$\overline{R_D}$	$\overline{CK}$	J	K	Q	$\overline{Q}$
L	X	X	X	L	H
H	↓	L	L	$Q^0$	$\overline{Q}^0$
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	$Q^0$	$\overline{Q}^0$
H	H	X	X	$Q^0$	$\overline{Q}^0$
H	↑	X	X	$Q^0$	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 X : Irrelevant  
 $Q^0$  : Output state Q before clock input changed  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed  
 Toggle : Inversion state before clock input changed

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5 ~ +7.0	V
$V_I$	Input voltage		-0.5 ~ $V_{CC} + 0.5$	V
$V_O$	Output voltage		-0.5 ~ $V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		±25	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	±50	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65 ~ +150	°C

Note 2 : M74HC107FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at -6mW/°C.  
 M74HC107DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at -5mW/°C.

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	°C
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

DUAL J-K FLIP-FLOP WITH RESET

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			2.0	20.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				21	ns
t <sub>PHL</sub>	output propagation time (CK - Q, Q̄)				21	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				26	ns
t <sub>PHL</sub>	output propagation time (R̄ <sub>D</sub> - Q, Q̄)			26	ns	

DUAL J-K FLIP-FLOP WITH RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	C <sub>L</sub> = 50pF (Note 4)	2.0			126		160	ns
			4.5			25		32	
			6.0			21		27	
t <sub>PHL</sub>	(CK - Q, Q)		2.0			126		160	ns
			4.5			25		32	
			6.0			21		27	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			155		194	ns
			4.5			31		39	
			6.0			26		32	
t <sub>PHL</sub>	(R <sub>D</sub> - Q, Q)		2.0			155		194	ns
			4.5			31		39	
			6.0			26		32	
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			55				pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$


TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>w</sub>	CK, R <sub>D</sub> pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
t <sub>su</sub>	J, K setup time with respect to CK		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
t <sub>h</sub>	J, K hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
t <sub>rec</sub>	R <sub>D</sub> recovery time with respect to CK		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		

# MITSUBISHI HIGH SPEED CMOS M74HC107P/FP/DP


## DUAL J-K FLIP-FLOP WITH RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC109P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET AND RESET

### DESCRIPTION

The M74HC109 is a semiconductor integrated circuit consisting of two positive-edge triggered J-K flip flops with independent control inputs.

### FEATURES

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC109 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS109.

The M74HC109 contains two edge-triggered J-K flip flops, each circuit with independent clock input CK, direct set input  $\overline{S_D}$ , direct reset input  $\overline{R_D}$  and both inputs J and K.

When  $\overline{CK}$  is high, the J and K signals can be read.

When CK changes from low-level to high-level, the signals just previously input at J and K appear at outputs Q and  $\overline{Q}$  in accordance with the function table given. Use of  $\overline{S_D}$  and


### PIN CONFIGURATION (TOP VIEW)



$\overline{R_D}$  permits direct R-S flip flop operation. When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  will both become high but when  $\overline{S_D}$  and  $\overline{R_D}$  simultaneously become high, the condition of Q and  $\overline{Q}$  cannot be predetermined. When used as a J-K flip flop,  $\overline{S_D}$  and  $\overline{R_D}$  should be maintained at high-level.

Connecting J and  $\overline{K}$  will permit the M74HC109 to be used as a D-type flip flop.

### LOGIC DIAGRAM (EACH FLIP FLOP)



# MITSUBISHI HIGH SPEED CMOS M74HC109P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET AND RESET

### FUNCTION TABLE (Note 1)

Inputs					Outputs	
$\overline{S_D}$	$\overline{R_D}$	CK	J	$\overline{K}$	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	Toggle	
H	H	↑	L	H	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↑	H	H	H	L
H	H	L	X	X	Q <sup>0</sup>	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high  
 X : Irrelevant  
 Q<sup>0</sup> : Output state Q before clock input changed  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed  
 Toggle : Inversion state before clock input changed  
 \* : When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  become high. when  $\overline{S_D}$  and  $\overline{R_D}$  simultaneously become high, the outputs of Q and  $\overline{Q}$  cannot be predetermined.

### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC109FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC109DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

DUAL J-K FLIP-FLOP WITH SET AND RESET

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			2.0	20.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q, $\bar{Q}$ )				30	ns
t <sub>PHL</sub>	output propagation time (CK - Q, $\bar{Q}$ )				30	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S <sub>D</sub> , R <sub>D</sub> - Q, $\bar{Q}$ )				40	ns
t <sub>PHL</sub>	output propagation time (S <sub>D</sub> , R <sub>D</sub> - Q, $\bar{Q}$ )			40	ns	



DUAL J-K FLIP-FLOP WITH SET AND RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time (CK - Q, $\bar{Q}$ )		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
$t_{PHL}$	output propagation time ( $\bar{S}_D, \bar{R}_D - Q, \bar{Q}$ )	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			45				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)


The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	CK, $\bar{S}_D, \bar{R}_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	J, $\bar{K}$ setup time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	J, $\bar{K}$ hold time with respect to CK		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		
$t_{rec}$	$\bar{R}_D, \bar{S}_D$ recovery time with respect to CK		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		




Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**DUAL J-K FLIP-FLOP WITH SET AND RESET**

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC112P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET AND RESET

### DESCRIPTION

The M74HC112 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

### FEATURES

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC112 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS112.


The M74HC112 contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{\text{CK}}$ , direct set input  $\overline{\text{S}}_D$  and direct reset input  $\overline{\text{R}}_D$ , and both inputs J and K. When  $\overline{\text{CK}}$  is high, the J and K signals can be read. When  $\overline{\text{CK}}$  changes from high-level to low-level, the signals just previously input at J and K appear at outputs Q and  $\overline{\text{Q}}$  in accordance with the function table given. Use of  $\overline{\text{S}}_D$  and

### PIN CONFIGURATION (TOP VIEW)



$\overline{\text{R}}_D$  permits direct R-S flip flop operation. When  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  are low, Q and  $\overline{\text{Q}}$  will both become high but when  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  simultaneously become high, the condition of Q and  $\overline{\text{Q}}$  cannot be predetermined. When used as a J-K flip flop,  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  should be maintained at high-level. M74HC112 is the same functions and electrical characteristics as M74HC76, differing only pin connections.

### LOGIC DIAGRAM (EACH FLIP FLOP)



DUAL J-K FLIP-FLOP WITH SET AND RESET

FUNCTION TABLE (Note 1)

		Inputs			Outputs	
$\overline{S_D}$	$\overline{R_D}$	CK	J	K	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↓	L	H	L	H
H	H	↓	H	L	H	L
H	H	↓	H	H	Toggle	
H	H	L	X	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	H	X	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↑	X	X	Q <sup>0</sup>	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 X : Irrelevant  
 Q<sup>0</sup> : Output state before clock input changed  
 $\overline{Q}^0$  : Output state before clock input changed  
 Toggle : Inversion state before clock input changed  
 \* : When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  both becomes high. When  $\overline{S_D}$  and  $\overline{R_D}$  becomes high, simultaneously, the condition of Q and  $\overline{Q}$  cannot be predetermined.

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC112FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC112DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC112P/FP/DP**

**DUAL J-K FLIP-FLOP WITH SET AND RESET**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			2.0	20.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (C <sub>K</sub> - Q, Q̄)				26	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (Q̄ - Q, Q)				26	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (R <sub>D</sub> - Q, Q̄)				31	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (Q̄ - Q, Q)				31	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S <sub>D</sub> - Q, Q̄)				31	ns

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC112P/FP/DP**

**DUAL J-K FLIP-FLOP WITH SET AND RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
t <sub>PHL</sub>	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	C <sub>L</sub> = 50pF (Note 4)	2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
t <sub>PHL</sub>	output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
t <sub>PHL</sub>	output propagation time ( $\overline{S_D} - Q, \overline{Q}$ )		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			55				pF	


Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
t <sub>w</sub>	$\overline{CK}, \overline{S_D}, \overline{R_D}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
t <sub>su</sub>	J, K setup time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
t <sub>h</sub>	J, K hold time with respect to $\overline{CK}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
t <sub>rec</sub>	$\overline{R_D}, \overline{S_D}$ recovery time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		



DUAL J-K FLIP-FLOP WITH SET AND RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS  
**M74HC113P/FP/DP**

**DUAL J-K FLIP-FLOP WITH SET**

**DESCRIPTION**

The M74HC113 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

**FEATURES**

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HC113 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS113.

The M74HC113 contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{\text{CK}}$ , direct set input  $\overline{\text{S}}_D$ , and both inputs J and K.

When  $\overline{\text{CK}}$  is high, the J and K signals can be read.


When  $\overline{\text{CK}}$  changes from high-level to low-level, the signals

**PIN CONFIGURATION (TOP VIEW)**



just previously input at J and K appear at outputs Q and  $\overline{\text{Q}}$  in accordance with the function table given. When  $\overline{\text{S}}_D$  is low, Q and  $\overline{\text{Q}}$  will become high and low respectively, irrespective of other inputs. When used as a J-K flip flop,  $\overline{\text{S}}_D$  should be maintained at high-level.

**LOGIC DIAGRAM (EACH FLIP FLOP)**





# MITSUBISHI HIGH SPEED CMOS M74HC113P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET

**FUNCTION TABLE** (Note 1)

Inputs				Outputs	
$\overline{S_D}$	$\overline{CK}$	J	K	Q	$\overline{Q}$
L	X	X	X	H	L
H	↓	L	L	$Q^0$	$\overline{Q}^0$
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	$Q^0$	$\overline{Q}^0$
H	H	X	X	$Q^0$	$\overline{Q}^0$
H	↑	X	X	$Q^0$	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 X : Irrelevant  
 $Q^0$  : Output state before clock input changed  
 $\overline{Q}^0$  : Output state before clock input changed  
 Toggle : Inversion state before clock input changed

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5 ~ +7.0	V
$V_i$	Input voltage		-0.5 ~ $V_{CC} + 0.5$	V
$V_o$	Output voltage		-0.5 ~ $V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		±25	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	±50	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65 ~ +150	°C

Note 2 : M74HC113FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
 M74HC113DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	°C
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		V
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8		0.5 1.35 1.8	V
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			2.0	20.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q, Q̄)				21	ns
t <sub>PHL</sub>	output propagation time (CK - Q, Q̄)				21	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S̄ <sub>D</sub> - Q, Q̄)				26	ns
t <sub>PHL</sub>	output propagation time (S̄ <sub>D</sub> - Q, Q̄)				26	ns

# MITSUBISHI HIGH SPEED CMOS M74HC113P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 4)	2.0			126		160	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )		2.0			126		160	ns
			4.5			25		32	
			6.0			21		27	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			165		210	ns
			4.5			33		41	
			6.0			28		35	
$t_{PHL}$	output propagation time ( $\overline{S}_D - Q, \overline{Q}$ )		2.0			165		210	ns
			4.5			33		41	
			6.0			28		35	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			52				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, \overline{S}_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	J, K setup time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	J, K hold time with respect to $\overline{CK}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$\overline{S}_D$ recovery time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**DUAL J-K FLIP-FLOP WITH SET**

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC114P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET AND COMMON RESET

### DESCRIPTION

The M74HC114 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

### FEATURES

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC114 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS114.


The M74HC114 contains two edge-triggered J-K flip flops, each circuit with independent direct set input  $\overline{S}_D$ , inputs J and K, common clock input  $\overline{CK}$ , and direct reset input  $\overline{R}_D$ . When  $\overline{CK}$  is high, the J and K signals can be read. When  $\overline{CK}$  changes from high-level to low-level, the signals just

### PIN CONFIGURATION (TOP VIEW)



previously input at J and K appear at outputs Q and  $\overline{Q}$  in accordance with the function table given. Use of  $\overline{S}_D$  and  $\overline{R}_D$  permits direct R-S flip flop operation. When  $\overline{S}_D$  and  $\overline{R}_D$  are low, Q and  $\overline{Q}$  will both become high but when  $\overline{S}_D$  and  $\overline{R}_D$  simultaneously become high, the condition of Q and  $\overline{Q}$  cannot be predetermined. When used as a J-K flip flop,  $\overline{S}_D$  and  $\overline{R}_D$  should be maintained at high.

### LOGIC DIAGRAM (EACH FLIP FLOP)



# MITSUBISHI HIGH SPEED CMOS M74HC114P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET AND COMMON RESET

### FUNCTION TABLE (Note 1)

Inputs					Outputs	
$\overline{S_D}$	$\overline{R_D}$	CK	J	K	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	$Q^0$	$\overline{Q}^0$
H	H	↓	L	H	L	H
H	H	↓	H	L	H	L
H	H	↓	H	H	Toggle	
H	H	L	X	X	$Q^0$	$\overline{Q}^0$
H	H	H	X	X	$Q^0$	$\overline{Q}^0$
H	H	↑	X	X	$Q^0$	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 X : Irrelevant  
 $Q^0$  : Output state before clock input changed  
 $\overline{Q}^0$  : Output state before clock input changed  
 Toggle : Inversion state before clock input changed  
 \* : When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  will both become high. When  $\overline{S_D}$  and  $\overline{R_D}$  become high simultaneously, the condition of Q and  $\overline{Q}$  cannot be predetermined.

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5 ~ +7.0	V
$V_I$	Input voltage		-0.5 ~ $V_{CC} + 0.5$	V
$V_O$	Output voltage		-0.5 ~ $V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		±25	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	±50	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65 ~ +150	°C

Note 2 : M74HC114FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at -6mW/°C.  
 M74HC114DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at -5mW/°C.

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	°C
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC114P/FP/DP**

**DUAL J-K FLIP-FLOP WITH SET AND COMMON RESET**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		V
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8		V
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			2.0	20.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q, Q)				26	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q, Q)				26	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (R <sub>D</sub> - Q, Q)				31	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (R <sub>D</sub> - Q, Q)				31	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S <sub>D</sub> - Q, Q)				31	ns

MITSUBISHI HIGH SPEED CMOS  
M74HC114P/FP/DP

DUAL J-K FLIP-FLOP WITH SET AND COMMON RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
$t_{PHL}$	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 4)	2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
$t_{PHL}$	output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
$t_{PHL}$	output propagation time ( $\overline{S_D} - Q, \overline{Q}$ )		2.0			180		225	ns
			4.5			36		45	
			6.0			31		38	
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			95				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$


TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, \overline{S_D}, \overline{R_D}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	J, K setup time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	J, K hold time with respect to $\overline{CK}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$\overline{R_D}, \overline{S_D}$ recovery time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		





DUAL J-K FLIP-FLOP WITH SET AND COMMON RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC123P/FP/DP

## DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

### DESCRIPTION

The M74HC123 is a semiconductor integrated circuit consisting of two retriggerable monostable multivibrators with direct reset inputs.

### FEATURES

- Retriggerable multivibrator can generate wide output pulses.
- Direct reset input can interrupt output pulses.
- High-speed: 28ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC123 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS123.

When external resistor  $R_x$  and electrostatic capacitor  $C_x$  are connected to timing terminals  $R_x/C_x$  and  $C_x$  as shown in Fig. 1, and trigger pulses are applied at inputs  $\bar{A}$  or  $B$ , positive pulses will appear at  $Q$  and negative pulses at  $\bar{Q}$ . (Fig. 2-(a))

### PIN CONFIGURATION (TOP VIEW)




The pulse width  $t_{wO}$  is set by  $R_x$  and  $C_x$ . The trigger is applied when  $\bar{A}$  changes from high-level to low-level or when  $B$  changes from low-level to high-level. The retrigger function is used to obtain longer pulse width and output pulses can be extended by retriggering at  $\bar{A}$  or  $B$  before the output pulse is completed. (Fig. 2-(b))

When direct reset input  $\bar{R}_D$  is set low,  $Q$  will be reset low and  $\bar{Q}$  will be reset high, irrespective of the output state, allowing output pulses to be narrower by  $\bar{R}_D$ . (Fig. 2-(c))

When  $\bar{R}_D$  changes from low-level to high-level while  $A$  is low and  $B$  is high, the trigger is applied and  $Q$  and  $\bar{Q}$  change state.

### LOGIC DIAGRAM (EACH MONOSTABLE MULTIVIBRATOR)



DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

FUNCTION TABLE (Note 1)

Inputs			Outputs	
$\overline{R_D}$	A	B	Q	$\overline{Q}$
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑		
H	↓	H		
↑	L	H		

Note 1 : ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 : Positive one-shot operation  
 : Negative one-shot operation  
 X : Irrelevant

OPERATION

1. How to use the timing terminals

Resistor  $R_x$  and capacitor  $C_x$  are connected to timing terminals  $R_x/C_x$  and  $C_x$ , as shown in Fig. 1. If  $C_x$  is polar, the positive lead should be connected to the  $R_x/C_x$  side, and the negative lead to the  $C_x$  side. A diode is connected to prevent latchup.




Fig.1 Connection of external resistor  $R_x$  and capacitor  $C_x$  to timing terminals  $R_x/C_x$  and  $C_x$

2. Output Pulse Width  $t_{wQ}$

The output pulse width  $t_{wQ}$  is determined as follows:

When  $C_x > 100000\text{pF}$ ,  $R_x \geq 10\text{k}\Omega$

$$t_{wQ} = 0.46C_x \cdot R_x \text{ (ns)}$$

$C_x$  is given in pF, and  $R_x$  in  $\text{k}\Omega$ .

3. Output Pulse Width Control

The output pulse width can be controlled in the following three ways.

3-1 Normal Use

Fig. 2-(a) is the directions as ordinary monostable multivibrator operation and the output pulse width  $t_{wQ}$  can be set by using the formula and figure shown in section 2 above.

3-2 Extension of the output pulse width with retrigger function

As shown in Fig. 2-(b), the output pulse width can be extended at will by applying additional trigger pulses before the output is completed.

3-3 Shortening of the output pulse width with  $\overline{R_D}$  signal

As shown in Fig. 2-(c), the output pulse which has been generated by the trigger signal can be terminated with the  $\overline{R_D}$  signal and it is possible to shorten its width as required.




Fig.2 Output pulse width control

**DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR**

**4. Precautions for Use**

4-1 Additional trigger pulses must be applied at least  $t_{tr}$  later after the previous trigger pulse has been applied. The retrigger pulse during this period is ineffective.

4-2 The lead length of external resistor  $R_x$  and capacitor  $C_x$  should be as short as possible (less than 3cm) to minimize stray wiring capacitance and to prevent misoperation due to noise. Care should also be taken to isolate this circuit from noise sources as far as possible.

4-3 Insert a capacitor of  $0.01 \sim 0.1 \mu F$  with good high-frequency characteristics between  $V_{CC}$  and GND.

4-4 Output pulses may be generated when the power is switched on.

4-5 Capacitor discharge when the power is turned off may cause thermal breakdown or latchup, so a diode should be connected as shown in Fig. 1.

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ C$

Note 2 : M74HC123FP,  $T_a = -40 \sim +70^\circ C$  and  $T_a = 70 \sim 85^\circ C$  are derated at  $-6mW/^\circ C$ .  
M74HC123DP,  $T_a = -40 \sim +50^\circ C$  and  $T_a = 50 \sim 85^\circ C$  are derated at  $-5mW/^\circ C$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ C$
$t_r, t_f$	Input risetime, falltime ( $\bar{A}, B$ )	no restriction			ns
	input risetime, falltime ( $\bar{R}_D$ )	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	
$R_x$	External timing resistance	$V_{CC} = 2.0V$	5	1000	k $\Omega$
		$V_{CC} \geq 3.0V$	1	1000	
$C_x$	External timing capacitance	no restriction			F

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		V
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8		0.5 1.35 1.8	V
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current (A, B, R <sub>D</sub> )	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current (A, B, R <sub>D</sub> )	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>IH</sub>	High-level input current (R <sub>X</sub> /C <sub>X</sub> )	V <sub>I</sub> = 6V	6.0			0.5	5.0	μA	
I <sub>IL</sub>	Low-level input current (R <sub>X</sub> /C <sub>X</sub> )	V <sub>I</sub> = 0V	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	
I <sub>CC</sub>	Active supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, R <sub>X</sub> /C <sub>X</sub> = 0.5V <sub>CC</sub>	2.0			120	160	μA	
			4.5			300	400		
			6.0			600	800		

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A, B-Q, Q)				43	ns
t <sub>PHL</sub>					43	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (Trigger input)(R <sub>D</sub> -Q, Q)				46	ns
t <sub>PHL</sub>					46	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (Reset input)(R <sub>D</sub> -Q, Q)				35	ns
t <sub>PHL</sub>					35	ns

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			240		300	ns
			4.5			48		60	
			6.0			41		51	
t <sub>PHL</sub>	output propagation time ( $\bar{A}$ , B-Q, $\bar{Q}$ )	C <sub>L</sub> = 50pF (Note 4)	2.0			240		300	ns
			4.5			48		60	
			6.0			41		51	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			265		330	ns
			4.5			53		66	
			6.0			45		55	
t <sub>PHL</sub>	output propagation time (Trigger input) ( $\bar{R}_D$ -Q, $\bar{Q}$ )		2.0			265		330	ns
			4.5			53		66	
			6.0			45		55	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			195		245	ns
			4.5			39		49	
			6.0			33		42	
t <sub>PHL</sub>	output propagation time (Reset input) ( $\bar{R}_D$ -Q, $\bar{Q}$ )		2.0			195		245	ns
			4.5			39		49	
			6.0			33		42	
Δt <sub>wQ</sub>	Pulse width difference between circuits in the same package								%
t <sub>wQ</sub> (MIN)	Minimum output pulse width	C <sub>x</sub> =0pF (Note 4) R <sub>x</sub> =5kΩ (V <sub>CC</sub> =2V) R <sub>x</sub> =1kΩ (V <sub>CC</sub> =4.5, 6V)	2.0			1000		1250	ns
			4.5			200		250	
			6.0			180		230	
t <sub>wQ</sub>	Output pulse width	C <sub>x</sub> =100pF R <sub>x</sub> =10kΩ C <sub>L</sub> =50pF (Note 4)	2.0	47		67		67	μs
			4.5	47		57		57	
			6.0	47		57		57	
		C <sub>x</sub> =0.1μF R <sub>x</sub> =10kΩ C <sub>L</sub> =50pF (Note 4)	2.0	0.42		0.54	0.42	0.50	ms
			4.5	0.42		0.50	0.42	0.50	
			6.0	0.42		0.50	0.42	0.50	
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)							pF	


Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

TIMING REQUIERMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>w</sub> (A, B)	Minimum trigger pulse width		2.0			100		120	ns
			4.5			20		24	
			6.0			17		21	
t <sub>w</sub> ( $\bar{R}_D$ )	Minimum direct reset pulse width		2.0			75		90	ns
			4.5			15		18	
			6.0			13		16	
t <sub>rr</sub>	Minimum retrigger time	C <sub>x</sub> =100pF R <sub>x</sub> =1kΩ	4.5						ns
			6.0						
		C <sub>x</sub> =0.1μF R <sub>x</sub> =1kΩ	4.5						ns
			6.0						


DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC125P/FP/DP

## QUADRUPLE 3-STATE NONINVERTING BUFFER

### DESCRIPTION

The M74HC125 is a semiconductor integrated circuit consisting of four buffers each with 3-state noninverted outputs and independent output-enable inputs.

### FEATURES

- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC125 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS125.

When output-enable input  $\overline{\text{OE}}$  is low and input A is high then output Y will become high. However, if A is low then Y will become low. When  $\overline{\text{OE}}$  is high then Y will become high-impedance state, irrespective of A, making the device suitable for a bus line driver.

### FUNCTION TABLE (Note 1)

Inputs		Output
$\overline{\text{OE}}$	A	Y
L	L	L
L	H	H
H	X	Z


Note 1 : X : Irrelevant  
Z : High impedance

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)


Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 2 : M74HC125FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC125DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)





**MITSUBISHI HIGH SPEED CMOS**  
**M74HC125P/FP/DP**

**QUADRUPLE 3-STATE NONINVERTING BUFFER**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5		5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5		-5.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0		40.0	$\mu\text{A}$	

**MITSUBISHI HIGH SPEED CMOS  
M74HC125P/FP/DP**

**QUADRUPLE 3-STATE NONINVERTING BUFFER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$						18
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A-Y)				18	ns
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE}-Y$ )	$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$	Output enable time to low-level and high-level ( $\overline{OE}-Y$ )	$C_L = 50pF$ (Note 4)			25	ns
$t_{PZL}$					25	ns
$t_{PZH}$					25	ns


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$		$C_L = 50pF$ (Note 4)	2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A-Y)	$C_L = 50pF$ (Note 4)	2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			130		163	ns
			4.5			26		33	
			6.0			22		28	
$t_{PHL}$			2.0			130		163	ns
			4.5			26		33	
			6.0			22		28	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE}-Y$ )	$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PHZ}$			2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZL}$		$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZH}$	Output enable time to low-level and high-level ( $\overline{OE}-Y$ )	$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZL}$		$C_L = 150pF$ (Note 4)	2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
$t_{PZH}$			2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			42				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

QUADRUPLE 3-STATE NONINVERTING BUFFER



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC126P/FP/DP

## QUADRUPLE 3-STATE NONINVERTING BUFFER

### DESCRIPTION

The M74HC126 is a semiconductor integrated circuit consisting of four buffers each with 3-state noninverted outputs and independent output-enable inputs.

### FEATURES

- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC126 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS126.

When output-enable input OE is high and input A is high then output Y will become high. However, if A is low then Y will become low. When OE is low then Y will become high-impedance state, irrespective of A, making the device suitable for a bus line driver.

### FUNCTION TABLE (Note 1)

Inputs		Output
OE	A	Y
H	L	L
H	H	H
L	X	Z


Note 1 : X : Irrelevant  
Z : High impedance

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)


Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 2 : M74HC126FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC126DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



QUADRUPLE 3-STATE NONINVERTING BUFFER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

QUADRUPLE 3-STATE NONINVERTING BUFFER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$						18
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A-Y)				18	ns
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$	(OE-Y)				25	ns
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)			25	ns
$t_{PZH}$	(OE-Y)				25	ns


SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A-Y)	$C_L = 50pF$ (Note 4)	2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	output propagation time (A-Y)	$C_L = 50pF$ (Note 4)	2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PLH}$	output propagation time (A-Y)	$C_L = 150pF$ (Note 4)	2.0			130		163	ns
			4.5			26		33	
			6.0			22		28	
$t_{PHL}$	output propagation time (A-Y)	$C_L = 150pF$ (Note 4)	2.0			130		163	ns
			4.5			26		33	
			6.0			22		28	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PHZ}$	(OE-Y)	$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZL}$	Output enable time to low-level	$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZH}$	and high-level	$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZL}$	(OE-Y)	$C_L = 150pF$ (Note 4)	2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
$t_{PZH}$	(OE-Y)	$C_L = 150pF$ (Note 4)	2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	OE = GND			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			43				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

QUADRUPLE 3-STATE NONINVERTING BUFFER



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC132P/FP/DP

## QUADRUPLE 2-INPUT SCHMITT-TRIGGER POSITIVE NAND GATE

### DESCRIPTION

The M74HC132 is a semiconductor integrated circuit consisting of four 2-input Schmitt-trigger positive logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 13ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range :  $V_{CC} = 2\sim 6\text{V}$
- Wide operating temperature range:  $T_a = -40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC132 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS132.

Built-in Schmitt-trigger circuits prevent the occurrence of incorrect oscillations even when input signals having slow rise and fall times are applied. The Schmitt triggers ensure a signal of restored waveshape will appear at the output. When both A and B inputs are high, the output Y will become low, and when at least one of the inputs is low, the output Y will become high.


### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
H	L	H
L	H	H
H	H	L

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH SCHMITT-TRIGGER)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$ $V_i > V_{CC}$	-20 20	mA
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$ $V_o > V_{CC}$	-20 20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC132FP,  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC132DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .



QUADRUPLE 2-INPUT SCHMITT-TRIGGER POSITIVE NAND GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	No restriction			—

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}$ (V)	Min	Typ	Max	Min	Max	
$V_{T+}$	Positive-going threshold voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	0.7		1.5	0.7	1.5	V
			4.5	1.55		3.15	1.55	3.15	
			6.0	2.1		4.2	2.1	4.2	
$V_{T-}$	Negative-going threshold voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	0.3		1.0	0.3	1.0	V
			4.5	0.9		2.45	0.9	2.45	
			6.0	1.2		3.2	1.2	3.2	
$V_H$	Hysteresis voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	0.2		1.2	0.2	1.2	V
			4.5	0.4		2.1	0.4	2.1	
			6.0	0.5		2.5	0.5	2.5	
$V_{OH}$	High-level output voltage	$V_I = V_{T+}, V_{T-}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{T+}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$

QUADRUPLE 2-INPUT SCHMITT-TRIGGER POSITIVE NAND GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				22	ns
$t_{PHL}$					22	

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	output propagation time	2.0			125		158	ns	
		4.5			25		32		
		6.0			21		27		
$C_I$	Input capacitance						10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)				37			pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula :  
 $P_D = C_{PD} \cdot V_{CC} \cdot f_t + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC133P/FP/DP

## 13-INPUT POSITIVE NAND GATE

### DESCRIPTION

The M74HC133 is a semiconductor integrated circuit consisting of a 13-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 20ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC133 to maintain the low power dissipation and high noise margin of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS133.

Buffered output Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When inputs A through M are all high, the output Y will become low and when at least one of A through M is low, the output Y will become high.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	H
L	H	H
H	H	L

$$N = B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M$$

### LOGIC DIAGRAM



13-INPUT POSITIVE NAND GATE

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 1)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 1 : M74HC133FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC133DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = V <sub>CC</sub> - 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub>	I <sub>OL</sub> = 20μA	2.0		0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5		0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0		0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5		0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0		0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0		0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0		-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0		1.0	10.0	μA	

# MITSUBISHI HIGH SPEED CMOS M74HC133P/FP/DP

## 13-INPUT POSITIVE NAND GATE

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				30	
$t_{PHL}$	output propagation time (A, B, C, D, E, F, G, H, I, J, K, L or M - Y)				30	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			160		190	ns	
		4.5			35		42		
		6.0			30		36		
$t_{PHL}$	(A, B, C, D, E, F, G, H, I, J, K, L or M - Y)	2.0			160		190	ns	
		4.5			35		42		
		6.0			30		36		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			32				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC137P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH

### DESCRIPTION

The M74HC137 is a semiconductor integrated circuit consisting of a 3-bit binary to 8-line decoder/demultiplexer with address latch.

### FEATURES

- Built-in address latch
- High-speed: 17ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation: 20 $\mu\text{W}$ /package, max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC137 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS137.

The M74HC137 consists of a 3-bit binary to 8-line decoder/demultiplexer with an address latch to store the signals of inputs A0 through A2. When latch-enable input LE is low, a 3-bit binary code is applied to inputs A0 through A2 goes through the latch and becomes a code input signal. In this case, one of outputs  $\overline{Y0}$  through  $\overline{Y7}$  corresponding to this value will become low and the other outputs will all be-

### PIN CONFIGURATION (TOP VIEW)




come high. In this case, chip select inputs CS1 and CS2 should be maintained at high and low, respectively. When CS1 and CS2 are in conditions other than those given above, all outputs will become high.

When LE is high, the A0 through A2 signals existing immediately prior to the high-level setting will be stored in the latch. In this case, those stored contents will not change even if A0 through A2 are changed.

When operated as a 1-of-8 demultiplexer, CS1 or CS2 is used as a data input and A0 through A2 are used as selecting inputs.

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC137P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH

### FUNCTION TABLE (Note 1)

Inputs						Outputs							
LE	CS1	CS2	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	L	H	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	H	L	H	H	L	H	H	H	H	H
L	H	L	L	H	H	H	H	H	L	H	H	H	H
L	H	L	H	L	L	H	H	H	H	L	H	H	H
L	H	L	H	L	H	H	H	H	H	H	L	H	H
L	H	L	H	H	L	H	H	H	H	H	H	L	H
L	H	L	H	H	H	H	H	H	H	H	H	H	L
H	H	L	X	X	X	Y0 <sup>0</sup>	Y1 <sup>0</sup>	Y2 <sup>0</sup>	Y3 <sup>0</sup>	Y4 <sup>0</sup>	Y5 <sup>0</sup>	Y6 <sup>0</sup>	Y7 <sup>0</sup>

Note 1 : X : Irrelevant  
 Y<sup>0</sup> : Output state Y before LE changed to high level.

### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC137FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC137DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1		0.1	V
			I <sub>OL</sub> = 20μA	4.5		0.1		0.1	
			I <sub>OL</sub> = 20μA	6.0		0.1		0.1	
			I <sub>OL</sub> = 4.0mA	4.5		0.26		0.33	
			I <sub>OL</sub> = 5.2mA	6.0		0.26		0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0		0.1		1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0		-0.1		-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0		4.0		40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - $\bar{Y}$ )				29	ns
t <sub>PHL</sub>					42	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS2 - $\bar{Y}$ )				22	ns
t <sub>PHL</sub>					34	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS1 - $\bar{Y}$ )				25	ns
t <sub>PHL</sub>					34	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (LE - $\bar{Y}$ )				30	ns
t <sub>PHL</sub>				44	ns	



1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits				Unit		
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max		Min	Max
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			170		214	ns
			4.5			34		43	
			6.0			29		36	
$t_{PHL}$	output propagation time (A - $\bar{Y}$ )		2.0			240		302	ns
			4.5			48		60	
			6.0			41		51	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			130		164	ns
			4.5			26		33	
			6.0			22		28	
$t_{PHL}$	output propagation time ( $\overline{CS2} - \bar{Y}$ )		2.0			195		246	ns
			4.5			39		49	
			6.0			33		42	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$	output propagation time ( $\overline{CS1} - \bar{Y}$ )		2.0			195		246	ns
			4.5			39		49	
			6.0			33		42	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time ( $\overline{LE} - \bar{Y}$ )		2.0			250		315	ns
			4.5			50		63	
			6.0			43		54	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			108				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits				Unit	
			25°C			-40~+85°C		
			$V_{CC}(V)$	Min	Typ	Max		Min
$t_w$	LE pulse width		2.0	80			101	ns
			4.5	16			20	
			6.0	14			17	
$t_{su}$	A setup time with respect to LE		2.0	100			126	ns
			4.5	20			25	
			6.0	17			21	
$t_h$	A hold time with respect to LE		2.0	50			63	ns
			4.5	10			13	
			6.0	9			11	

1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH




Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.



TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC138P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER

### DESCRIPTION

The M74HC138 is a semiconductor integrated circuit consisting of a 3-bit binary to 8-line decoder/demultiplexer with chip select inputs.

### FEATURES

- Three types of chip select inputs
- Expandable to 24 outputs without externally connected components
- High-speed: 17ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC138 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS138.

When operated as a decoder, a 3-bit binary code are applied to inputs A0, A1 and A2, one of outputs Y0 through Y7 corresponding to this value will become low and the other

### PIN CONFIGURATION (TOP VIEW)




outputs will all become high.

In this case, chip select input CS1 should be maintained at high while  $\overline{\text{CS2}}$  and  $\overline{\text{CS3}}$  should be maintained at low.

When CS1,  $\overline{\text{CS2}}$  and  $\overline{\text{CS3}}$  are in conditions other than those given above, all outputs will become high irrespective of A0 through A2.

When operated as a 1-of-8 demultiplexer, CS1,  $\overline{\text{CS2}}$ , or  $\overline{\text{CS3}}$  is used as data input and A0 through A2 input are used as selecting input.

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC138P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER

### FUNCTION TABLE (Note 1)

Inputs					Outputs							
CS1	CSX	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

Note 1 : CSX = CS2 + CS3  
X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC138FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC138DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

MITSUBISHI HIGH SPEED CMOS  
M74HC138P/FP/DP

1-OF-8 DECODER/DEMULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> - 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> - 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - $\bar{Y}$ )				25	ns
t <sub>PHL</sub>					35	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS1 - $\bar{Y}$ )				25	ns
t <sub>PHL</sub>					25	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS2, CS3 - $\bar{Y}$ )				25	ns
t <sub>PHL</sub>					30	ns

1-OF-8 DECODER/DEMULTIPLEXER


SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{FLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{FHL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$	output propagation time ( $A - \bar{Y}$ )	2.0			200		252	ns	
		4.5			40		50		
		6.0			34		43		
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
$t_{PHL}$	output propagation time ( $CS1 - \bar{Y}$ )	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
$t_{PHL}$	output propagation time ( $CS2, CS3 - \bar{Y}$ )	2.0			175		221	ns	
		4.5			35		44		
		6.0			30		37		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			82				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


1-OF-8 DECODER/DEMULTIPLEXER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT138P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT138 is a semiconductor integrated circuit consisting of a 3-bit binary-to 8-line decoder/demultiplexer with chip-select inputs.

### FEATURES

- TTL level input  $V_{IL} = 0.8V$  max  $V_{IH} = 2.0V$  min
- Three types of chip-select inputs
- High-speed: 17ns typ. ( $C_L = 15pF$ ,  $V_{CC} = 5V$ )
- Low power dissipation:  $20\mu W$ /package, max ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ , quiescent state)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC} + 2 \sim 6V$
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT138 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS138.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

When operated as a decoder, a 3-bit binary code are applied to inputs A0, A1 and A2, one of outputs  $\bar{Y}0$  through  $\bar{Y}7$

### PIN CONFIGURATION (TOP VIEW)




corresponding to this value will become low and the other outputs will all become high.

In this case, chip select input CS1 should be maintained at high while  $\overline{CS2}$  and  $\overline{CS3}$  should be maintained at low.

When CS1,  $\overline{CS2}$  and  $\overline{CS3}$  are in conditions other than those given above, all outputs will become high irrespective of A0 through A2.

When operated as a 1-of-8 demultiplexer, CS1,  $\overline{CS2}$  or  $\overline{CS3}$  is used as data input and A0 through A2 input are used as selecting input.

### LOGIC DIAGRAM





1-OF-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

FUNCTION TABLE (Note 1)

Inputs					Outputs							
CS1	CSX	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

Note 1 : CSX = CS2 + CS3  
X : Irrelevant

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current, per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC138FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC138DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5		5.5	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

# MITSUBISHI HIGH SPEED CMOS M74HCT138P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu A$	$V_{CC} = 0.1$		$V_{CC} = 0.1$		V
			$I_{OH} = -4.0mA, V_{CC} = 4.5V$	4.18		4.13		
			$I_{OH} = -4.8mA, V_{CC} = 5.5V$	5.18		5.13		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$		0.1		0.1	V
			$I_{OL} = 4.0mA, V_{CC} = 4.5V$		0.26		0.33	
			$I_{OL} = 4.8mA, V_{CC} = 5.5V$		0.26		0.33	
$I_{IH}$	High-level input current	$V_i = 5.5V$			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_i = 0V$			-0.1		-1.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_O = 0\mu A$			4.0		40.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent state supply current	$V_i = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all others are fixed at  $V_{CC}$  or GND.

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 5)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				25	ns
$t_{PHL}$	output propagation time (A - $\bar{Y}$ )				35	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				25	ns
$t_{PHL}$	output propagation time (CS1 - $\bar{Y}$ )				25	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				25	ns
$t_{PHL}$	output propagation time (CS2, CS3 - $\bar{Y}$ )				30	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level	$C_L = 50pF$ (Note 5)			15		19	ns
$t_{THL}$	to low-level output transition time				15		19	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output				30		38	ns
$t_{PHL}$	propagation time (A - $\bar{Y}$ )				40		50	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output				30		38	ns
$t_{PHL}$	propagation time (CS1 - $\bar{Y}$ )				30		38	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output				30		38	ns
$t_{PHL}$	propagation time (CS2, CS3 - $\bar{Y}$ )				35		43	ns
$C_i$	Input capacitance			10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 4)						pF	


Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_o = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$


1-OF-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

Note 5 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC139P/FP/DP

## DUAL 1-OF-4 DECODER/DEMULTIPLEXER

### DESCRIPTION

The M74HC139 is a semiconductor integrated circuit consisting of a 2-bit binary to divide-by-4 decoder/demultiplexer with chip select inputs.

### FEATURES

- Chip select inputs
- High-speed: 19ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC139 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS139.


When operated as a decoder, a 2-bit binary code are applied to inputs A0 and A1, one of outputs  $\bar{Y}0$  through  $\bar{Y}3$  corresponding to this value will become low and the other outputs will all become high. In this case, chip select input  $\bar{CS}$  should be maintained at low. When  $\bar{CS}$  is high, all outputs will become high irrespective of A0 and A1.

### PIN CONFIGURATION (TOP VIEW)



When operated as a 1-of-4 demultiplexer,  $\bar{CS}$  is used as a data input and A0 and A1 are used as selecting inputs.

### LOGIC DIAGRAM (EACH DECODER/DEMULTIPLEXER)



DUAL 1-OF-4 DECODER/DEMULTIPLEXER

FUNCTION TABLE (Note 1)

Inputs			Outputs			
CS	A1	A0	Y0	Y1	Y2	Y3
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L
H	X	X	H	H	H	H

Note 1 : X : Irrelevant

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC139FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC139DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1	0.1	V	
			I <sub>OL</sub> = 20μA	4.5		0.1	0.1		
			I <sub>OL</sub> = 20μA	6.0		0.1	0.1		
			I <sub>OL</sub> = 4.0mA	4.5		0.26	0.33		
			I <sub>OL</sub> = 5.2mA	6.0		0.26	0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

DUAL 1-OF-4 DECODER/DEMULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns	
$t_{THL}$					10	ns	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CS} - \overline{Y}$ )				30	ns	
$t_{PHL}$					30	ns	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \overline{Y}$ )		Number of delay gate stages 4			30	ns
$t_{PHL}$			Number of delay gate stages 4			30	ns
$t_{PLH}$		Number of delay gate stages 5			38	ns	
$t_{PHL}$		Number of delay gate stages 5			38	ns	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{THL}$	output transition time		2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CS} - \overline{Y}$ )		2.0			175		219	ns	
			4.5			35		44		
			6.0			30		38		
$t_{PHL}$	output propagation time ( $\overline{CS} - \overline{Y}$ )	2.0			175		219	ns		
		4.5			35		44			
		6.0			30		38			
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \overline{Y}$ )	Number of delay gate stages 4	2.0			175		219	ns	
			4.5			35		44		
			6.0			30		38		
$t_{PHL}$		output propagation time ( $A - \overline{Y}$ )	Number of delay gate stages 4	2.0			175		219	ns
				4.5			35		44	
				6.0			30		38	
$t_{PLH}$	output propagation time ( $A - \overline{Y}$ )	Number of delay gate stages 5	2.0			220		275	ns	
			4.5			44		55		
			6.0			38		47		
$t_{PHL}$		output propagation time ( $A - \overline{Y}$ )	Number of delay gate stages 5	2.0			220		275	ns
				4.5			44		55	
				6.0			38		47	
$C_I$	Input capacitance				10		10	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			62				pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per decoder)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

MITSUBISHI HIGH SPEED CMOS  
M74HC139P/FP/DP


DUAL 1-OF-4 DECODER/DEMULTIPLEXER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC147P/FP/DP

## 10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

### DESCRIPTION

The M74HC147 is a semiconductor integrated circuit consisting of a 10-line decimal to 4-line BCD encoder with priority.

### FEATURES

- Priority for data input
- High-speed: 16ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC147 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS147.

When an input is applied to one of the nine input lines  $\overline{D1}$  through  $\overline{D9}$ , the corresponding inverted BCD code is output


### PIN CONFIGURATION (TOP VIEW)



at  $\overline{A0}$  through  $\overline{A3}$ . When more than one input is applied simultaneously, the signal at the highest order input pin is given priority.

$\overline{D0}$  does not exist as an input, and when all inputs are high, all outputs will become high, allowing zero to be obtained. The device is ideal for Keyboard encoders or range selectors.

### LOGIC DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC147P/FP/DP

## 10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

### FUNCTION TABLE (Note 1)

Inputs									Outputs			
D1	D2	D3	D4	D5	D6	D7	D8	D9	A3	A2	A1	A0
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	L	H	H	H	H	L	L	H
X	X	X	X	L	H	H	H	H	H	L	H	L
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

Note 1 : X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{iK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{oK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per, output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC147FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC147DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D <sub>1</sub> ~D <sub>9</sub> - A <sub>0</sub> ~A <sub>3</sub> )				26	ns
t <sub>PHL</sub>					26	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
t <sub>PHL</sub>	output propagation time (D̄ - A)	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		33		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)							pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$


10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC148P/FP/DP

## 8-LINE TO 3-LINE PRIORITY ENCODER

### DESCRIPTION

The M74HC148 is a semiconductor integrated circuit consisting of an 8-line binary octal encoder with priority.

### FEATURES

- Priority for data input
- Easily expandable number of input bits
- High-speed: 16ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC148 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS148.


When an input is applied to one of the eight input lines  $\overline{D0}$  through  $\overline{D7}$ , the corresponding 3-bit binary code is output at  $A0$  through  $A2$ . When more than one input is applied simultaneously, the highest order pin is given priority. By using

### PIN CONFIGURATION (TOP VIEW)



enable-input  $\overline{E}$ , enable-output  $\overline{EO}$ , and group-signal output  $\overline{GS}$ , the number of lines can be easily expanded, making the device ideal for keyboard encoders and range selectors.

### LOGIC DIAGRAM



MITSUBISHI HIGH SPEED CMOS  
M74HC148P/FP/DP

8-LINE TO 3-LINE PRIORITY ENCODER

FUNCTION TABLE (Note 1)

Inputs									Outputs				
E	D0	D1	D2	D3	D4	D5	D6	D7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	X	X	X	X	X	X	X	L	L	L	L	L	L
L	X	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	X	L	H	H	H	L	H	H	L	H
L	X	X	L	H	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H

Note 1 : X: Irrelevant

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per, output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC148FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC148DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

8-LINE TO 3-LINE PRIORITY ENCODER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0					0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0		

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D0~D7 - A0~A2)				26	ns
t <sub>PHL</sub>					26	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D0~D7 - E0, GS)				28	ns
t <sub>PHL</sub>					28	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (E - E0)				20	ns
t <sub>PHL</sub>					20	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (E - GS)				20	ns
t <sub>PHL</sub>					20	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (E - A0~A2)			21	ns	
t <sub>PHL</sub>				21		

8-LINE TO 3-LINE PRIORITY ENCODER


SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
$t_{PHL}$	output propagation time ( $\overline{D0}\sim\overline{D7} - \overline{A0}\sim\overline{A2}$ )		2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			165		205	ns
			4.5			33		41	
			6.0			28		35	
$t_{PHL}$	output propagation time ( $\overline{D0}\sim\overline{D7} - \overline{E0}, \overline{GS}$ )		2.0			165		205	ns
			4.5			33		41	
			6.0			28		35	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			120		150	ns
			4.5			24		30	
			6.0			20		26	
$t_{PHL}$	output propagation time ( $\overline{E} - \overline{E0}$ )		2.0			120		150	ns
			4.5			24		30	
			6.0			20		26	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHL}$	output propagation time ( $\overline{E} - \overline{GS}$ )		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PHL}$	output propagation time ( $\overline{E} - \overline{A0}\sim\overline{A2}$ )		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$C_I$	input capacitance				10		10	pF	
$C_{PD}$	power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


8-LINE TO 3-LINE PRIORITY ENCODER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC151P/FP/DP

## 8-INPUT DATA SELECTOR/MULTIPLEXER

### DESCRIPTION

The M74HC151 is a semiconductor integrated circuit consisting of an 8-line to 1-line data selector/multiplexer.

### FEATURES

- High-speed: 22ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ;  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC151 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS151.

The M74HC151 consists of data selector functions for selecting one of eight input line signals and multiplexer functions for converting 8-bit parallel data into serial data using time-division.

The 8-line signal is applied to data inputs D0 through D7, and after one of the data inputs has been selected by


### PIN CONFIGURATION (TOP VIEW)



select inputs A0 through A2, that input signal will be output at Y or an inverted signal will be output at  $\bar{Y}$ . By applying 8-bit parallel data to D0 through D7, and connecting the output of a synchronous octal counter to A0 through A2, D0 through D7 data will be output at Y synchronous with the clock pulse in the order of D0-D7. When output-enable input OE is high, Y will become low and  $\bar{Y}$  will become high irrespective of other inputs.

The M74HC151 has the same functions and pin connections as the M74HC251, but the latter has a 3-state output.

### LOGIC DIAGRAM



8-INPUT DATA SELECTOR/MULTIPLEXER

FUNCTION TABLE (Note 1)

				Inputs								Outputs	
A2	A1	A0	$\overline{OE}$	D0	D1	D2	D3	D4	D5	D6	D7	Y	$\overline{Y}$
X	X	X	H	X	X	X	X	X	X	X	X	L	H
L	L	L	L	L	X	X	X	X	X	X	X	L	H
L	L	L	L	H	X	X	X	X	X	X	X	H	L
L	L	H	L	X	L	X	X	X	X	X	X	L	H
L	L	H	L	X	H	X	X	X	X	X	X	H	L
L	H	L	L	X	X	L	X	X	X	X	X	L	H
L	H	L	L	X	X	H	X	X	X	X	X	H	L
L	H	H	L	X	X	X	L	X	X	X	X	L	H
L	H	H	L	X	X	X	H	X	X	X	X	H	L
H	L	L	L	X	X	X	X	L	X	X	X	L	H
H	L	L	L	X	X	X	X	H	X	X	X	H	L
H	L	H	L	X	X	X	X	X	L	X	X	L	H
H	L	H	L	X	X	X	X	X	H	X	X	H	L
H	H	L	L	X	X	X	X	X	X	L	X	L	H
H	H	L	L	X	X	X	X	X	X	H	X	H	L
H	H	H	L	X	X	X	X	X	X	X	L	L	H
H	H	H	L	X	X	X	X	X	X	X	H	H	L

Note 1 : X : Irrelevant

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC151FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC151DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

8-INPUT DATA SELECTOR/MULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	V	
			I <sub>OL</sub> = 20μA	4.5			0.1		
			I <sub>OL</sub> = 20μA	6.0			0.1		
			I <sub>OL</sub> = 4.0mA	4.5			0.26		
			I <sub>OL</sub> = 5.2mA	6.0			0.33 0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Y)				29	ns
t <sub>PHL</sub>					29	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - $\bar{Y}$ )				32	ns
t <sub>PHL</sub>					32	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y)				43	ns
t <sub>PHL</sub>					43	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - $\bar{Y}$ )				35	ns
t <sub>PHL</sub>					35	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time ( $\overline{OE}$ - Y)				23	ns
t <sub>PHL</sub>					23	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time ( $\overline{OE}$ - $\bar{Y}$ )				21	ns
t <sub>PHL</sub>					21	ns

8-INPUT DATA SELECTOR/MULTIPLEXER


SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			195		244	ns
			4.5			39		49	
			6.0			33		41	
t <sub>PHL</sub>	output propagation time (D - Y)		2.0			195		244	ns
			4.5			39		49	
			6.0			33		41	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			185		231	ns
			4.5			37		46	
			6.0			32		40	
t <sub>PHL</sub>	output propagation time (D - $\bar{Y}$ )		2.0			185		231	ns
			4.5			37		46	
			6.0			32		40	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 4)	2.0			250		312	ns
			4.5			50		63	
			6.0			43		54	
t <sub>PHL</sub>	output propagation time (A - Y)		2.0			250		312	ns
			4.5			50		63	
			6.0			43		54	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			205		256	ns
			4.5			41		51	
			6.0			35		44	
t <sub>PHL</sub>	output propagation time (A - $\bar{Y}$ )		2.0			205		256	ns
			4.5			41		51	
			6.0			35		44	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
t <sub>PHL</sub>	output propagation time ( $\bar{O}E$ - Y)		2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			127		159	ns
			4.5			25		32	
			6.0			22		28	
t <sub>PHL</sub>	output propagation time ( $\bar{O}E$ - $\bar{Y}$ )		2.0			127		159	ns
			4.5			25		32	
			6.0			22		28	
C <sub>I</sub>	Input capacitance						10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				70			pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


8-INPUT DATA SELECTOR/MULTIPLEXER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC153P/FP/DP

## DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER

### DESCRIPTION

The M74HC153 is a semiconductor integrated circuit consisting of two 4-line to 1-line data selectors/multiplexers.

### FEATURES

- High-speed: 13ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC153 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS153.

The M74HC153 consists of data selector functions for selecting one of four input line signals and multiplex functions for converting 4-bit parallel data into serial data using time-division.


The 4-line signal is applied to data inputs D0 through D3, and after one of the data inputs has been selected by select inputs A0 and A1, that input signal will be output at

### PIN CONFIGURATION (TOP VIEW)



Y. By applying 4-bit parallel data to D0 through D3 and connecting the output of a synchronous quadruple counter to A0 and A1, D0 through D3 data will be output at Y synchronous with the clock pulse in the order of D0-D3. Select inputs A are common to the two circuits while the output-enable inputs  $\overline{\text{OE}}$  are independent. When  $\overline{\text{OE}}$  is high, Y will become low irrespective of other inputs.

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC153P/FP/DP

## DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER

### FUNCTION TABLE (Note 1)

Inputs							Output
A1	A0	D0	D1	D2	D3	OE	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Note 1 : X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC153FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC153DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8		0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1		0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1		0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1		0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26		0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26		0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1		1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1		-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0		40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Y)				23	ns
t <sub>PHL</sub>					23	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y)				30	ns
t <sub>PHL</sub>					30	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (OE - Y)				15	ns
t <sub>PHL</sub>					15	ns




DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			126		158	ns
			4.5			28		35	
			6.0			23		29	
$t_{PHL}$	output propagation time (D - Y)	$C_L = 50pF$ (Note 4)	2.0			126		158	ns
			4.5			28		35	
			6.0			23		29	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			158		198	ns
			4.5			35		44	
			6.0			30		38	
$t_{PHL}$	output propagation time (A - Y)		2.0			158		198	ns
			4.5			35		44	
			6.0			30		38	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			95		120	ns
			4.5			19		24	
			6.0			16		20	
$t_{PHL}$	output propagation time ( $\overline{OE} - Y$ )		2.0			95		120	ns
			4.5			19		24	
			6.0			16		20	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			48				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula :  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER**

**TIMING DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC154P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER

### DESCRIPTION

The M74HC154 is a semiconductor integrated circuit consisting of a 4-bit binary to 16-line decoder/demultiplexer with chip select inputs.

### FEATURES

- Two chip select inputs
- High-speed: 21ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC154 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS154.

When operated as a 1-of-16 decoder, by applying a 4-bit binary code to inputs A0 through A3, the corresponding output  $\overline{Y0}$  through  $\overline{Y15}$  will become low and all the others will become high.

In this case, chip select inputs  $\overline{CS1}$  and  $\overline{CS2}$  should be


### PIN CONFIGURATION (TOP VIEW)



maintained low.

When both  $\overline{CS1}$  and  $\overline{CS2}$  are not low, all outputs will become high irrespective of A0 through A3.

When operated as a 1-of-16 demultiplexer,  $\overline{CS1}$  or  $\overline{CS2}$  is used as a data input and A0 through A3 are used as selecting inputs.



# MITSUBISHI HIGH SPEED CMOS M74HC154P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER

### FUNCTION TABLE (Note 1)

Inputs						Outputs																
CS1	CS2	A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	L
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

Note 1 : X: Irrelevant

### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC154FP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.  
M74HC154DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

# MITSUBISHI HIGH SPEED CMOS M74HC154P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1	0.1	V	
			I <sub>OL</sub> = 20μA	4.5		0.1	0.1		
			I <sub>OL</sub> = 20μA	6.0		0.1	0.1		
			I <sub>OL</sub> = 4.0mA	4.5		0.26	0.33		
			I <sub>OL</sub> = 5.2mA	6.0		0.26	0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y)				32	ns
t <sub>PHL</sub>					32	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS1, CS2 - Y)				32	ns
t <sub>PHL</sub>					32	

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>A</sub> = -40~+85°C)


Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y)		2.0			160		190	ns
			4.5			36		42	
			6.0			30		35	
t <sub>PHL</sub>	output propagation time (CS1, CS2 - Y)	2.0			160		190	ns	
		4.5			36		42		
		6.0			30		35		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS1, CS2 - Y)	2.0			160		190	ns	
		4.5			36		42		
		6.0			30		35		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)							pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula: P<sub>D</sub> = C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>I</sub> + I<sub>CC</sub> · V<sub>CC</sub>


1-OF-16 DECODER/DEMULTIPLEXER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC155P/FP/DP

## DUAL 1-OF-4 DECODER/DEMULTIPLEXER

### DESCRIPTION

The M74HC155 is a semiconductor integrated circuit consisting of two 2-bit binary to 4-line decoders/demultiplexers.

### FEATURES

- High-speed: 19ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC155 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS155.

When operated as a 2-bit binary to 4-line decoder, by applying 2-bit binary data to inputs Aa and Ab, the corresponding output  $\bar{Y}0$  through  $\bar{Y}3$  will become low and all the others will become high.

In this case, chip select inputs  $\bar{Cs}1a$  and  $\bar{Cs}1b$  should be maintained at high and low respectively, and chip select inputs  $\bar{Cs}2a$  and  $\bar{Cs}2b$  should be maintained low.

When both  $\bar{Cs}2a$  and  $\bar{Cs}2b$  are high, all the outputs will be-

### PIN CONFIGURATION (TOP VIEW)



come high.

When operated as a 3-bit binary to 8-line decoder, by applying 3rd-bit binary data to connected  $\bar{Cs}1a$  and  $\bar{Cs}2b$ , the output signals will appear at  $\bar{Y}0b$  through  $\bar{Y}3b$  and  $\bar{Y}0a$  through  $\bar{Y}3a$  in accordance with the function table given.

When operated as a 1-of-4 demultiplexer, by using  $\bar{Cs}1a$  and  $\bar{Cs}1b$  as data inputs, and by using Aa and Ab as select inputs, the output signals will appear at  $\bar{Y}0$  through  $\bar{Y}3$ .

When operated as a 1-of-8 demultiplexer, by using connected  $\bar{Cs}1a$  and  $\bar{Cs}1b$  as 3rd-bit select input, and by using connected  $\bar{Cs}2a$  and  $\bar{Cs}2b$  as data input, the output signals will appear at  $\bar{Y}0b$  through  $\bar{Y}3b$  and  $\bar{Y}0a$  through  $\bar{Y}3a$ .

### FUNCTION TABLE (Note 1)

#### <2-BIT BINARY TO 4-LINE DECODER/1-LINE TO 4-LINE DEMULTIPLEXER>

Inputs				Outputs			
Ab	Aa	$\bar{Cs}2a$	$\bar{Cs}1a$	$\bar{Y}0a$	$\bar{Y}1a$	$\bar{Y}2a$	$\bar{Y}3a$
X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H
L	H	L	H	H	L	H	H
H	L	L	H	H	H	L	H
H	H	L	H	H	H	H	L
X	X	X	L	H	H	H	H

Inputs				Outputs			
Ab	Aa	$\bar{Cs}2b$	$\bar{Cs}1b$	$\bar{Y}0b$	$\bar{Y}1b$	$\bar{Y}2b$	$\bar{Y}3b$
X	X	H	X	H	H	H	H
L	L	L	L	L	H	H	H
L	H	L	L	H	L	H	H
H	L	L	L	L	H	H	H
H	H	L	L	H	H	H	L
X	X	X	H	H	H	H	H

#### <3-BIT BINARY TO 8-LINE DECODER/1-LINE TO 8-LINE DEMULTIPLEXER>

Inputs				Outputs							
Ac	Ab	Aa	$\bar{Cs}$	$\bar{Y}0b$	$\bar{Y}1b$	$\bar{Y}2b$	$\bar{Y}3b$	$\bar{Y}0a$	$\bar{Y}1a$	$\bar{Y}2a$	$\bar{Y}3a$
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
H	H	L	L	H	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	H	L

Note 1 : X : Irrelevant  
Ac :  $\bar{Cs}1a$  and  $\bar{Cs}1b$  (when connected)  
Cs :  $\bar{Cs}2a$  and  $\bar{Cs}2b$  (when connected)

# MITSUBISHI HIGH SPEED CMOS M74HC157P/FP/DP

## QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER

### DESCRIPTION

The M74HC157 is a semiconductor integrated circuit consisting of four 2-line to 1-line data selectors/multiplexers.

### FEATURES

- High-speed: 12ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC157 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS157.

The M74HC157 consists of four circuits each containing data selector functions for selecting one of two input line signals and multiplexer functions for converting 2-bit parallel data into serial data using time-division.

The 2-line signal is applied to data inputs A and B, and after one of the inputs has been selected by select input S, it is output at pin Y. By applying 2-bit parallel data to A and

### PIN CONFIGURATION (TOP VIEW)




Outline  
16P4  
16P2N  
16P2P

B, and connecting the output of a binary counter to S, A and B data will be output at Y synchronous with the clock pulse in the order A-B. S and output-enable input  $\overline{\text{OE}}$  are common to all four circuits. When  $\overline{\text{OE}}$  is high, all outputs, Y will become low irrespective of other inputs.

M74HC157 is the same functions and pin connections as M74HC257, differing in that the output of M74HC257 is 3-state.

### LOGIC DIAGRAM





QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER

FUNCTION TABLE (Note 1)

Inputs				Output
OE	S	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

Note 1 : X : Irrelevant

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC157FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC157DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A, B - Y)				20	ns
t <sub>PHL</sub>					20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S - Y)				20	ns
t <sub>PHL</sub>					20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (OE - Y)				18	ns
t <sub>PHL</sub>					18	ns


QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A, B - Y)		2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	output propagation time (A, B - Y)	2.0			125		158	ns	
		4.5			25		32		
		6.0			21		27		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - Y)	2.0			125		158	ns	
		4.5			25		32		
		6.0			21		27		
$t_{PHL}$	output propagation time (S - Y)	2.0			125		158	ns	
		4.5			25		32		
		6.0			21		27		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{OE}$ - Y)	2.0			115		145	ns	
		4.5			23		29		
		6.0			20		25		
$t_{PHL}$	output propagation time ( $\overline{OE}$ - Y)	2.0			115		145	ns	
		4.5			23		29		
		6.0			20		25		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			51				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC158P/FP/DP

## QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER

### DESCRIPTION

The M74HC158 is a semiconductor integrated circuit consisting of four 2-line to 1-line data selectors/multiplexers.

### FEATURES

- High-speed: 12ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC158 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS158.

The M74HC158 consists of four circuits each containing date selector functions for selecting one of two input line signals and multiplexer functions for converting 2-bit parallel data into serial data using time-division.


The 2-line signal is applied to data inputs A and B, and after one of the data inputs has been selected by select in-

### PIN CONFIGURATION (TOP VIEW)



put S, it is inverted and output at pin  $\bar{Y}$ . By applying 2-bit parallel data to A and B, and connecting the output of a binary counter to S, the inverted A and B data will be output at  $\bar{Y}$  synchronous with the clock pulse in the order A-B. S and output-enable input  $\overline{\text{OE}}$  are common to all four circuits. When  $\overline{\text{OE}}$  is high, all outputs, Y will become high irrespective of other inputs.

### LOGIC DIAGRAM



QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER

FUNCTION TABLE (Note 1)

Inputs				Output
$\overline{OE}$	S	A	B	$\overline{Y}$
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

Note 1 : X : Irrelevant

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC158FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC158DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C		-40~+85°C			
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A, B - $\bar{Y}$ )				20	ns
t <sub>PHL</sub>					20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )				20	ns
t <sub>PHL</sub>					20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time ( $\overline{OE}$ - $\bar{Y}$ )				18	ns
t <sub>PHL</sub>				18	ns	


QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	(A, B - $\bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )		2.0			125		158	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (OE - $\bar{Y}$ )		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			82				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC160P/FP/DP

## PRESETTABLE BCD COUNTER WITH ASYNCHRONOUS RESET

### DESCRIPTION

The M74HC160 is a semiconductor integrated circuit consisting of a presettable synchronous BCD counter with an asynchronous reset input.

### FEATURES

- Asynchronous reset and synchronous preset inputs
- Enable input and ripple carry output allow cascade connection
- Count frequency 45MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC160 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS160.

When the count pulse is applied to clock input CK, the number of count pulses will be output at outputs Q0 through Q3 synchronous with the count pulse in BCD code. Counting takes place when CK changes from low-level to high-level.

The preset functions synchronously with the count pulse. By supplying data to preset data inputs P0 through P3 and setting load input  $\overline{\text{LOAD}}$  to low-level, when CK changes from

### PIN CONFIGURATION (TOP VIEW)




low-level to high-level, the P0 through P3 signals will be output to Q0 through Q3, respectively, irrespective of enable inputs  $E_P$  and  $E_T$ . This permits presetting of the counter.

When values greater than 10 are preset, the count advances as shown in the State Transition Diagram.

The reset operates asynchronously, and by setting direct reset input  $\overline{R_D}$  to low-level, Q0 through Q3 will become low irrespective of other inputs.

The ripple carry output RCO will become high only when Q0 is high, Q1 is low, Q2 is low, Q3 is high and  $E_T$  is high.  $E_P$ ,  $E_T$  and RCO are used in cascade connections of the counter synchronous from when the counter is used as a nbit counter. (See the Application Example.)

### LOGIC DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC160P/FP/DP


## PRESETTABLE BCD COUNTER WITH ASYNCHRONOUS RESET

**FUNCTION TABLE** (Note 1)


Inputs					Outputs				
R <sub>b</sub>	LOAD	E <sub>T</sub>	E <sub>P</sub>	CK	Q0	Q1	Q2	Q3	RCO
L	X	X	X	X	L	L	L	L	L
H	L	L	X	↑	P0	P1	P2	P3	L
H	L	H	X	↑					L*
H	H	H	H	↑	Count				L*
H	H	L	X	X	Count suppressed				L
H	H	H	L	X	Count suppressed				L*

Note 1 : ↑ : Change from low to high (positive-edge trigger)  
 \* : RCO is normally low, but will become high when Q0 is high, Q1 is low, Q2 is low, Q3 is high and E<sub>T</sub> is high.  
 Accordingly  $RCO = Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot E_T$   
 X : Irrelevant

### OPERATION TIMING DIAGRAM



### STATE TRANSITION DIAGRAM



### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC160FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC160DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

PRESETTABLE BCD COUNTER WITH ASYNCHRONOUS RESET

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$					
			$V_{CC}(\text{V})$	Min	Typ	Max	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{FHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				28	ns
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R}_D - Q$ )				34	ns
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R}_D - Q$ )				36	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T - \text{RCO}$ )				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T - \text{RCO}$ )				32	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				30	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				36	ns
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R}_D - \text{RCO}$ )			38	ns	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC160P/FP/DP**

**PRESETTABLE BCD COUNTER WITH ASYNCHRONOUS RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	5			4	MHz	
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{THL}$	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			170	214	ns	
			4.5			34	43		
			6.0			29	36		
$t_{PHL}$	output propagation time (CK - Q)		2.0			205	258	ns	
			4.5			41	52		
			6.0			35	44		
$t_{PHL}$	High-level to low-level output propagation time ( $\bar{R}_D$ - Q)	$C_L = 50pF$ (Note 4)	2.0			210	265	ns	
			4.5			42	53		
			6.0			36	45		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			160	202	ns	
			4.5			32	40		
			6.0			27	34		
$t_{PHL}$	output propagation time ( $E_T$ - RCO)		2.0			195	246	ns	
			4.5			39	49		
			6.0			33	42		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			175	221	ns	
			4.5			35	44		
			6.0			30	37		
$t_{PHL}$	output propagation time (CK - RCO)		2.0			215	271	ns	
			4.5			43	54		
			6.0			37	46		
$t_{PHL}$	High-level to low-level output propagation time ( $\bar{R}_D$ - RCO)		2.0			220	277	ns	
			4.5			44	55		
			6.0			37	47		
$C_I$	Input capacitance				10	10	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			57			pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

PRESETTABLE BCD COUNTER WITH ASYNCHRONOUS RESET

TIMING REQUIERMENTS ( $V_{cc} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{cc}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{W(CK)}$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{W(\overline{R_D})}$	Direct reset pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{SU(P)}$	P setup time with respect to CK		2.0	150			189		ns
			4.5	30			38		
			6.0	26			32		
$t_{SU(\overline{LOAD})}$	$\overline{LOAD}$ setup time with respect to CK		2.0	135			170		ns
			4.5	27			34		
			6.0	23			29		
$t_{SU(E)}$	$E_r, E_p$ setup time with respect to CK		2.0	200			250		ns
			4.5	40			50		
			6.0	34			43		
$t_{H(P)}$	P hold time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{H(\overline{LOAD})}$	$\overline{LOAD}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{H(E)}$	$E_r, E_p$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec(\overline{R_D})}$	$\overline{R_D}$ recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		
$t_{rec(\overline{LOAD})}$	$\overline{LOAD}$ recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


PRESETTABLE BCD COUNTER WITH ASYNCHRONOUS RESET

TIMING DIAGRAM




APPLICATION EXAMPLE CONFIGURATION OF A 10<sup>n</sup> COUNTER USING CASCADE CONNECTION

- CONNECTION FOR LOW-SPEED APPLICATION



- CONNECTION FOR HIGH-SPEED APPLICATIONS



# MITSUBISHI HIGH SPEED CMOS M74HC161P/FP/DP

## PRESETTABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS RESET

### DESCRIPTION

The M74HC161 is a semiconductor integrated circuit consisting of a presettable synchronous 4-bit binary (hexadecimal) counter with direct reset input.

### FEATURES

- Direct reset and synchronous preset inputs
- Enable input and ripple carry output for cascade connection
- Count frequency 45MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC161 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS161.

When the count pulse is applied to clock input CK, the number of count pulses will be output at outputs Q0 through Q3 synchronous with the count pulse in 4-bit binary code. Counting takes place when CK changes from low-level to high-level.

The preset functions synchronously with the count pulse. By

### PIN CONFIGURATION (TOP VIEW)




supplying data to PERSET data inputs P0 through P3 and setting load input  $\overline{\text{LOAD}}$  to low-level, when CK changes from low-level to high-level, the P0 through P3 signals will be output to Q0 through Q3, respectively, irrespective of enable inputs  $E_P$  and  $E_T$ . This permits presetting of the counter.

The reset operates asynchronously, and by setting direct reset input  $\overline{R_D}$  to low-level, Q0 through Q3 will become low, irrespective of other inputs.

The ripple carry output RCO will be high only when all of Q0, Q1, Q2, Q3 and  $E_T$  are high.  $E_P$ ,  $E_T$  and RCO are used in cascade connections of the counter in synchronous from when the counter is used as a n-bit counter. (See the Application Example.)

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC161P/FP/DP


## PRESETTABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS RESET

FUNCTION TABLE (Note 1)


Inputs					Outputs				
R <sub>D</sub>	LOAD	E <sub>T</sub>	E <sub>P</sub>	CK	Q0	Q1	Q2	Q3	RCO
L	X	X	X	X	L	L	L	L	L
H	L	L	X	↑	P0	P1	P2	P3	L*
H	L	H	X	↑	Count				L*
H	H	H	H	↑	Count				L*
H	H	L	X	X	Count suppressed				L
H	H	H	L	X	Count suppressed				L*

Note 1 : ↑ : Change from low to high level (positive-edge trigger)  
 \* : RCO is normally low, but will become high when all of Q0, Q1, Q2, Q3 and E<sub>T</sub> are high. Accordingly, RCO = Q0 · Q1 · Q2 · Q3 · E<sub>T</sub>  
 X : Irrelevant

OPERATION TIMING DIAGRAM



STATE TRANSITION DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	
I <sub>O</sub>	Output current per output pin	V <sub>O</sub> > V <sub>CC</sub>	20	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±25	
P <sub>d</sub>	Power dissipation	(Note 2)	±50	mW
T <sub>stg</sub>	Storage temperature range		500	mW
			-65~+150	°C

Note 2 : M74HC161FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC161DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

**PRESETTABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS RESET**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	°C
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2 \sim 6\text{V}, T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				28	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				34	ns
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D}$ - Q)				36	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T$ - RCO)				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T$ - RCO)				32	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				30	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				36	ns
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D}$ - RCO)			38	ns	



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC161P/FP/DP**

**PRESETTABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{FHL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			170		214	ns
			4.5			34		43	
			6.0			29		36	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)		2.0			205		258	ns
			4.5			41		52	
			6.0			35		44	
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D}$ - Q)	$C_L = 50pF$ (Note 4)	2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			160		202	ns
			4.5			32		40	
			6.0			27		34	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T$ - RCO)		2.0			195		246	ns
			4.5			39		49	
			6.0			33		42	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)		2.0			215		271	ns
			4.5			43		54	
			6.0			37		46	
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D}$ - RCO)		2.0			220		277	ns
			4.5			44		55	
			6.0			37		47	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			57				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

PRESETTABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS RESET

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{w(CK)}$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{w(\overline{RD})}$	Direct reset pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su(P)}$	P setup time with respect to CK		2.0	150			189		ns
			4.5	30			38		
			6.0	26			32		
$t_{su(\overline{LOAD})}$	$\overline{LOAD}$ setup time with respect to CK		2.0	135			170		ns
			4.5	27			34		
			6.0	23			29		
$t_{su(E)}$	$E_T, E_P$ setup time with respect to CK		2.0	200			250		ns
			4.5	40			50		
			6.0	34			43		
$t_{h(P)}$	P hold time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{h(\overline{LOAD})}$	$\overline{LOAD}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{h(E)}$	$E_T, E_P$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec(\overline{RD})}$	$\overline{RD}$ recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		
$t_{rec(\overline{LOAD})}$	$\overline{LOAD}$ recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


PRESETTABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS RESET

TIMING DIAGRAM



APPLICATION EXAMPLE

CONFIGURATION OF A PROGRAMMABLE DIVIDER



P0	P1	P2	P3	Rate of division
L	L	L	L	1/16
H	L	L	L	1/15
L	H	L	L	1/14
H	H	L	L	1/13
L	L	H	L	1/12
H	L	H	L	1/11
L	H	H	L	1/10
H	H	H	L	1/9
L	L	L	H	1/8
H	L	L	H	1/7
L	H	L	H	1/6
H	H	L	H	1/5
L	L	H	H	1/4
H	L	H	H	1/3
L	H	H	H	1/2

Note 5 : The reset function is invoked by setting the reset input to high and applying a count pulse. The  $\overline{R_D}$  pin cannot be used in this application because it sets Q0 through Q3 to low.

# MITSUBISHI HIGH SPEED CMOS M74HC162P/FP/DP

## PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

### DESCRIPTION

The M74HC162 is a semiconductor integrated circuit consisting of a presettable synchronous BCD counter with a synchronous reset input.

### FEATURES

- Synchronous reset and preset inputs
- Enable input and ripple-carry output allow cascade connection
- Count frequency 45MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC162 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS162.

When the count pulse is applied to clock input CK, the number of count pulses will be output at outputs Q0 through Q3 synchronous with the count pulse in BCD code. Counting takes place when CK changes from low-level to high-level.

The preset functions synchronously with the count pulse. By supplying data to PERSET data inputs P0 through P3 and setting load input  $\overline{\text{LOAD}}$  to low-level, when CK changes




from low-level to high-level, the P0 through P3 signals will be output to Q0 through Q3, respectively, irrespective of enable inputs  $E_p$  and  $E_t$ . This permits presetting of the counter.

When values greater than 10 are preset, the count advances as shown in the State Transition Diagram.

The reset operates synchronously with the count pulses, and by setting reset input  $\overline{\text{R}}$  to low-level, Q0 through Q3 will become low when CK changes from low-level to high-level.

The ripple carry output RCO will become high only when Q0 is high, Q1 is low, Q2 is low, Q3 is high and  $E_t$  is high.  $E_p$ ,  $E_t$  and RCO are used in cascade connections of the counter in synchronous from when the counter is used as a n-bit counter. (See the Application Example.)



# MITSUBISHI HIGH SPEED CMOS M74HC162P/FP/DP


## PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

FUNCTION TABLE (Note 1)


Inputs					Outputs				
R	LOAD	E <sub>T</sub>	E <sub>P</sub>	CK	Q0	Q1	Q2	Q3	RCO
L	X	X	X	↑	L	L	L	L	L
H	L	L	X	↑	P0	P1	P2	P3	L
H	L	H	X	↑					L*
H	H	H	H	↑	Count				L*
H	H	L	X	X	Count suppressed				L
H	H	H	L	X	Count suppressed				L*

Note 1 : ↑ : Change from low to high (positive-edge trigger)  
 \* : RCO is normally low, but will become high when Q0 is high, Q1 is low, Q2 is low, Q3 is high and E<sub>T</sub> is high.  
 Accordingly RCO = Q0 · Q1 · Q2 · Q3 · E<sub>T</sub>  
 X : Irrelevant

### OPERATION TIMING DIAGRAM



### STATE TRANSITION DIAGRAM



### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC162FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC162DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$		1000	ns
		$V_{CC} = 4.5\text{V}$		500	
		$V_{CC} = 6.0\text{V}$		400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		
			$I_{OL} = 4.0\text{mA}$	4.5			0.26		
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
			6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				28	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				34	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T - RCO$ )				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T - RCO$ )				32	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				30	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)			36	ns	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC162P/FP/DP**

**PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	5			4	MHz	
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{THL}$	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			170	214	ns	
			4.5			34	43		
			6.0			29	36		
$t_{PHL}$	output propagation time (CK - Q)	$C_L = 50pF$ (Note 4)	2.0			205	258	ns	
			4.5			41	52		
			6.0			35	44		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			160	202	ns	
			4.5			32	40		
			6.0			27	34		
$t_{PHL}$	output propagation time ( $E_T$ - RCO)		2.0			195	246	ns	
			4.5			39	49		
			6.0			33	42		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			175	221	ns	
			4.5			35	44		
			6.0			30	37		
$t_{PHL}$	output propagation time (CK - RCO)		2.0			215	271	ns	
			4.5			43	54		
			6.0			37	46		
$C_i$	Input capacitance				10	10	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			58			pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$


# MITSUBISHI HIGH SPEED CMOS M74HC162P/FP/DP

## PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{w(CK)}$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su(P)}$	P setup time with respect to CK		2.0	150			189		ns
			4.5	30			38		
			6.0	26			32		
$t_{su(\overline{LOAD})}$	$\overline{LOAD}$ setup time with respect to CK		2.0	135			170		ns
			4.5	27			34		
			6.0	23			29		
$t_{su(\overline{R})}$	$\overline{R}$ setup time with respect to CK		2.0	160			202		ns
			4.5	32			40		
			6.0	27			34		
$t_{su(E)}$	$E_r, E_p$ setup time with respect to CK		2.0	200			250		ns
			4.5	40			50		
			6.0	34			43		
$t_{h(P)}$	P hold time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{h(\overline{LOAD})}$	$\overline{LOAD}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{h(\overline{R})}$	$\overline{R}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{h(E)}$	$E_r, E_p$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec(\overline{R})}$	$\overline{R}$ recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		
$t_{rec(\overline{LOAD})}$	$\overline{LOAD}$ recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.




PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

TIMING DIAGRAM



APPLICATION EXAMPLE

CONFIGURATION OF A BASE n COUNTER



BASE n COUNTER	PIN CONNECTED TO GATE INPUT
3	Q1
5	Q2
6	Q0, Q2
7	Q1, Q2
9	Q3

# MITSUBISHI HIGH SPEED CMOS M74HC163P/FP/DP

## PRESETTABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS RESET

### DESCRIPTION

The M74HC163 is a semiconductor integrated circuit consisting of a presettable synchronous 4-bit binary (hexadecimal) counter with synchronous reset input.

### FEATURES

- synchronous reset and preset inputs
- Enable input and ripple-carry output allow cascade connection
- Count frequency: 45MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC163 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS163.

When the count pulse is applied to clock input CK, the number of count pulses will be output at outputs Q0 through Q3 synchronous with the count pulse in 4-bit binary code. Counting takes place when CK changes from low-level to high-level.

The preset functions synchronously with the count pulse. By

### PIN CONFIGURATION (TOP VIEW)




supplying data to PERSET data inputs P0 through P3 and setting load input  $\overline{\text{LOAD}}$  to low-level, when CK changes from low-level to high-level, the P0 through P3 signals will be output to Q0 through Q3, respectively, irrespective of enable inputs  $E_P$  and  $E_T$ . This permits persetting of the counter.

The reset operates synchronously with the count pulses, and by setting reset input  $\overline{\text{R}}$  to low-level, Q0 through Q3 will become low when CK changes from low-level to high-level.

The ripple carry output RCO will become high only when Q0, Q1, Q2, Q3 and  $E_T$  are high.  $E_P$ ,  $E_T$  and RCO are used in cascade connections of the counter in synchronous when the counter is used as a n-bit counter. (See the Application Example.)

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC163P/FP/DP

## PRESETTABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS RESET

### FUNCTION TABLE (Note 1)


Inputs					Outputs				
R	LOAD	E <sub>T</sub>	E <sub>P</sub>	CK	Q0	Q1	Q2	Q3	RCO
L	X	X	X	↑	L	L	L	L	L
H	L	L	X	↑	P0	P1	P2	P3	L
H	L	H	X	↑					L*
H	H	H	H	↑	Count				L*
H	H	L	X	X	Count suppressed				L
H	H	H	L	X	Count suppressed				L*

Note 1 : ↑ : Change from low to high  
(positive-edge trigger)


\* : RCO is normally low, but will become high when all of Q0, Q1, Q2, Q3 and E<sub>T</sub> are high. Accordingly, RCO = Q0 · Q1 · Q2 · Q3 · E<sub>T</sub>

X : Irrelevant

### OPERATION TIMING DIAGRAM



### STATE TRANSITION DIAGRAM



### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC163FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC163DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC163P/FP/DP**

**PRESETTABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS RESET**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (注4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				28	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				34	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T$ - RCO)				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $E_T$ - RCO)				32	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				30	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				36	ns

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC163P/FP/DP**

**PRESETTABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	2.0	5				4		MHz
			4.5	27				21		
			6.0	32				25		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75			95	ns
			4.5			15			19	
			6.0			13			16	
t <sub>THL</sub>	output transition time		2.0			75			95	ns
			4.5			15			19	
			6.0			13			16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			170			214	ns
			4.5			34			43	
			6.0			29			36	
t <sub>PHL</sub>	output propagation time (CK - Q)		2.0			205			258	ns
			4.5			41			52	
			6.0			35			44	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	2.0			160			202	ns	
		4.5			32			40		
		6.0			27			34		
t <sub>PHL</sub>	output propagation time (E <sub>T</sub> - RCO)	2.0			195			246	ns	
		4.5			39			49		
		6.0			33			42		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	2.0			175			221	ns	
		4.5			35			44		
		6.0			30			37		
t <sub>PHL</sub>	output propagation time (CK - RCO)	2.0			215			271	ns	
		4.5			43			54		
		6.0			37			46		
C <sub>I</sub>	Input capacitance				10			10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				62				pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_r + I_{CC} \cdot V_{CC}$$

PRESETTABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS RESET

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{w(CK)}$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su(P)}$	P setup time with respect to CK		2.0	150			189		ns
			4.5	30			38		
			6.0	26			32		
$t_{su(Load)}$	LOAD setup time with respect to CK		2.0	135			170		ns
			4.5	27			34		
			6.0	23			29		
$t_{su(\bar{R})}$	$\bar{R}$ setup time with respect to CK		2.0	160			202		ns
			4.5	32			40		
			6.0	27			34		
$t_{su(E)}$	$E_r, E_p$ setup time with respect to CK		2.0	200			250		ns
			4.5	40			50		
			6.0	34			43		
$t_{h(P)}$	P hold time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{h(Load)}$	LOAD hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{h(\bar{R})}$	$\bar{R}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{h(E)}$	$E_r, E_p$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec(\bar{R})}$	$\bar{R}$ recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		
$t_{rec(Load)}$	LOAD recovery time with respect to CK		2.0	125			158		ns
			4.5	25			32		
			6.0	21			27		

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

# MITSUBISHI HIGH SPEED CMOS M74HC163P/FP/DP


## PRESETTABLE 4-BIT BINARY COUNTER WITH SYNCHRONOUS RESET

### TIMING DIAGRAM



### APPLICATION EXAMPLE

CONFIGURATION OF A BASE n COUNTER.



BASE	PIN CONNECTED TO GATE INPUT
3	Q1
5	Q2
6	Q0, Q2
7	Q1, Q2
9	Q3
10	Q0, Q3
11	Q1, Q3
12	Q0, Q1, Q3
13	Q2, Q3
14	Q0, Q2, Q3
15	Q1, Q2, Q3

# MITSUBISHI HIGH SPEED CMOS M74HC164P/FP/DP

## 8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT REGISTER

### DESCRIPTION

The M74HC164 is a semiconductor integrated circuit consisting of an 8-bit serial-input serial/parallel-output shift register with direct reset input.

### FEATURES

- High-speed: (Clock frequency) 60MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC164 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS164.

The M74HC164 consists of eight edge-triggered D-type flip-flops. The logical product A1-A2 of the serial data inputs A1 and A2 acts as the shift register input. QA through QH are taken out from the outputs of each flip-flop.

When both A1 and A2 are high, and the clock pulse is applied to clock input CK, the high-level signals will be shifted synchronously with the clock pulse in the order of QA-QH.


### PIN CONFIGURATION (TOP VIEW)



When at least one of A1 or A2 is low, the low-level signal will be shifted synchronously with the clock pulse. The shift operation will take place when CK changes from low-level to high-level.

When the direct reset input  $\overline{R}_D$  is low, all outputs will be reset to low-level irrespective of other inputs. When used as a shift register,  $\overline{R}_D$  should be maintained at high-level.

### LOGIC DIAGRAM






8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT REGISTER

FUNCTION TABLE (Note 1)

Operating mode	Inputs				Outputs							
	$\overline{R_D}$	CK	A1	A2	QA	QB	QC	QD	QE	QF	QG	QH
Reset	L	X	X	X	L	L	L	L	L	L	L	L
Right shift	H	↑	L	L	L	QA <sup>0</sup>	QB <sup>0</sup>	QC <sup>0</sup>	QD <sup>0</sup>	QE <sup>0</sup>	QF <sup>0</sup>	QG <sup>0</sup>
	H	↑	H	L	L	QA <sup>0</sup>	QB <sup>0</sup>	QC <sup>0</sup>	QD <sup>0</sup>	QE <sup>0</sup>	QF <sup>0</sup>	QG <sup>0</sup>
	H	↑	L	H	L	QA <sup>0</sup>	QB <sup>0</sup>	QC <sup>0</sup>	QD <sup>0</sup>	QE <sup>0</sup>	QF <sup>0</sup>	QG <sup>0</sup>
No change	H	↓	X	X	QA <sup>0</sup>	QB <sup>0</sup>	QC <sup>0</sup>	QD <sup>0</sup>	QE <sup>0</sup>	QF <sup>0</sup>	QG <sup>0</sup>	QH <sup>0</sup>

Note 1 : ↑ : Change from low-level to high-level  
 ↓ : Change from high-level to low-level  
 Q<sup>0</sup> : Output state before clock input changed  
 X : Irrelevant

OPERATING TIMING DIAGRAM



8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT REGISTER

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC164FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC164DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	V	
			4.5				1.35		
			6.0				1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0				0.1	V
			I <sub>OL</sub> = 20μA	4.5				0.1	
			I <sub>OL</sub> = 20μA	6.0				0.1	
			I <sub>OL</sub> = 4.0mA	4.5				0.26	
			I <sub>OL</sub> = 5.2mA	6.0				0.26	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0				0.1	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0				-0.1	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0				4.0	40.0	μA

8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT REGISTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				30	ns
$t_{PHL}$	output propagation time (CK - Q)				30	ns
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q$ )				35	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			175		218	ns	
		4.5			35		44		
		6.0			30		38		
$t_{PHL}$	output propagation time (CK - Q)	2.0			175		218	ns	
		4.5			35		44		
		6.0			30		38		
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q$ )	2.0			205		256	ns	
		4.5			41		51		
		6.0			35		44		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			150				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	CK, $R_D$ clock pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{su}$	A setup time with respect to CK		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	A hold time with respect to CK		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		
$t_{rec}$	$R_D$ recovery time with respect to CK	2.0	5			5		ns	
		4.5	5			5			
		6.0	5			5			


8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT REGISTER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC165P/FP/DP

## 8-BIT SERIAL-OR PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER

### DESCRIPTION

The M74HC165 is a semiconductor integrated circuit consisting of an 8-bit serial- or parallel-input/serial output shift register.

### FEATURES

- High-speed: 40MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC165 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS165.

The parallel or serial input mode is selected by serial shift/parallel load input  $S/\bar{P}$  signal. When  $S/\bar{P}$  is high, serial data input  $S_A$  operates and the 8-bit flip flop operates serial shifts with the clock pulse. When  $S/\bar{P}$  is low, parallel data inputs  $A\sim H$  operate. As  $A\sim H$  enter direct set, direct reset


### PIN CONFIGURATION (TOP VIEW)



of each flip flop, irrespective of other inputs be read. Serial data transfer is suspended while parallel loading takes place. The load and shift operation takes place when clock input CK1 or CK2 changes from low to high.

For permit use of combination of two clock or use of one prohibition clock input, clock is 2-input NOR gate. When either input is maintained high, the clock operation stops. When it is maintained low, the data transfer is possible.

### LOGIC DIAGRAM




8-BIT SERIAL-OR PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER

FUNCTION TABLE (Note 1)

Operating mode	Inputs					Outputs									
	S/P	CK1	CK2	S <sub>A</sub>	A~H	Internal								Q <sub>H</sub>	Q̄ <sub>H</sub>
						Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q <sub>E</sub>	Q <sub>F</sub>	Q <sub>G</sub>	Q <sub>H</sub>		
Load	L	X	X	X	a~h	a	b	c	d	e	f	g	h	h̄	
Shift	H	↑	L	L	X	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	
	H	↑	L	H	X	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	
	H	L	↑	L	X	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	
	H	L	↑	H	X	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	
Clock inhibition	H	H	X	X	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q̄ <sub>H</sub> <sup>0</sup>	
	H	X	H	X	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q̄ <sub>H</sub> <sup>0</sup>	
No change	H	X	X	X	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q̄ <sub>H</sub> <sup>0</sup>	

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 Q<sup>0</sup> : Output state before clock input changed

OPERATING TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC165FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC165DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

8-BIT SERIAL-OR PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - $Q_H$ or $\bar{Q}_H$ )				25	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (S/P - $Q_H$ or $\bar{Q}_H$ )				25	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S/P - $Q_H$ or $\bar{Q}_H$ )				30	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (S/P - $Q_H$ or $\bar{Q}_H$ )				30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (H - $Q_H$ or $\bar{Q}_H$ )				25	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (H - $Q_H$ or $\bar{Q}_H$ )				25	ns

## 8-BIT SERIAL-OR PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	5			4	MHz	
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{THL}$	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PHL}$	output propagation time (Clock - $Q_H$ , $\overline{Q_H}$ )	$C_L = 50pF$ (Note 4)	2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			175	221	ns	
			4.5			35	44		
			6.0			30	37		
$t_{PHL}$	output propagation time ( $S/\overline{P} - Q_H$ or $\overline{Q_H}$ )		2.0			175	221	ns	
			4.5			35	44		
			6.0			30	37		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PHL}$	output propagation time ( $H - Q_H$ or $\overline{Q_H}$ )		2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$C_I$	Input capacitance				10	10	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)						pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$




8-BIT SERIAL-OR PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_w$	Clock pulse width Load pulse width		2.0	80			101		ns	
			4.5	16			20			
			6.0	14			17			
$t_{su}$	$S_A$ setup time with respect to CK		2.0	100			126		ns	
			4.5	20			25			
			6.0	17			21			
	$S/\bar{P}$ setup time with respect to CK			2.0	100			126		ns
				4.5	20			25		
				6.0	17			21		
	A~H setup time with respect to $S/\bar{P}$			2.0	100			126		ns
				4.5	20			25		
				6.0	17			21		
	CK1 setup time with respect to CK2 CK2 setup time with respect to CK1			2.0	100			126		ns
				4.5	20			25		
				6.0	17			21		
$t_h$	$S_A$ hold time with respect to CK		2.0	0			0		ns	
			4.5	0			0			
			6.0	0			0			
	$S/\bar{P}$ hold time with respect to CK			2.0	0			0		ns
				4.5	0			0		
				6.0	0			0		
A~H hold time with respect to $S/\bar{P}$			2.0	0			0		ns	
			4.5	0			0			
			6.0	0			0			
$t_{rec}$	CK1 recovery time with respect to CK2 CK2 recovery time with respect to CK1		2.0	100			126		ns	
			4.5	20			25			
			6.0	17			21			


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

8-BIT SERIAL-OR PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC166P/FP/DP

## 8-BIT SERIAL-OR PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH RESET

### DESCRIPTION

The M74HC166 is a semiconductor integrated circuit consisting of an 8-input serial/parallel-input serial-output shift register.

### FEATURES

- High-speed: (Clock frequency) 60MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC166 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS166.


Parallel or serial input modes can be selected by the signal of the serial-shift/parallel-load input  $S/\bar{P}$ . When  $S/\bar{P}$  is high, serial data input  $S_A$  is enabled and 8-bit flip-flop is possible to do serial shift by the clock pulse. When  $S/\bar{P}$  is low, parallel data inputs A through H are enabled and the input data is loaded synchronously with the next clock pulse. During the parallel load, transfer of serial data is suppressed. Shift or load is enabled when clock input CK1 or CK2 changes from low-level to high-level.

The clock employs a 2-input NOR, with usable in combination or with either input usable as a clock suppressing in-



put. When one of the inputs is held at high-level, the clock stops; when held at low-level, data transfer is enabled. When direct reset input  $\bar{R}_D$  is low, the shift register is reset irrespective of other inputs.

### LOGIC DIAGRAM




**8-BIT SERIAL-OR  
PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH RESET**

**FUNCTION TABLE** (Note 1)

Operating mode	Inputs						Outputs		
	$\overline{R_D}$	S/ $\overline{P}$	CK1	CK2	S <sub>A</sub>	A~H	Internal Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>H</sub>
Load	H	L	X	X	X	a~h	a	b	h
Shift	H	H	↑	L	L	X	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>
	H	H	↑	L	H	X	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>
	H	H	L	↑	L	X	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>
	H	H	L	↑	H	X	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>
Clock prohibition	H	H	H	X	X	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>
	H	H	X	H	X	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>
No change	H	H	L	L	X	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>
Reset	L	X	X	X	X	X	L	L	L

Note 1 : X : Irrelevant  
 ↑ : Change from low-level to high-level  
 Q<sup>0</sup> : Output state before clock input changed

**OPERATING TIMING DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC166FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC166DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

**MITSUBISHI HIGH SPEED CMOS  
M74HC166P/FP/DP**

**8-BIT SERIAL-OR  
PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH RESET**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	35			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK - Q_H$ )				25	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $CK - Q_H$ )				25	ns
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q_H$ )				25	ns

**8-BIT SERIAL-OR  
PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH RESET**
**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	2.0	6			5		MHz
			4.5	31			25		
			6.0	36			29		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			150		190	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PHL</sub>	output propagation time (CK - Q <sub>H</sub> )	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		32		
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q <sub>H</sub> )	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		32		
C <sub>I</sub>	Input capacitance						10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			76				pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula :  

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$


**MITSUBISHI HIGH SPEED CMOS**  
**M74HC166P/FP/DP**

**8-BIT SERIAL-OR  
PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH RESET**

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{W(CK)}$	Clock pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			17		
$t_{W(\overline{RD})}$	Direct reset pulse width		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_{SU(A\sim H)}$	A~H setup time with respect to CK		2.0	80			100		ns
			4.5	16			20		
			6.0	14			17		
$t_{SU(S_A)}$	$S_A$ setup time with respect to CK		2.0	80			100		ns
			4.5	16			20		
			6.0	14			17		
$t_{SU(S/\overline{P})}$	$S/\overline{P}$ setup time with respect to CK		2.0	145			180		ns
			4.5	29			36		
			6.0	25			31		
$t_{SU(CK1)}$	CK1 setup time with respect to CK2		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_{SU(CK2)}$	CK2 setup time with respect to CK1		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_{H(A\sim H)}$	A~H hold time with respect to CK		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		
$t_{H(S_A)}$	$S_A$ hold time with respect to CK		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		
$t_{H(S/\overline{P})}$	$S/\overline{P}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec(CK1)}$	CK1 recovery time with respect to CK2		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_{rec(CK2)}$	CK2 recovery time with respect to CK1		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_{rec(\overline{RD})}$	$\overline{RD}$ recovery time with respect to CK		2.0	40			50		ns
			4.5	8			10		
			6.0	7			9		


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**8-BIT SERIAL-OR  
 PARALLEL-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH RESET**

**TIMING DIAGRAM**





# MITSUBISHI HIGH SPEED CMOS M74HC173P/FP/DP

## QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### DESCRIPTION

The M74HC173 is a semiconductor integrated circuit consisting of a 4-bit register with 3-state output.


### FEATURES

- High-speed: (clock frequency) 60MHz typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$


### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM



QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC173 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS173.

The M74HC173 contains four edge-triggered D-type flip-flops with common direct reset input  $R_D$  and common clock input CK.

When CK changes from low-level to high-level, the signals just previously input at D appears at outputs Q in accordance with the function table given.

When  $R_D$  becomes high while output enable inputs  $\overline{OE1}$  and  $\overline{OE2}$  are held low, all outputs Q become low-level irrespective of other inputs.

When one of data enable inputs  $\overline{DE1}$  or  $\overline{DE2}$  is high, while  $\overline{OE1}$ ,  $\overline{OE2}$  and  $R_D$  are held low, output Q is maintained.

When either  $\overline{OE1}$  or  $\overline{OE2}$  is high, all outputs Q will become the high-impedance state, and the contents of the flip-flop are not affected even when  $\overline{OE1}$  and  $\overline{OE2}$  are changed.

When used as a D-type flip-flop,  $\overline{OE1}$ ,  $\overline{OE2}$ ,  $R_D$ ,  $\overline{DE1}$  and  $\overline{DE2}$  should all be maintained at low-level.

FUNCTION TABLE (Note 1)

Inputs							Output
$\overline{OE1}$	$\overline{OE2}$	$R_D$	CK	$\overline{DE1}$	$\overline{DE2}$	D	Q
L	L	H	X	X	X	X	L
L	L	L	L	X	X	X	Q <sup>0</sup>
L	L	L	H	X	X	X	Q <sup>0</sup>
L	L	L	↑	H	X	X	Q <sup>0</sup>
L	L	L	↑	X	H	X	Q <sup>0</sup>
L	L	L	↑	L	L	L	L
L	L	L	↑	L	L	H	H
L	L	L	↓	X	X	X	Q <sup>0</sup>
L	H	X	X	X	X	X	Z
H	L	X	X	X	X	X	Z
H	H	X	X	X	X	X	Z

Note 1 : Z : High impedance  
X : Irrelevant  
↑ : Change from low to high level  
↓ : Change from high to low level  
Q<sup>0</sup> : Output state Q before clock input changed.

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>O</sub>	Output current per output pin		±35	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±75	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC173FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -7mW/°C  
M74HC173DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC173P/FP/DP**

**QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -6.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -7.8mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				10	ns
t <sub>PLH</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q)				31	ns
t <sub>PHL</sub>	Low-level, high-level output disable time (OE - Q)				31	ns
t <sub>PLZ</sub>	Low-level, high-level output enable time (OE - Q)				27	ns
t <sub>PLZ</sub>	Low-level, high-level output disable time (OE - Q)	C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>	Low-level, high-level output enable time (OE - Q)				25	ns
t <sub>PZL</sub>	Low-level, high-level output enable time (OE - Q)	C <sub>L</sub> = 50pF (Note 4)			28	ns
t <sub>PZH</sub>	Low-level, high-level output disable time (OE - Q)				28	ns

QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4	MHz	
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60	75	ns	
			4.5			12	15		
			6.0			10	13		
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60	75	ns	
			4.5			12	15		
			6.0			10	13		
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			175	221	ns	
			4.5			35	44		
			6.0			30	37		
$t_{PHL}$	output propagation time (CK - Q)	$C_L = 150pF$ (Note 4)	2.0			225	284	ns	
			4.5			45	57		
			6.0			38	48		
$t_{PHL}$	output propagation time ( $R_D - Q$ )	$C_L = 50pF$ (Note 4)	2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PHL}$	output propagation time ( $R_D - Q$ )	$C_L = 150pF$ (Note 4)	2.0			200	252	ns	
			4.5			40	50		
			6.0			34	43		
$t_{PLZ}$	Low-level, high-level output disable time	$C_L = 50pF$ (Note 4)	2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PHZ}$	output enable time ( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 4)	2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PZL}$	Low-level, high-level output enable time	$C_L = 50pF$ (Note 4)	2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PZL}$	output enable time ( $\overline{OE} - Q$ )	$C_L = 150pF$ (Note 4)	2.0			200	252	ns	
			4.5			40	50		
			6.0			34	43		
$t_{PZH}$	output enable time ( $\overline{OE} - Q$ )	$C_L = 150pF$ (Note 4)	2.0			200	252	ns	
			4.5			40	50		
			6.0			34	43		
$C_I$	Input capacitance				10	10	pF		
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15	15	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			45			pF		

Note 3 :  $C_{DP}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$


# MITSUBISHI HIGH SPEED CMOS M74HC173P/FP/DP

## QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		
$t_w$	CK, $R_D$ Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D, $\overline{DE}$ setup time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	D, $\overline{DE}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$R_D$ recovery time with respect to CK		2.0	90			113		ns
			4.5	18			23		
			6.0	15			19		


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{rLH}, t_{tHL}$	Open	Open
$t_{pLH}, t_{pHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC174P/FP/DP

## HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### DESCRIPTION

The M74HC174 is a semiconductor integrated circuit consisting of six positive-edge triggered D-type flip flops with common clock and direct reset inputs.

### FEATURES

- High-speed: (clock frequency) 60MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC174 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS174.

The M74HC174 contains six internal edge-triggered D-type flip-flops with common direct reset input  $\overline{R_D}$  and common clock input CK.

When CK changes from low-level to high-level, the signals' just previously input D appears at outputs Q in accordance with the function table given. When  $\overline{R_D}$  is low, all outputs Q will become low irrespective of other inputs.

When used as a D-type flip-flop,  $\overline{R_D}$  should be maintained at high-level.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs			Outputs
$\overline{R_D}$	CK	D	Q
H	↑	H	H
H	↑	L	L
H	↓	X	$Q^0$
L	X	X	L
H	L	X	$Q^0$

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 ↓ : Change from high to low  
 $Q^0$  : Output state Q before clock input changed

### LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC174P/FP/DP**

**HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_D$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC174FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC174DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0		$\mu A$	

HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				30	ns
$t_{PHL}$	output propagation time (CK - Q)				30	ns
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )				30	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4	MHz	
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{THL}$	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			165	206	ns		
		4.5			33	41			
		6.0			28	35			
$t_{PHL}$	output propagation time (CK - Q)	2.0			165	206	ns		
		4.5			33	41			
		6.0			28	35			
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )	2.0			165	206	ns		
		4.5			33	41			
		6.0			28	35			
$C_i$	Input capacitance				10	10	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			64			pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$


TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{W(CK)}$	Clock pulse width		2.0	80			106	ns	
			4.5	16			20		
			6.0	14			18		
$t_{W(\overline{R_D})}$	Direct reset pulse width		2.0	80			106	ns	
			4.5	16			20		
			6.0	14			18		
$t_{su}$	D setup time with respect to CK		2.0	100			125	ns	
			4.5	20			25		
			6.0	17			21		
$t_h$	D hold time with respect to CK		2.0	5			5	ns	
			4.5	5			5		
			6.0	5			5		
$t_{rec}$	$\overline{R_D}$ recovery time with respect to CK	2.0	5			5	ns		
		4.5	5			5			
		6.0	5			5			




HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC175P/FP/DP

## QUADRUPLE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### DESCRIPTION

The M74HC175 is a semiconductor integrated circuit consisting of four positive-edge-triggered D-type flip flops with common clock and direct reset inputs.

### FEATURES

- High-speed: (clock frequency) 60MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC175 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS175.

The M74HC175 contains four edge-triggered D-type flip-flops with common direct reset input  $\overline{R_D}$  and common clock input CK.

### PIN CONFIGURATION (TOP VIEW)




When CK changes from low-level to high-level, the signals just previously input at D appears at outputs Q and  $\overline{Q}$  in accordance with the function table given.

When  $\overline{R_D}$  is low, output Q and  $\overline{Q}$  will become low and high irrespective of other inputs.

When used as a D-type flip flop,  $\overline{R_D}$  should be maintained at high-level.

### LOGIC DIAGRAM



QUADRUPLE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

FUNCTION TABLE (Note 1)

Inputs			Outputs	
$\overline{R_D}$	CK	D	Q	$\overline{Q}$
H	↑	H	H	L
H	↑	L	L	H
H	↓	X	$Q^0$	$\overline{Q}^0$
H	L	X	$Q^0$	$\overline{Q}^0$
L	X	X	L	H

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 ↓ : Change from high to low  
 $Q^0$  : Output state Q before clock input changed  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC175FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
 M74HC175DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	35			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK-Q, $\bar{Q}$ )				25	ns
$t_{PHL}$	output propagation time (CK-Q, $\bar{Q}$ )				25	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{R}_D$ -Q, $\bar{Q}$ )				20	ns
$t_{PHL}$	output propagation time ( $\bar{R}_D$ -Q, $\bar{Q}$ )				20	ns

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC175P/FP/DP**

**QUADRUPLE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	2.0	6			5		MHz
			4.5	30			24		
			6.0	35			28		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q, $\bar{Q}$ )		2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time ( $\bar{R}_D$ - Q, $\bar{Q}$ )		2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (R <sub>D</sub> - Q, $\bar{Q}$ )	2.0			125		158	ns	
		4.5			25		32		
		6.0			21		27		
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (R <sub>D</sub> - Q, $\bar{Q}$ )	2.0			125		158	ns	
		4.5			25		32		
		6.0			21		27		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			52				pF	


Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
t <sub>w(CK)</sub>	Clock pulse width	2.0	80			101		ns	
		4.5	16			20			
		6.0	14			17			
t <sub>w(<math>\bar{R}_D</math>)</sub>	Direct reset pulse width	2.0	80			101		ns	
		4.5	16			20			
		6.0	14			17			
t <sub>su</sub>	D setup time with respect to CK	2.0	100			126		ns	
		4.5	20			25			
		6.0	17			21			
t <sub>h</sub>	D hold time with respect to CK	2.0	5			5		ns	
		4.5	5			5			
		6.0	5			5			
t <sub>rec</sub>	$\bar{R}_D$ recovery time with respect to CK	2.0	100			126		ns	
		4.5	20			25			
		6.0	17			21			


QUADRUPLE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC190P/FP/DP

## PRESETTABLE BCD UP/DOWN COUNTER

### DESCRIPTION

The M74HC190 is a semiconductor integrated circuit consisting of a presettable synchronous decimal up/down counter with up/down control input.

### FEATURES

- Up/down switching by up/down control input
- High-speed: (clock frequency) 45MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC190 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS190.


When count enable input  $\overline{\text{CE}}$  is low and load input  $\overline{\text{LOAD}}$  is high, and count pulses are applied to clock input CK, the number of count pulses is output at Q0 through Q3 in BCD code in sync with count pulses. The count is incremented when up/down control input  $\overline{\text{U/D}}$  is low, and decremented when  $\overline{\text{U/D}}$  is high. The count is enabled when CK changes from low to high.

The preset function operates irrespective of the count pulse. When data is supplied to data inputs P0 through P3 and load input  $\overline{\text{LOAD}}$  is low, the signal at P0 through P3 is output at Q0 through Q3 and presets the counter, irrespective of other inputs. When numbers greater than ten are presetted, the counter operates in accordance with the state transition diagram.

The carry output CO becomes high only when 9 appears at Q0 through Q3 during count up and when 0 appears during count down. The ripple clock output  $\overline{\text{RC}}$  becomes low only when  $\overline{\text{CE}}$  and CK are both low and when 9 appears at Q0 through Q3 during count up and when 0 appears during count down.  $\overline{\text{CE}}$ , CO and  $\overline{\text{RC}}$  are used for a cascade connection.

CE can be changed from high to low irrespective of CK, but can be changed from low to high only when CK is high.  $\overline{\text{U/D}}$  should be changed only when CK is high.

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)

Inputs				Outputs			
LOAD	$\overline{\text{CE}}$	$\overline{\text{U/D}}$	CK	Q0	Q1	Q2	Q3
L	X	X	X	P0	P1	P2	P3
H	L	L	↑	Count up			
H	L	H	↑	Count down			
H	H	X	X	Count suppressed			


Note 1 : ↑ : Change from low to high  
 X : Irrelevant

Inputs			Output
$\overline{\text{CE}}$	CO <sup>(1)</sup>	CK	$\overline{\text{RC}}$
L	H	L	L
L	H	H	H
H	X	X	H
X	L	X	H

(1) Output CO is generated by the following logic equation.  
 $\text{CO} = \text{Q0} \cdot \text{Q3} \cdot (\overline{\text{U/D}})$  ..... Count up  
 $\text{CO} = \overline{\text{Q0}} \cdot \overline{\text{Q1}} \cdot \overline{\text{Q2}} \cdot \overline{\text{Q3}} \cdot (\overline{\text{U/D}})$  ..... Count down

PRESETTABLE BCD UP/DOWN COUNTER


TIMING DIAGRAM



The contents of timing diagram

- (1) Preset to 7
- (2) Count up 8, 9, 0, 1, 2
- (3) Count suppressed
- (4) Count down 1, 0, 9, 8, 7

STATE TRANSITION DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC191P/FP/DP

## PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER

### DESCRIPTION

The M74HC191 is a semiconductor integrated circuit consisting of a presettable synchronous 4-bit binary (hexadecimal) counter with up/down control input.

### FEATURES

- Up/down switching by up/down control input
- Enable input and ripple clock and carry outputs for cascade connection
- Count frequency 40MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC191 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS191.


When count enable input  $\overline{\text{CE}}$  is low and load input  $\overline{\text{LOAD}}$  is high, and count pulses are applied to clock input  $\text{CK}$ , the number of count pulses is output at  $\text{Q0}$  through  $\text{Q3}$  in 4-bit binary code in sync with count pulses. The count is incremented when up/down control input  $\overline{\text{U/D}}$  is low, and decremented when  $\overline{\text{U/D}}$  is high. The count is enabled when  $\text{CK}$  changes from low to high.

The preset function operates irrespective of the count pulse. When data is supplied to data inputs  $\text{P0}$  through  $\text{P3}$  and load input  $\overline{\text{LOAD}}$  is set low, the signal at  $\text{P0}$  through  $\text{P3}$  is output at  $\text{Q0}$  through  $\text{Q3}$  irrespective of other inputs, and presets the counter.

The carry output  $\text{CO}$  will become high only when  $15_2$  appears at  $\text{Q0}$  through  $\text{Q3}$  during count up and when  $0_2$  appears during count down. The ripple clock output  $\overline{\text{RC}}$  will become low only when  $\overline{\text{CE}}$  and  $\text{CK}$  are both low and when  $15_2$  appears at  $\text{Q0}$  through  $\text{Q3}$  during count up and when  $0_2$  appears during count down.  $\overline{\text{CE}}$ ,  $\text{CO}$  and  $\overline{\text{RC}}$  are used for a cascade connection.

$\overline{\text{CE}}$  can be changed from high to low irrespective of  $\text{CK}$ , but can be changed from low to high only when  $\text{CK}$  is high.  $\overline{\text{U/D}}$  should be changed only when  $\text{CK}$  is high.

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)

Inputs				Outputs			
LOAD	$\overline{\text{CE}}$	$\overline{\text{U/D}}$	CK	Q0	Q1	Q2	Q3
L	X	X	X	P0	P1	P2	P3
H	L	L	↑	Count up			
H	L	H	↑	Count down			
H	H	X	X	Count suppressed			


Note 1 : ↑ : Change from low to high  
 X : Irrelevant

Inputs			Output
$\overline{\text{CE}}$	$\text{CO}_{(1)}$	CK	$\overline{\text{RC}}$
L	H	L	L
L	H	H	H
H	X	X	H
X	L	X	H

(1) Output  $\text{CO}$  is generated by the following logic equation.  
 $\text{CO} = \text{Q0} \cdot \text{Q1} \cdot \text{Q2} \cdot \text{Q3} \cdot (\overline{\text{U/D}})$  ..... Count up  
 $\text{CO} = \text{Q0} \cdot \text{Q1} \cdot \text{Q2} \cdot \text{Q3} \cdot (\text{U/D})$  ..... Count down

**PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER**

**TIMING DIAGRAM**



The contents of timing diagram

- (1) Preset to 13
- (2) Count up 14, 15, 0, 1, 2
- (3) Count suppressed
- (4) Count down 1, 0, 15, 14, 13

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

**MITSUBISHI HIGH SPEED CMOS  
 M74HC192P/FP/DP**

**PRESETTABLE BCD UP/DOWN COUNTER WITH RESET**

**DESCRIPTION**

The M74HC192 is a semiconductor integrated circuit consisting of a synchronous decimal up/down counter with reset and preset inputs.

**FEATURES**

- High-speed: clock frequency 30MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC192 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS192.


The count input consists of independent clock up input  $CK_U$  and clock down input  $CK_D$ . When load input  $\overline{LOAD}$  and  $CK_D$  are both high for count up, count pulses are applied to  $CK_U$ , and when  $\overline{LOAD}$  and  $CK_U$  are both high for count down, count pulses are applied to  $CK_D$ , and then the number of count pulses is output at Q0 through Q3 in BCD code in sync with the count pulses. The counter is enabled when  $CK_U$  or  $CK_D$  changes from low to high.

The preset function operates irrespective of the count pulse. When data is supplied to preset inputs P0 through P3 and load input  $\overline{LOAD}$  is set low, the signal at P0 through P3 is output at Q0 through Q3 and presets the counter, irrespective of  $CK_U$  and  $CK_D$ . When the number greater than ten is preset, the counter operates in accordance with the state transition table.

When direct reset input  $R_D$  is high, the reset function sets Q1 through Q3 low, irrespective of other inputs.

The carry output  $\overline{CO}$  will become low only when 9 appears at Q0 through Q3 and  $CK_U$  is low during count up. The borrow output  $\overline{BO}$  will become low only when 0 appears at Q0 through Q3 and  $CK_D$  is low.  $\overline{CO}$  and  $\overline{BO}$  are connected to  $CK_U$  and  $CK_D$  in the next state for a cascade connection. (See application examples)

**PIN CONFIGURATION (TOP VIEW)**




**FUNCTION TABLE (Note 1)**

$R_D$	Inputs				Outputs					
	$\overline{LOAD}$	$CK_U$	$CK_D$	Q0	Q1	Q2	Q3	$\overline{CO}$	$\overline{BO}$	
H	X	X	X	L	L	L	L	H	H*	
L	L	X	X	P0	P1	P2	P3	H*	H*	
L	H	X	X	Count suppressed				H*	H*	
L	H	↑	H	Count up				H*	H*	
L	H	H	↑	Count down				H*	H*	


Note 1 : ↑ : Change from low to high  
 \* : Normally set high, but becomes low under the following condition.  
 $\overline{CO} = \overline{Q0 \cdot Q3 \cdot CK_U}$  ..... Count up  
 $\overline{BO} = \overline{Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot CK_D}$  ..... Count down  
 X : Irrelevant

**PRESETTABLE BCD UP/DOWN COUNTER WITH RESET**


**LOGIC DIAGRAM**



**TIMING DIAGRAM**



**STATE TRANSITION DIAGRAM**



PRESETTABLE BCD UP/DOWN COUNTER WITH RESET

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_I$	Input voltage		-0.5~ $V_{CC}+0.5$	V
$V_O$	Output voltage		-0.5~ $V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65~+150	$^\circ\text{C}$

Note 2 : M74HC192FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC192DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	high-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu A$	4.5	4.4			4.4		
			$I_{OH} = -20\mu A$	6.0	5.9			5.9		
			$I_{OH} = -4.0mA$	4.5	4.18			4.13		
			$I_{OH} = -5.2mA$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1		0.1	
			$I_{OL} = 20\mu A$	6.0			0.1		0.1	
			$I_{OL} = 4.0mA$	4.5			0.26		0.33	
			$I_{OL} = 5.2mA$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6V$					0.1		$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$					-0.1		$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$					4.0		$\mu A$	

PRESETTABLE BCD UP/DOWN COUNTER WITH RESET

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	20			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				26	ns
t <sub>PHL</sub>	output propagation time (CK <sub>U</sub> - $\overline{CO}$ )				24	ns
t <sub>PLH</sub>	High-level to low-level output propagation time				24	ns
t <sub>PHL</sub>	(CK <sub>D</sub> - $\overline{BO}$ )				24	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				40	ns
t <sub>PHL</sub>	output propagation time (CK <sub>U</sub> , CK <sub>D</sub> - Q0, Q1, Q2, Q3)				52	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				42	ns
t <sub>PHL</sub>	output propagation time ( $\overline{LOAD}$ - Q0, Q1, Q2, Q3)			55	ns	
t <sub>PHL</sub>	High-level to low-level output propagation time			47	ns	
	(R <sub>D</sub> - Q0, Q1, Q2, Q3)					

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	2.0	3			2.5		MHz
			4.5	18			14		
			6.0	20			16		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			140		175	ns
		4.5			28		35		
		6.0			24		30		
t <sub>PHL</sub>	output propagation time (CK <sub>U</sub> - $\overline{CO}$ )	2.0			130		163	ns	
		4.5			26		33		
		6.0			22		28		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			130		163	ns	
		4.5			26		33		
		6.0			22		28		
t <sub>PHL</sub>	output propagation time (CK <sub>D</sub> - $\overline{BO}$ )	2.0			130		163	ns	
		4.5			26		33		
		6.0			22		28		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			215		269	ns	
		4.5			43		54		
		6.0			37		46		
t <sub>PHL</sub>	output propagation time (CK <sub>U</sub> , CK <sub>D</sub> - Q0, Q1, Q2, Q3)	2.0			275		344	ns	
		4.5			55		69		
		6.0			47		59		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			230		280	ns	
		4.5			46		58		
		6.0			39		49		
t <sub>PHL</sub>	output propagation time ( $\overline{LOAD}$ - Q0, Q1, Q2, Q3)	2.0			290		363	ns	
		4.5			58		73		
		6.0			49		61		
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q0, Q1, Q2, Q3)	2.0			265		331	ns	
		4.5			53		66		
		6.0			45		56		
C <sub>i</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)							pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

PRESETTABLE BCD UP/DOWN COUNTER WITH RESET

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>w(CK)</sub>	Clock pulse width		2.0	110			138		ns
			4.5	22			28		
			6.0	19			24		
t <sub>w(L<math>\overline{O}</math>AD)</sub>	$\overline{LOAD}$ pulse width		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
t <sub>w(R<math>\overline{D}</math>)</sub>	Reset pulse width		2.0	260			325		ns
			4.5	52			65		
			6.0	45			56		
t <sub>su</sub>	P setup time with respect to $\overline{LOAD}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			22		
t <sub>h</sub>	P hold time with respect to $\overline{LOAD}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
t <sub>rec(L<math>\overline{O}</math>AD)</sub>	$\overline{LOAD}$ recovery time with respect to CK		2.0						ns
			4.5						
			6.0						
t <sub>rec(R<math>\overline{D}</math>)</sub>	R $\overline{D}$ recovery time with respect to CK		2.0	10			10		ns
			4.5	10			10		
			6.0	10			10		


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.


PRESETTABLE BCD UP/DOWN COUNTER WITH RESET

TIMING DIAGRAM



APPLICATION EXAMPLE

CONFIGURATION OF AN ASYNCHRONOUS BASE 10<sup>n</sup> COUNTER





**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC193P/FP/DP

## PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER WITH RESET

### DESCRIPTION

The M74HC193 is a semiconductor integrated circuit consisting of a synchronous hexadecimal (4-bit binary) up/down counter with reset and preset inputs.

### FEATURES

- High-speed: clock frequency 30MHz typ.  
 ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max  
 ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC193 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS193.

The count input consists of independent clock up input  $CK_U$  and clock down input  $CK_D$ . When load input  $\overline{\text{LOAD}}$  and  $CK_D$  are both high for count up, count pulses are applied to  $CK_U$ , and when  $\overline{\text{LOAD}}$  and  $CK_U$  are both high for count down, count pulses are applied to  $CK_D$ , and then the number of count pulses is output at Q0 through Q3 in 4-bit pure binary code in sync with the count pulses. The counter is enabled when  $CK_U$  or  $CK_D$  changes from low to high.


The preset function operates irrespective of the count pulse. When data is supplied to preset inputs P0 through P3 and load input  $\overline{\text{LOAD}}$  is set low, the signal at P0 through P3 is output at Q0 through Q3 and presets the counter, irrespective of  $CK_U$  and  $CK_D$ .

The reset function sets Q1 through Q3 low, irrespective of other inputs when reset input  $R_D$  is high.

The carry output  $\overline{\text{CO}}$  will become low only when 15 appears at Q0 through Q3 and  $CK_U$  is low during count up. The borrow output  $\overline{\text{BO}}$  will become low only when 0 appears at Q0 through Q3 and  $CK_D$  is low.  $\overline{\text{CO}}$  and  $\overline{\text{BO}}$  are connected to  $CK_U$  and  $CK_D$  in the next stage for a cascade connection.

(See application examples)

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs				Outputs					
$R_D$	$\overline{\text{LOAD}}$	$CK_U$	$CK_D$	Q0	Q1	Q2	Q3	$\overline{\text{CO}}$	$\overline{\text{BO}}$
H	X	X	X	L	L	L	L	H	H*
L	L	X	X	P0	P1	P2	P3	H*	H*
L	H	X	X	Count suppressed				H*	H*
L	H	↑	H	Count up				H*	H*
L	H	H	↑	Count down				H*	H*


Note 1 : ↑ : Change from low to high  
 \* : Normally set high, but becomes low under the following condition.  
 $\overline{\text{CO}} = Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot \overline{CK_U}$ ...Count up  
 $\overline{\text{BO}} = Q1 \cdot Q1 \cdot Q2 \cdot Q3 \cdot \overline{CK_D}$ ...Count down  
 X : Irrelevant

PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER WITH RESET


LOGIC DIAGRAM



TIMING DIAGRAM



STATE TRANSITION DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC193P/FP/DP**

**PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER WITH RESET**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage	$-0.5 \sim V_{CC} + 0.5$	V	
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC193FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC193DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0				0.5	V	
			4.5				1.35		
			6.0				1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -4.0mA$	4.5	4.18			4.13	
			$I_{OH} = -5.2mA$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 4.0mA$	4.5		0.26		0.33	
			$I_{OL} = 5.2mA$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0		$\mu A$	

PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER WITH RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	20			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_U - \overline{CO}$ )				26	ns
$t_{PHL}$	High-level to low-level output propagation time ( $CK_D - \overline{BO}$ )				24	ns
$t_{PLH}$	High-level to low-level output propagation time ( $CK_D - \overline{BO}$ )				24	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_U, CK_D - Q0, Q1, Q2, Q3$ )				40	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $LOAD - Q0, Q1, Q2, Q3$ )				52	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $LOAD - Q0, Q1, Q2, Q3$ )				42	ns
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q0, Q1, Q2, Q3$ )				55	ns
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q0, Q1, Q2, Q3$ )				47	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	3			2.5		MHz
			4.5	18			14		
			6.0	20			16		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_U - \overline{CO}$ )		2.0			140		175	ns
			4.5			28		35	
		6.0			24		30		
$t_{PHL}$	High-level to low-level output propagation time ( $CK_D - \overline{BO}$ )	2.0			130		163	ns	
		4.5			26		33		
		6.0			22		28		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_D - \overline{BO}$ )	2.0			130		163	ns	
		4.5			26		33		
		6.0			22		28		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_U, CK_D - Q0, Q1, Q2, Q3$ )	2.0			215		269	ns	
		4.5			43		54		
		6.0			37		46		
$t_{PHL}$	High-level to low-level output propagation time ( $LOAD - Q0, Q1, Q2, Q3$ )	2.0			275		344	ns	
		4.5			55		69		
		6.0			47		59		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $LOAD - Q0, Q1, Q2, Q3$ )	2.0			230		280	ns	
		4.5			46		58		
		6.0			39		49		
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q0, Q1, Q2, Q3$ )	2.0			290		363	ns	
		4.5			58		73		
		6.0			49		61		
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q0, Q1, Q2, Q3$ )	2.0			265		331	ns	
		4.5			53		66		
		6.0			45		56		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER WITH RESET

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{W(CK)}$	Clock pulse width		2.0	110			138	ns	
			4.5	22			28		
			6.0	19			24		
$t_{W(\overline{LOAD})}$	$\overline{LOAD}$ pulse width		2.0	100			125	ns	
			4.5	20			25		
			6.0	17			21		
$t_{W(R_D)}$	Reset pulse width		2.0	130			163	ns	
			4.5	26			33		
			6.0	22			28		
$t_{SU}$	P setup time with respect to $\overline{LOAD}$		2.0	100			125	ns	
			4.5	20			25		
			6.0	17			22		
$t_H$	P hold time with respect to $\overline{LOAD}$		2.0	0			0	ns	
			4.5	0			0		
			6.0	0			0		
$t_{rec(\overline{LOAD})}$	$\overline{LOAD}$ recovery time with respect to CK		2.0					ns	
			4.5						
			6.0						
$t_{rec(R_D)}$	$R_D$ recovery time with respect to CK		2.0	10			10	ns	
			4.5	10			10		
			6.0	10			10		


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER WITH RESET

TIMING DIAGRAM



APPLICATION EXAMPLE

CONFIGURATION OF AN ASYNCHRONOUS 2<sup>n</sup> COUNTER



# MITSUBISHI HIGH SPEED CMOS M74HC194P/FP/DP

## 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

### DESCRIPTION

The M74HC194 is a semiconductor integrated circuit consisting of a 4-bit bidirectional serial/parallel-input serial/parallel-output shift register with direct reset input.

### FEATURES

- High-speed: 50MHz clock frequency typ.  
( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max  
( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC194 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS194.


This device is usable as a serial input-serial/parallel output and parallel input-serial/parallel output shift register will the mode select inputs S0 and S1.

When S0 is maintained high and S1 is low, serial data supplied at serial data input  $S_A$  will be shifted sequentially to outputs  $Q_A$  through  $Q_D$  in synchronous with the clock pulse applied at clock input CK. When S0 is maintained low and S1 is high, serial data supplied at serial data input  $S_D$  will be shifted sequentially to outputs  $Q_D$  through  $Q_A$  in synchronous with the clock pulse applied at CK.

When S0 and S1 are both maintained high, parallel data supplied at inputs A through D are simultaneously shifted to  $Q_A$  through  $Q_D$  by a single clock pulse. When S0 and S1 are both maintained low, none of the flip flops will change state, even if clock pulse is applied at CK.

Left-shift, right-shift and parallel data reading operation take place when the clock pulse changes from low to high. When the direct reset input  $\overline{R_D}$  is low,  $Q_A$  through  $Q_D$  will become low, irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)


Operating mode	Inputs							Outputs			
	$\overline{R_D}$	S0	S1	CK	$S_A$	$S_D$	A~D	$Q_A$	$Q_B$	$Q_C$	$Q_D$
Reset	L	X	X	X	X	X	X	L	L	L	L
Right shift	H	H	L	↑	L	X	X	L	$Q_A^0$	$Q_B^0$	$Q_C^0$
	H	H	L	↑	H	X	X	H	$Q_A^0$	$Q_B^0$	$Q_C^0$
Left-shift	H	L	H	↑	X	L	X	$Q_B^0$	$Q_C^0$	$Q_D^0$	L
	H	L	H	↑	X	H	X	$Q_B^0$	$Q_C^0$	$Q_D^0$	H
Parallel read	H	H	H	↑	X	X	A~D	A	B	C	D
Clock inhibit	H	L	L	X	X	X	X	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$

Note 1 : ↑ : Change from low to high

X : Irrelevant

$Q^0$  : Output state of Q before clock input changed

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER



ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	mA
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	mA
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC194FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC194DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC194P/FP/DP**

**4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0				0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V	
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1		
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1		
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33		
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA		

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	35			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				24	ns
t <sub>PHL</sub>	output propagation time (CK - Q)				24	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q)				25	ns

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	6			5		MHz
			4.5	30			24		
			6.0	35			28		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
	6.0				13		16		
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			145		183	ns
			4.5			29		37	
			6.0			25		31	
$t_{PHL}$	output propagation time (CK - Q)	2.0			145		183	ns	
		4.5			29		37		
		6.0			25		31		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			127				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	CK, $\overline{R_D}$ Clock pulse width	2.0	80			101		ns	
		4.5	16			20			
		6.0	14			17			
$t_{su}$	A, B, C, D setup time with respect to CK	2.0	100			126		ns	
		4.5	20			25			
		6.0	17			21			
$t_{su}$	S0, S1, setup time with respect to CK	2.0	100			126		ns	
		4.5	20			25			
		6.0	17			21			
$t_{su}$	S <sub>A</sub> , S <sub>D</sub> setup time with respect to CK	2.0	100			126		ns	
		4.5	20			25			
		6.0	17			21			
$t_h$	A, B, C, D hold time with respect to CK	2.0	0			0		ns	
		4.5	0			0			
		6.0	0			0			
$t_h$	S0, S1 hold time with respect to CK	2.0	0			0		ns	
		4.5	0			0			
		6.0	0			0			
$t_h$	S <sub>A</sub> , S <sub>D</sub> hold time with respect to CK	2.0	0			0		ns	
		4.5	0			0			
		6.0	0			0			
$t_{rec}$	$\overline{R_D}$ recovery time with respect to CK	2.0	5			5		ns	
		4.5	5			5			
		6.0	5			5			




4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC195P/FP/DP

## 4-BIT UNIVERSAL SHIFT REGISTER

### DESCRIPTION

The M74HC195 is a semiconductor integrated circuit consisting of a 4-bit serial/parallel-input serial/parallel-output shift register with direct reset input.

### FEATURES

- High-speed: 50MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC195 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS195.

This device is usable as a serial input- serial/parallel output and parallel input- serial/parallel output shift register with the serial shift/parallel load input S/P. When S/P is maintained high, serial data supplied at serial data inputs J and  $\bar{K}$  will be shifted sequentially to serial/parallel outputs  $Q_A$  through  $Q_D$  in synchronous with the clock pulse supplied at clock input CK. The first stage flip flop at J and  $\bar{K}$  functions as a J- $\bar{K}$  flip flop. When serial data is supplied from one line, J and  $\bar{K}$  are connected and function as a serial input pin. When S/P is maintained low, parallel data supplied at parallel data inputs A through D will be output at  $Q_A$  through  $Q_D$  by a single clock pulses applied at CK. The shift or parallel reading operation take place when CK changes from low to high.

The last-stage flip flop has complementary outputs  $Q_D$  and  $\bar{Q}_D$ .

When direct reset input  $R_D$  is low,  $Q_A$  through  $Q_D$  will become low and  $\bar{Q}_D$  will become high, irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Operating mode	Inputs						Outputs				
	CK	$\bar{R}_D$	S/P	J	$\bar{K}$	A~D	$Q_A$	$Q_B$	$Q_C$	$Q_D$	$\bar{Q}_D$
Reset	X	L	X	X	X	X	L	L	L	L	H
Right shift	$\uparrow$	H	H	H	H	X	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$\bar{Q}_D^0$
	$\uparrow$	H	H	L	L	X	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$\bar{Q}_D^0$
	$\uparrow$	H	H	H	L	X	$Q_A^0$	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_C^0$
	$\uparrow$	H	H	L	H	X	$Q_A^0$	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_C^0$
Parallel read	$\uparrow$	H	L	X	X	A~D	A	B	C	D	$\bar{D}$

- Note 1:  $\uparrow$  : Change from low to high  
 X : Irrelevant  
 $Q^0$  : Output state of Q before clock input changed  
 $\bar{Q}^0$  : Output state of  $\bar{Q}$  before clock input changed

4-BIT UNIVERSAL SHIFT REGISTER



ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note. 2 : M74HC195FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
 M74HC195DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**4-BIT UNIVERSAL SHIFT REGISTER**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	35			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				24	ns
t <sub>PHL</sub>	output propagation time (CK - Q)				24	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				24	ns
t <sub>PHL</sub>	output propagation time (CK - Q <sub>D</sub> )				24	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q)				25	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q <sub>D</sub> )				25	ns


4-BIT UNIVERSAL SHIFT REGISTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	6			5	MHz	
			4.5	30			24		
			6.0	35			28		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{THL}$	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			145	183	ns	
			4.5			29	37		
			6.0			25	31		
$t_{PHL}$	output propagation time (CK - Q)	$C_L = 50pF$ (Note 4)	2.0			145	183	ns	
			4.5			29	37		
			6.0			25	31		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			145	183	ns	
			4.5			29	37		
			6.0			25	31		
$t_{PHL}$	output propagation time (CK - $\overline{Q_D}$ )		2.0			145	183	ns	
			4.5			29	37		
			6.0			25	31		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )		2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - \overline{Q_D}$ )		2.0			150	189	ns	
			4.5			30	38		
			6.0			26	32		
$C_I$	Input capacitance				10		pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			152			pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


# MITSUBISHI HIGH SPEED CMOS M74HC195P/FP/DP

## 4-BIT UNIVERSAL SHIFT REGISTER

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	CK, $\overline{R_D}$ clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	A, B, C, D setup time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_{su}$	J, $\overline{K}$ setup time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_{su}$	S/P setup time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	A, B, C, D hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_h$	J, $\overline{K}$ hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_h$	S/P hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$\overline{R_D}$ recovery time with respect to CK		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		

### TIMING DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC221P/FP/DP

## DUAL MONOSTABLE MULTIVIBRATOR

### DESCRIPTION

The M74HC221 is a semiconductor integrated circuit consisting of two monostable multivibrators with direct reset inputs.

### FEATURES

- Direct reset input can interrupt output pulses.
- High-speed: 28ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC221 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS221.


When external resistor  $R_X$  and electrostatic capacitor  $C_X$  are connected to timing terminals  $R_X/C_X$  and  $C_X$  as shown in Fig. 1, and trigger pulses are applied at input  $A$  or  $B$ , positive pulses will appear at  $Q$  and negative pulses, at  $\bar{Q}$ . (Fig.2-(a)) The pulse width  $t_{WQ}$  is set by  $R_X$  and  $C_X$ . The trigger is applied when  $A$  changes from high-level to low-level or when  $B$  changes from low-level to high-level.

### PIN CONFIGURATION (TOP VIEW)



When direct reset input  $\bar{R}_D$  is low,  $Q$  will be reset low and  $\bar{Q}$  will be reset high, irrespective of the output state, allowing output pulses to be narrower by  $\bar{R}_D$ . (Fig.2-(b)). When  $\bar{R}_D$  changes from low-level to high-level while  $A$  is low and  $B$  is high, the trigger is applied and  $Q$  and  $\bar{Q}$  change state.

### LOGIC DIAGRAM (EACH MONOSTABLE MULTIVIBRATOR)



DUAL MONOSTABLE MULTIVIBRATOR

FUNCTION TABLE (Note 1)

Inputs			Outputs	
$\overline{R_D}$	A	B	Q	$\overline{Q}$
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑	⎓	⎓
H	↓	H	⎓	⎓
↑	L	H	⎓	⎓

Note 1 : ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 ⎓ : Positive one-shot operation  
 ⎓ : Negative one-shot operation  
 X : Irrelevant

OPERATION

1. How to use the timing terminals

Resistor  $R_x$  and capacitor  $C_x$  are connected to timing terminals  $R_x/C_x$  and  $C_x$ , as shown in Fig. 1. If  $C_x$  is polar, the positive lead should be connected to the  $R_x/C_x$  side, and the negative lead to the  $C_x$  side. A diode is connected to prevent latchup.




Fig.1 Connection of external resistor  $R_x$  and capacitor  $C_x$  to timing terminals  $R_x/C_x$  and  $C_x$

2. Output pulse width  $t_{wQ}$

The output pulse width  $t_{wQ}$  is determined as follows:

when  $C_x > 100000\text{pF}$ ,  $R_x \geq 10\text{k}\Omega$

$$t_{wQ} = 0.46C_x \cdot R_x \text{ (ns)}$$

$C_x$  is given in pF, and  $R_x$  in  $\text{k}\Omega$ .

3. Output pulse width control

The output pulse width is controlled in the following two ways.

3-1 Normal use

Fig.2-(a) is the directions as ordinary monostable multivibrator operation and the output pulse width  $t_{wQ}$  can be set by using the formula and figure shown in section 2 above.

3-2 Shortening of the output pulse width with  $\overline{R_D}$  signal  
 As shown in Fig.2-(b), the output pulse which has been generated by the trigger signal can be terminated with the  $\overline{R_D}$  signal and it is possible to shorten its width as required.




Fig.2 Output pulse width control

4. Precautions for use

- 4-1 The lead lengths of external resistor  $R_x$  and capacitor  $C_x$  should be as short as possible (less than 3cm) to minimize stray wiring capacitance and to prevent misoperation due to noise. Care should also be taken to isolate this circuit from noise sources as far as possible.
- 4-2 Insert a capacitor of  $0.01 \sim 0.1\mu\text{F}$  with good high-frequency characteristics between  $V_{CC}$  and GND.
- 4-3 Output pulses may be generated when power is switched on.
- 4-4 Capacitor discharge when the power is turned off may cause thermal breakdown or latchup, so a diode should be connected as shown in Fig. 1.

# MITSUBISHI HIGH SPEED CMOS M74HC237P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH

### DESCRIPTION

The M74HC237 is a semiconductor integrated circuit consisting of a 3-bit binary to 8-line decoder/demultiplexer with address latch.

### FEATURES

- Built-in address latch
- High-speed: 18ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC237 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS237.

The M74HC237 consists of a 3-bit binary to 8-line decoder/demultiplexer with an address latch to store the signals of inputs A0 through A2. When latch-enable input LE is low, a 3-bit binary code, applied to inputs A0 through A2, goes through the latch and becomes the decoder input signal. In this case, the output Y0 through Y7 corresponding to this value will become high and other outputs will all become

### PIN CONFIGURATION (TOP VIEW)




low. When LE is high, the A0 through A2 signals existing immediately prior to the high-level setting will be stored in the latch. In this case, those stored contents will not change even if A0 through A2 are changed.

In this case, chip select inputs CS1 and  $\overline{\text{CS2}}$  should be maintained at high and low, respectively. When CS1 and  $\overline{\text{CS2}}$  are in conditions other than those given above, all outputs will become low.

When operated as a 1-of-8 demultiplexer, CS1 or  $\overline{\text{CS2}}$  is used as a data input and A0 through A2 are used as the selecting inputs.

### LOGIC DIAGRAM



1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH

FUNCTION TABLE (Note 1)

Inputs						Outputs							
LE	CS1	CS2	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	L	L	L	L	L	L	L	L
X	L	X	X	X	X	L	L	L	L	L	L	L	L
L	H	L	L	L	L	H	L	L	L	L	L	L	L
L	H	L	L	L	H	L	H	L	L	L	L	L	L
L	H	L	L	H	L	L	L	H	L	L	L	L	L
L	H	L	L	H	H	L	L	L	H	L	L	L	L
L	H	L	H	L	L	L	L	L	L	H	L	L	L
L	H	L	H	L	H	L	L	L	L	L	H	L	L
L	H	L	H	H	L	L	L	L	L	L	L	H	L
L	H	L	H	H	H	L	L	L	L	L	L	L	H
H	H	L	X	X	X	Y0 <sup>0</sup>	Y1 <sup>0</sup>	Y2 <sup>0</sup>	Y3 <sup>0</sup>	Y4 <sup>0</sup>	Y5 <sup>0</sup>	Y6 <sup>0</sup>	Y7 <sup>0</sup>

Note 1 : X : Irrelevant  
Y<sup>0</sup> : Output state Y before LE changed to high

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC237FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC237DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

**MITSUBISHI HIGH SPEED CMOS  
M74HC237P/FP/DP**

**1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y)				41	ns
t <sub>PHL</sub>					32	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS2 - Y)				35	ns
t <sub>PHL</sub>					25	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS1 - Y)				35	ns
t <sub>PHL</sub>					27	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (LE - Y)				44	ns
t <sub>PHL</sub>				33	ns	

1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75			95	ns
			4.5			15			19	
			6.0			13			16	
$t_{THL}$	output transition time		2.0			75			95	ns
			4.5			15			19	
			6.0			13			16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			235			296	ns
			4.5			47			59	
			6.0			40			50	
$t_{PHL}$	output propagation time (A - Y)		2.0			185			233	ns
			4.5			37			47	
			6.0			31			40	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			200			252	ns
			4.5			40			50	
			6.0			34			43	
$t_{PHL}$	output propagation time (CS2 - Y)		2.0			145			183	ns
			4.5			29			37	
			6.0			25			31	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			200			252	ns
			4.5			40			50	
			6.0			34			43	
$t_{PHL}$	output propagation time (CS1 - Y)		2.0			160			202	ns
			4.5			32			40	
			6.0			27			34	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			250			315	ns
			4.5			50			63	
			6.0			43			54	
$t_{PHL}$	output propagation time (LE - Y)		2.0			190			239	ns
			4.5			38			48	
			6.0			32			41	
$C_i$	Input capacitance				10			10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			105					pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	A setup time with respect to LE		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	A hold time with respect to LE		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		

1-OF-8 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.



TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC238P/FP/DP

## 1-OF-8 DECODER/DEMULTIPLEXER

### DESCRIPTION

The M74HC238 is a semiconductor integrated circuit consisting of a 3-bit binary-to-octal decoder/demultiplexer with chip select inputs.

### FEATURES

- Three chip select inputs
- Expandable to 24 outputs without external components
- High-speed: 18ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC238 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS238.


When operated as a decoder, a 3-bit binary code are applied to inputs A0, A1 and A2, one of outputs Y0 through Y7 corresponding to this value will become high and the other outputs will all become low.

In this case, chip select input CS1 should be maintained at high while CS2 and CS3 should be maintained at low.

When CS1, CS2 and CS3 are in conditions other than those given above, all outputs will become low irrespective of A0 through A2.

When operated as a 1-of-8 demultiplexer, CS1, CS2 or CS3 is used as data input and A0 through A2 input are used as selecting input.

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)

Inputs					Outputs							
CS1	$\overline{\text{CSX}}$	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	L	L	L	L	L	L	L	L
L	X	X	X	X	L	L	L	L	L	L	L	L
H	L	L	L	L	H	L	L	L	L	L	L	L
H	L	L	L	H	L	H	L	L	L	L	L	L
H	L	L	H	L	L	L	H	L	L	L	L	L
H	L	L	H	H	L	L	L	H	L	L	L	L
H	L	H	L	L	L	L	L	L	H	L	L	L
H	L	H	H	L	L	L	L	L	L	L	H	L
H	L	H	H	H	L	L	L	L	L	L	L	H

Note 1 :  $\text{CSX} = \text{CS2} + \text{CS3}$

X : Irrelevant



# MITSUBISHI HIGH SPEED CMOS M74HC240P/FP/DWP

## OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC240 is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC240 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS240.


The M74HC240 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output Y will become high. However, if A (or B) is high then  $\bar{Y}$  will become low.


When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).

All eight buffer circuits can be controlled simultaneously by connecting  $\bar{EA}$  and  $\bar{EB}$  of the two blocks.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



### FUNCTION TABLE (Note 1)

Inputs		Output
A, B	$\bar{EA}$ , $\bar{EB}$	$\bar{YA}$ , $\bar{YB}$
L	L	H
H	L	L
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC240FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC240DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$		1000	ns
		$V_{CC} = 4.5V$		500	
		$V_{CC} = 6.0V$		400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0				0.5	V	
			4.5				1.35		
			6.0				1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0				0.1	V
			$I_{OL} = 20\mu A$	4.5				0.1	
			$I_{OL} = 20\mu A$	6.0				0.1	
			$I_{OL} = 6.0\text{mA}$	4.5				0.26	
			$I_{OL} = 7.8\text{mA}$	6.0				0.26	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0				0.1	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0				-0.1	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0				0.5	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0				-0.5	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0				4.0	$\mu A$	

OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - $\bar{Y}A$ , B - $\bar{Y}B$ )				18	ns	
$t_{PHL}$					18		
$t_{PLZ}$	Output disable time from low-level and high-level		$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$	( $\bar{E}A - \bar{Y}A$ , $\bar{E}B - \bar{Y}B$ )					25	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)				28	
$t_{PZH}$	( $\bar{E}A - \bar{Y}A$ , $\bar{E}B - \bar{Y}B$ )				28		


SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
			4.5			12		15		
			6.0			10		13		
$t_{THL}$	output transition time		2.0			60		75	ns	
			4.5			12		15		
			6.0			10		13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - $\bar{Y}A$ , B - $\bar{Y}B$ )	$C_L = 50pF$ (Note 4)	2.0			100		126	ns	
			4.5			20		25		
			6.0			17		21		
$t_{PHL}$		output propagation time	$C_L = 50pF$ (Note 4)	2.0			100		126	ns
				4.5			20		25	
				6.0			17		21	
$t_{PLH}$	output propagation time (A - $\bar{Y}A$ , B - $\bar{Y}B$ )	$C_L = 150pF$ (Note 4)	2.0			150		189	ns	
			4.5			30		38		
			6.0			26		32		
$t_{PHL}$		output propagation time	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
				4.5			30		38	
				6.0			26		32	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns	
			4.5			30		38		
			6.0			26		32		
$t_{PHZ}$		( $\bar{E}A - \bar{Y}A$ , $\bar{E}B - \bar{Y}B$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
				4.5			30		38	
				6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns	
			4.5			30		38		
			6.0			26		32		
$t_{PZH}$		and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
				4.5			30		38	
				6.0			26		32	
$t_{PZL}$	( $\bar{E}A - \bar{Y}A$ , $\bar{E}B - \bar{Y}B$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns	
			4.5			40		50		
			6.0			34		43		
$t_{PZH}$		and high-level	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
				4.5			40		50	
				6.0			34		43	
$C_I$	Input capacitance				10		10	pF		
$C_O$	Off-state output capacitance	$\bar{E}A = V_{CC}$ , $\bar{E}B = V_{CC}$				15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			57					pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$   
 (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC240-1P/FP/DWP

## OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC240-1 is a semiconductor integrated circuit consisting of two blocks of 3-state inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 7ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC240-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS240.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC240-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output  $\bar{Y}$  will become high. However, if A (or B) is high then  $\bar{Y}$  will become low.

When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).


All eight buffer circuits can be controlled simultaneously by connecting EA and EB of the two blocks.

### FUNCTION TABLE (Note 1)


Inputs		Output
A, B	EA, EB	YA, YB
L	L	H
H	L	L
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



# MITSUBISHI HIGH SPEED CMOS M74HC240-1P/FP/DWP

## OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±50	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC240-1FP, T<sub>a</sub> = -40~+75°C and T<sub>a</sub> = 75~85°C are derated at -7mW/°C.  
M74HC240-1DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	500	ns/V
		V <sub>CC</sub> = 4.5V	0	50	
		V <sub>CC</sub> = 6.0V	0	30	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	V	
			4.5				1.35		
			6.0				1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -24mA	4.5	3.98			3.84	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0				0.1	V
			I <sub>OL</sub> = 20μA	4.5				0.1	
			I <sub>OL</sub> = 20μA	6.0				0.1	
			I <sub>OL</sub> = 24mA	4.5				0.39	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0				0.1	1.0	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0				-0.1	-1.0	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0				0.5	5.0	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0				-0.5	-5.0	μA
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0				5.0	50.0	μA

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC240-1P/FP/DWP**

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - $\overline{YA}$ , B - $\overline{YB}$ )				14	ns
$t_{PHL}$					14	
$t_{PLZ}$	Output disable time from low-level and high-level (EA - $\overline{YA}$ , EB - $\overline{YB}$ )	$C_L = 5 pF$ (Note 4)			18	ns
$t_{PHZ}$					18	
$t_{PZL}$	Output enable time to low-level and high-level (EA - $\overline{YA}$ , EB - $\overline{YB}$ )	$C_L = 50pF$ (Note 4)			21	ns
$t_{PZH}$					21	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - $\overline{YA}$ , B - $\overline{YB}$ )		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PHL}$	output propagation time (A - $\overline{YA}$ , B - $\overline{YB}$ )		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLZ}$	Output disable time from low-level and high-level (EA - $\overline{YA}$ , EB - $\overline{YB}$ )		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHZ}$	output propagation time (EA - $\overline{YA}$ , EB - $\overline{YB}$ )		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PZL}$	Output enable time to low-level and high-level (EA - $\overline{YA}$ , EB - $\overline{YB}$ )		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PZH}$	output enable time to low-level and high-level (EA - $\overline{YA}$ , EB - $\overline{YB}$ )		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	EA = $V_{CC}$ , EB = $V_{CC}$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)			43					


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER**



Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**





# MITSUBISHI HIGH SPEED CMOS M74HCT240P/FP/DWP

**OCTAL 3-STATE INVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

## DESCRIPTION

The M74HCT240 is a semiconductor integrated circuit consisting of two blocks of 3-state inverting buffers each with four independent circuits that share a common enable input.

## FEATURES

- TTL level input  $V_{IL} = 0.8V$  max  $V_{IH} = 2.0V$  min
- High-fanout 3-state output: ( $I_{OL} = 6mA$ ,  $I_{OH} = -6mA$ )
- High-speed: 12ns typ. ( $C_L = 50pF$ ,  $V_{CC} = 5V$ )
- Low power dissipation:  $20\mu W$ /package, max ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ , quiescent state)
- Capable of driving 15 74LS TTL loads
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ C$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT240 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS240.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT240 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output  $\bar{Y}$  will become high. However, if A (or B) is high then  $\bar{Y}$  will become low.

When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).


All eight buffer circuits can be controlled simultaneously by connecting  $\bar{E}A$  and  $\bar{E}B$  of the two blocks.

## FUNCTION TABLE (Note 1)


Inputs		Output
A, B	$\bar{E}A, \bar{E}B$	$\bar{Y}A, \bar{Y}B$
L	L	H
H	L	L
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

## PIN CONFIGURATION (TOP VIEW)



## LOGIC DIAGRAM (EACH BUFFER)



**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT240P/FP/DWP**

**OCTAL 3-STATE INVERTING**  
**BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC240FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC240DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_{CC} - 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu A$	$V_{CC} - 0.1$		$V_{CC} - 0.1$		V
			$I_{OH} = -6.0\text{mA}, V_{CC} = 4.5V$ $I_{OH} = -7.2\text{mA}, V_{CC} = 5.5V$	4.18 5.18		4.13 5.13		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$		0.1		0.1	V
			$I_{OL} = 6.0\text{mA}, V_{CC} = 4.5V$ $I_{OL} = 7.2\text{mA}, V_{CC} = 5.5V$		0.26 0.26		0.33 0.33	
$I_{IH}$	High-level input current	$V_I = 5.5V$			0.1		1.0	$\mu A$
$I_{IL}$	High-level input current	$V_I = 0V$			-0.1		-1.0	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$			4.0		40.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent state supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all others are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT240P/FP/DWP**

**OCTAL 3-STATE INVERTING**  
**BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12	ns
$t_{THL}$					12	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - $\overline{YA}$ , B - $\overline{YB}$ )	$C_L = 50pF$ (Note 5)			23	ns
$t_{PHL}$					23	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - \overline{YA}, \overline{EB} - \overline{YB}$ )	$C_L = 5pF$ (Note 5)			27	ns
$t_{PHZ}$				27		
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - \overline{YA}, \overline{EB} - \overline{YB}$ )	$C_L = 50pF$ (Note 5)			32	ns
$t_{PZH}$					32	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 5)			23		29	ns
$t_{PHL}$					23		29	
$t_{PLH}$	output propagation time (A - $\overline{YA}, B - \overline{YB}$ )	$C_L = 150pF$ (Note 5)			38		48	ns
$t_{PHL}$					38		48	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - \overline{YA}, \overline{EB} - \overline{YB}$ )	$C_L = 50pF$ (Note 5)			32		40	ns
$t_{PHZ}$					32		40	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - \overline{YA}, \overline{EB} - \overline{YB}$ )	$C_L = 50pF$ (Note 5)			32		40	ns
$t_{PZH}$					32		40	
$t_{PZL}$		$C_L = 150pF$ (Note 5)			47		59	
$t_{PZH}$					47		59	
$C_I$	Input capacitance				10		10	pF
$C_O$	Off-state output capacitance	$\overline{EA} = \overline{EB} = V_{CC}$			15		15	
$C_{PD}$	Power dissipation capacitance (Note 4)			42				


Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE INVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS



Note 5 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT240-1P/FP/DWP

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/  
 LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

## DESCRIPTION

The M74HCT240-1 is a semiconductor integrated circuit consisting of two blocks of 3-state inverting buffers each with four independent circuits that share a common enable input.

## FEATURES

- TTL level input  $V_{IL} = 0.8V$  max  $V_{IH} = 2.0V$  min
- High-fanout 3-state output: ( $I_{OL} = 24mA$ ,  $I_{OH} = -24mA$ )
- High-speed: 9ns typ. ( $C_L = 50pF$ ,  $V_{CC} = 5V$ )
- Low power dissipation:  $25\mu W$ /package, max  
 ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ C$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT240-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS240.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.


The M74HCT240-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output  $\bar{Y}$  will become high. However, if A (or B) is high then  $\bar{Y}$  will become low.


When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).

All eight buffer circuits can be controlled simultaneously by connecting  $\bar{EA}$  and  $\bar{EB}$  of the two blocks.

## PIN CONFIGURATION (TOP VIEW)



## LOGIC DIAGRAM (EACH BUFFER)



## FUNCTION TABLE (Note 1)

Inputs		Output
A, B	$\bar{EA}, \bar{EB}$	$\bar{YA}, \bar{YB}$
L	L	H
H	L	L
X	H	Z

Note 1 : Z : High impedance  
 X : Irrelevant

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT240-1P/FP/DWP**

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/  
LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC240-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC240-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$		25	ns/V
		$V_{CC} = 5.5V$		15	

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
			Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_o = 0.1V$ $ I_o  = 20\mu A$	2.0			2.0		V	
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} - 0.1V$ $ I_o  = 20\mu A$				0.8	0.8	V	
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu A$				$V_{CC} - 0.1$		V
			$I_{OH} = -24\text{mA}, V_{CC} = 4.5V$				3.98	3.84	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$			0.1	0.1	V	
			$I_{OL} = 24\text{mA}, V_{CC} = 4.5V$			0.39	0.5		
$I_{IH}$	High-level input current	$V_i = V_{CC}$				0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_i = \text{GND}$				-0.1	-1.0		
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{IL}, V_o = V_{CC}$				0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{IL}, V_o = \text{GND}$				-0.5	-5.0		
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu A$				5.0	50.0	$\mu A$	
$\Delta I_{CC}$	Maximum quiescent supply current	$V_i = 2.4V, 0.4V$ (Note 3)				2.7	2.9	mA	

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT240-1P/FP/DWP**

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/  
LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 5)			10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				14	ns
$t_{PHL}$	output propagation time ( $A - \bar{Y}A, B - \bar{Y}B$ )			14		
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5 pF$ (Note 5)			18	ns
$t_{PHZ}$	( $\bar{E}A - \bar{Y}A, \bar{E}B - \bar{Y}B$ )				18	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 5)			21	ns
$t_{PZH}$	( $\bar{E}A - \bar{Y}A, \bar{E}B - \bar{Y}B$ )				21	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and output propagation time ( $A - \bar{Y}A, B - \bar{Y}B$ )				15		19	ns
$t_{PHL}$					15		19	
$t_{PLZ}$	Output disable time from low-level and high-level				23		29	ns
$t_{PHZ}$	( $\bar{E}A - \bar{Y}A, \bar{E}B - \bar{Y}B$ )				23		29	
$t_{PZL}$	Output enable time to low-level and high-level				23		29	ns
$t_{PZH}$	( $\bar{E}A - \bar{Y}A, \bar{E}B - \bar{Y}B$ )				23		29	
$C_I$	Input capacitance			10		10	pF	
$C_O$	Off-state output capacitance	$\bar{E}A = V_{CC}, \bar{E}B = V_{CC}$			15			15
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

MITSUBISHI HIGH SPEED CMOS  
**M74HCT240-1P/FP/DWP**

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/  
 LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**



Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**





# MITSUBISHI HIGH SPEED CMOS M74HC241P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC241 is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC241 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS241.

The M74HC241 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}A$  is low and input A is low then output YA will become low. However, if A is high then YA will become high. Inverted in the other block, a high enable input EB signal causes operation the same as that just described with input B signal output at YB.

When  $\bar{E}A$  is high or EB is low then all Y within the block will become high-impedance state, irrespective of A or B.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs		Output
A	$\bar{E}A$	YA
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

Inputs		Output
B	EB	YB
L	H	L
H	H	H
X	L	Z

### LOGIC DIAGRAM (EACH BUFFER)



**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_I$	Input voltage		-0.5~ $V_{CC}+0.5$	V
$V_O$	Output voltage		-0.5~ $V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65~+150	$^\circ\text{C}$

Note 2 : M74HC241FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC241DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit		
			25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$				
			$V_{CC}(V)$	Min	Typ	Max	Min		Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V		
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu A$	4.5	4.4			4.4		
			$I_{OH} = -20\mu A$	6.0	5.9			5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1		0.1	
			$I_{OL} = 20\mu A$	6.0			0.1		0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5		5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0			-0.5		-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0		40.0	$\mu A$	

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10	ns	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				20	ns	
$t_{PHL}$					20	ns	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, EB - YB$ )		$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$	Output enable time to low-level and high-level ( $\overline{EA} - YA, EB - YB$ )		$C_L = 50pF$ (Note 4)			25	ns
$t_{PZL}$					28	ns	
$t_{PZH}$					28	ns	


SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit		
			$V_{CC}(V)$	25°C			-40~+85°C				
				Min	Typ	Max	Min	Max			
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns		
			4.5			12		15			
			6.0			10		13			
$t_{THL}$			$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
				4.5			12		15		
				6.0			10		13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)	$C_L = 50pF$ (Note 4)		2.0			115		145	ns	
				4.5			23		29		
				6.0			20		25		
$t_{PHL}$				$C_L = 50pF$ (Note 4)	2.0			115		145	ns
					4.5			23		29	
					6.0			20		25	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, EB - YB$ )	$C_L = 150pF$ (Note 4)			2.0			165		208	ns
					4.5			33		42	
					6.0			28		35	
$t_{PHZ}$				$C_L = 150pF$ (Note 4)	2.0			165		208	ns
					4.5			33		42	
					6.0			28		35	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, EB - YB$ )	$C_L = 50pF$ (Note 4)			2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PHZ}$				$C_L = 50pF$ (Note 4)	2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - YA, EB - YB$ )	$C_L = 50pF$ (Note 4)			2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PZH}$				$C_L = 150pF$ (Note 4)	2.0			200		252	ns
					4.5			40		50	
					6.0			34		43	
$t_{PZH}$		$C_L = 150pF$ (Note 4)			2.0			200		252	ns
					4.5			40		50	
					6.0			34		43	
$C_I$			Input capacitance				10		10	pF	
$C_O$			Off-state output capacitance	$\overline{EA} = V_{CC}, EB = GND$				15		15	pF
$C_{PD}$			Power dissipation capacitance (Note 3)				59				pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER



Note 4 : Test Circuit



Parameter	SW1	SW2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Closed	Closed
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC241-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC241-1 is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 8ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC241-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS241.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC241-1 consists of two independent blocks with

### PIN CONFIGURATION (TOP VIEW)




each block containing four buffers.

When enable input  $\overline{EA}$  is low and input A is low then output YA will become low. However, if A is high then YA will become high. Inverted in the other block, a high enable input EB signal causes operation the same as that just described with input B signal output at YB.

When  $\overline{EA}$  is high or EB is low then all Y within the block will become high-impedance state, irrespective of A or B.

### LOGIC DIAGRAM (EACH BUFFER)



# MITSUBISHI HIGH SPEED CMOS M74HC241-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### FUNCTION TABLE (Note 1)

Inputs		Output
A	$\overline{EA}$	YA
L	L	L
H	L	H
X	H	Z

Inputs		Output
B	EB	YB
L	H	L
H	H	H
X	L	Z

Note 1 : Z : High impedance  
X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC241-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC241-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 6.0V$	0	30	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -24mA$	4.5	3.98			3.84	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 24mA$	4.5		0.39		0.5	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0		0.1		1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0		-0.1		-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0		0.5		5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0		-0.5		-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			5.0	50.0	$\mu A$	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC241-1P/FP/DWP**

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				16	ns	
$t_{PHL}$					16		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, EB - YB$ )		$C_L = 5pF$ (Note 4)			18	ns
$t_{PHZ}$						18	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - YA, EB - YB$ )	$C_L = 50pF$ (Note 4)				21	ns
$t_{PZH}$						21	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)		2.0			90		115	ns
			4.5			18		23	
			6.0			15		20	
$t_{PHL}$	output propagation time (A - YA, B - YB)		2.0			90		115	
			4.5			18		23	
			6.0			15		25	
$t_{PLZ}$	Output disable time from low-level and high-level		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHZ}$	$(\overline{EA} - YA, EB - YB)$		2.0			115		145	
			4.5			23		29	
			6.0			20		25	
$t_{PZL}$	Output enable time to low-level and high-level	2.0			115		145	ns	
		4.5			23		29		
		6.0			20		25		
$t_{PZH}$	$(\overline{EA} - YA, EB - YB)$	2.0			115		145		
		4.5			23		29		
		6.0			20		25		
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{EA} = V_{CC}, EB = GND$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)			43					


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER



Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# M74HCT241P/FP/DWP

**OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

## DESCRIPTION

The M74HCT241 is a semiconductor integrated circuit consisting of two blocks of 3-state noninverting buffers each with four independent circuits that share a common enable input.

## FEATURES

- TTL level input  $V_{IL}=0.8V$  max  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=6mA$ ,  $I_{OH}=-6mA$ )
- High-speed: 13ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $20\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 15 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.


## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT241 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS241.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT241 consists of two independent blocks with each block containing four buffers.


## PIN CONFIGURATION (TOP VIEW)



When enable input  $\overline{EA}$  is low and input A is low then output YA will become low. However, if A is high then YA will become high. Inverted in the other block, a high enable input EB signal causes operation the same as that just described with input B signal output at YB.

When EA is high or EB is low then all Y within the block will become high-impedance state, irrespective of A or B.

## LOGIC DIAGRAM (EACH BUFFER)



# MITSUBISHI HIGH SPEED CMOS M74HCT241P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

### FUNCTION TABLE (Note 1)

Inputs		Output
A	EA	YA
L	L	L
H	L	H
X	H	Z

Inputs		Output
B	EB	YB
L	H	L
H	H	H
X	L	Z

Note 1 : Z : High impedance  
X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{iK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{oK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT241FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT241DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	0		500	ns

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu\text{A}$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu\text{A}$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	$V_{CC} - 0.1$		$V_{CC} - 0.1$		V
			$I_{OH} = -6.0\text{mA}, V_{CC} = 4.5V$	4.18		4.13		
			$I_{OH} = -7.2\text{mA}, V_{CC} = 5.5V$	5.18		5.13		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$		0.1		0.1	V
			$I_{OL} = 6.0\text{mA}, V_{CC} = 4.5V$		0.26		0.33	
			$I_{OL} = 7.2\text{mA}, V_{CC} = 5.5V$		0.26		0.33	
$I_{IH}$	High-level input current	$V_i = V_{CC}$			0.1		1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_i = \text{GND}$			-0.1		-1.0	$\mu\text{A}$
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{IL}, V_o = V_{CC}$			0.5		5.0	$\mu\text{A}$
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{IL}, V_o = \text{GND}$			-0.5		-5.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$			4.0		40.0	$\mu\text{A}$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_i = 2.4V, 0.4V$ (Note 3), $I_o = 0\mu\text{A}$			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT241P/FP/DWP**

**OCTAL 3-STATE NONINVERTING**  
**BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 5)			12	ns
t <sub>THL</sub>	output transition time				12	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				25	ns
t <sub>PHL</sub>	output propagation time (A - YA, B - YB)				25	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>L</sub> = 5 pF (Note 5)			27	ns
t <sub>PHZ</sub>	(EA - YA, EB - YB)				27	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	C <sub>L</sub> = 50pF (Note 5)			32	ns
t <sub>PZH</sub>	(EA - YA, EB - YB)				32	ns

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 5)			12		15	ns
t <sub>THL</sub>	output transition time				12		15	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 5)			25		32	ns
t <sub>PHL</sub>	output propagation time				25		32	ns
t <sub>PLH</sub>	output propagation time (A - YA, B - YB)	C <sub>L</sub> = 150pF (Note 5)			40		51	ns
t <sub>PHL</sub>					40		51	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>L</sub> = 50pF (Note 5)			32		40	ns
t <sub>PHZ</sub>	(EA - YA, EB - YB)				32		40	ns
t <sub>PZL</sub>	Output enable time to low-level	C <sub>L</sub> = 50pF (Note 5)			32		40	ns
t <sub>PZH</sub>	and high-level				32		40	ns
t <sub>PZL</sub>	(EA - YA, EB - YB)	C <sub>L</sub> = 150pF (Note 5)			47		59	ns
t <sub>PZH</sub>					47		59	ns
C <sub>I</sub>	Input capacitance				10		10	pF
C <sub>O</sub>	Off-state output capacitance	EA = V <sub>CC</sub> , EB = GND			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			44				pF

Note 4 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

**OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**



Note 5 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**PRELIMINARY**

Notice: This is not a final specification. Some parametric limits are subject to change.

**MITSUBISHI HIGH SPEED CMOS**

# M74HCT241-1P/FP/DWP

**OCTAL 3-STATE NONINVERTING**

**BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

## DESCRIPTION

The M74HCT241-1 is a semiconductor integrated circuit consisting of two blocks of 3-state noninverting buffers each with four independent circuits that share a common enable input.

## FEATURES

- TTL level input  $V_{IL}=0.8V$  max  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 10ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $25\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.


## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT241-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS241.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

## PIN CONFIGURATION (TOP VIEW)




The M74HCT241-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}A$  is low and input A is low then output YA will become low. However, if A is high then YA will become high. Inverted in the other block, a high enable input EB signal causes operation the same as that just described with input B signal output at YB.

When  $\bar{E}A$  is high or EB is low then all Y within the block will become high-impedance state, irrespective of A or B.

## LOGIC DIAGRAM (EACH BUFFER)



**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT241-1P/FP/DWP**

**OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**FUNCTION TABLE** (Note 1)

Inputs		Output
A	$\bar{E}A$	YA
L	L	L
H	L	H
X	H	Z

Inputs		Output
B	EB	YB
L	H	L
H	H	H
X	L	Z

Note 1 : Z : High impedance  
X : Irrelevant

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT241-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT241-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$	0	25	ns/V
		$V_{CC} = 5.5V$	0	15	

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits				Unit	
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$ $I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC} = 4.5V$	$V_{CC} = 0.1$			$V_{CC} = 0.1$		V
			3.98			3.84		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$ $I_{OL} = 20\mu A$ $I_{OL} = 24mA, V_{CC} = 4.5V$			0.1		0.1	V
					0.39		0.5	
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = GND$			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$			5.0		50.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT241-1P/FP/DWP**

**OCTAL 3-STATE NONINVERTING**  
**BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				16	ns	
$t_{PHL}$					16		
$t_{PLZ}$	Output disable time from low-level and high-level (EA - YA, EB - YB)		$C_L = 5 pF$ (Note 5)			18	ns
$t_{PHZ}$						18	
$t_{PZL}$	Output enable time to low-level and high-level (EA - YA, EB - YB)		$C_L = 50pF$ (Note 5)			21	ns
$t_{PZH}$						21	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns	
$t_{THL}$					12		15		
$t_{PLH}$	Low-level to high-level and output propagation time (A - YB, B - YB)				18		23	ns	
$t_{PHL}$					18		23		
$t_{PLZ}$	Output disable time from low-level and high-level (EA - YA, EB - YB)		$C_L = 50pF$ (Note 5)			23		29	ns
$t_{PHZ}$						23		29	
$t_{PZL}$	Output enable time to low-level and high-level (EA - YA, EB - YB)		$C_L = 50pF$ (Note 5)			23		29	ns
$t_{PZH}$						23		29	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{EA} = V_{CC}, \overline{EB} = V_{CC}$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 4)								

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)


The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

MITSUBISHI HIGH SPEED CMOS  
M74HCT241-1P/FP/DWP

OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS



Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC242P/FP/DP

## QUADRUPLE 3-STATE INVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC242 is a semiconductor integrated circuit consisting of four bus transceivers with inverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC242 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS242.

Two buffers with 3-state inverted outputs have their inputs and outputs mutually connected and can be used as buffers in both bidirectional.


The input/output direction is controlled by enable inputs EAB and EBA.

When EAB and EBA are both low, the data ports A will become input terminals and the data ports B will become output terminals. When EAB and EBA are both high, B will become output terminals and A will become output terminals. Whichever the case, the inverted signals of the input terminals will appear at the output terminals. When EAB is high and EBA is low or when EAB is low and EBA is high, A and B will both become high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Outputs	
EAB	EBA	A	B
H	H	O	I
L	H	Z	Z
H	L	Z	Z
L	L	I	O

Note 1 : I : Input terminal  
O : Output terminal (inverted outputs)  
Z : High impedance

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$ $V_i > V_{CC}$	-20 20	mA
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$ $V_o > V_{CC}$	-20 20	mA
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 2 : M74HC242FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC242DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE 3-STATE INVERTING BUS TRANSCEIVER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC242P/FP/DP**

**QUADRUPLE 3-STATE INVERTING BUS TRANSCEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				18	ns
$t_{PHL}$	output propagation time (A - B, B - A)			18	ns	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$	( $\overline{EAB} - A, B, EBA - B, A$ )				25	ns
$t_{PZL}$	Output enable time to low-level and high-level				28	ns
$t_{PZH}$	( $\overline{EAB} - A, B, EBA - B, A$ )	$C_L = 50pF$ (Note 4)			28	ns

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			100		126	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 4)	2.0			100		126	ns
			4.5			20		25	
			6.0			17		21	
$t_{PLH}$	output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$	output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	( $\overline{EAB} - A, B, EBA - B, A$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	( $\overline{EAB} - A, B, EBA - B, A$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZH}$	( $\overline{EAB} - A, B, EBA - B, A$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance				15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			58				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

QUADRUPLE 3-STATE INVERTING BUS TRANSCEIVER



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC243P/FP/DP

## QUADRUPLE 3-STATE NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC243 is a semiconductor integrated circuit consisting of four bus transceivers with noninverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 12ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC243 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS243.


Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by enable inputs  $\overline{\text{EAB}}$  and  $\text{EBA}$ .


When  $\overline{\text{EAB}}$  and  $\text{EBA}$  are both low, the data ports A will become input terminals and the data ports B will become output terminals. When  $\overline{\text{EAB}}$  and  $\text{EBA}$  are both high, B will become input terminals and A will become output terminals.

Whichever the case, the same signals as at the input terminals will appear at the output terminals. When  $\overline{\text{EAB}}$  is high and  $\text{EBA}$  is low or when  $\overline{\text{EAB}}$  is low and  $\text{EBA}$  is high, A and B will both become high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Data ports	
$\overline{\text{EAB}}$	$\text{EBA}$	A	B
H	H	O	I
L	H	Z	Z
H	L	Z	Z
L	L	I	O

Note 1 : I : Input terminal  
O : Outputs  
Z : High impedance

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 2 : M74HC243FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC243DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE 3-STATE NONINVERTING BUS TRANSCEIVER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V	
			4.5				1.35	1.35		
			6.0				1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1		
			$I_{OL} = 6.0\text{mA}$	4.5			0.26	0.33		
			$I_{OL} = 7.8\text{mA}$	6.0			0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$		
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$		
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$		

**MITSUBISHI HIGH SPEED CMOS  
M74HC243P/FP/DP**

**QUADRUPLE 3-STATE NONINVERTING BUS TRANSCEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				18	ns
$t_{PHL}$	output propagation time (A - B, B - A)			18	ns	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$	( $\overline{EAB} - A, B, EBA - B, A$ )				25	ns
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$	( $\overline{EAB} - A, B, EBA - B, A$ )				28	ns


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			100		126	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	( $\overline{EAB} - A, B, EBA - B, A$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	Output enable time to low-level and high-level	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZL}$	( $\overline{EAB} - A, B, EBA - B, A$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance				15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			71				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$

QUADRUPLE 3-STATE NONINVERTING BUS TRANSCEIVER


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PZH}$	Closed	Open
$t_{PZL}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC244P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC244 is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC244 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244.


The M74HC244 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output Y will become low. However, if A (or B) is high then Y will become high.


When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).

All eight buffer circuits can be controlled simultaneously by connecting  $\bar{E}A$  and  $\bar{E}B$  of the two blocks.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



### FUNCTION TABLE (Note 1)

Inputs		output
A, B	$\bar{E}A, \bar{E}B$	$YA, YB$
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC244FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC244DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_{IO}  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_{IO}  = 20\mu A$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V	
				4.5	4.4		4.4		
			$I_{OH} = -20\mu A$	6.0	5.9		5.9		
				$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13
					6.0	5.68			5.63
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V	
				4.5		0.1	0.1		
			$I_{OL} = 20\mu A$	6.0		0.1	0.1		
				$I_{OL} = 6.0\text{mA}$	4.5		0.26		0.33
					6.0		0.26		0.33
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC244P/FP/DWP**

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				20	ns
$t_{PHL}$					20	ns
$t_{PLZ}$	Output disable time from low-level and high-level (EA - YA, EB - YB)	$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$					25	ns
$t_{PZL}$	Output enable time to low-level and high-level (EA - YA, EB - YB)	$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$					28	ns


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit		
			$V_{CC}(V)$	25°C			-40~+85°C				
				Min	Typ	Max	Min	Max			
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns		
			4.5			12		15			
			6.0			10		13			
$t_{THL}$	output transition time		2.0			60		75	ns		
			4.5			12		15			
			6.0			10		13			
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)	$C_L = 50pF$ (Note 4)	2.0			115		145	ns		
			4.5			23		29			
			6.0			20		25			
$t_{PHL}$			output propagation time (A - YA, B - YB)	$C_L = 150pF$ (Note 4)	2.0			115		145	ns
					4.5			23		29	
					6.0			20		25	
$t_{PLH}$	Output disable time from low-level and high-level (EA - YA, EB - YB)	$C_L = 50pF$ (Note 4)			2.0			165		208	ns
					4.5			33		42	
					6.0			28		35	
$t_{PHL}$			Output enable time to low-level and high-level (EA - YA, EB - YB)	$C_L = 50pF$ (Note 4)	2.0			165		208	ns
					4.5			33		42	
					6.0			28		35	
$t_{PLZ}$	Output enable time to low-level and high-level (EA - YA, EB - YB)	$C_L = 50pF$ (Note 4)			2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PHZ}$			Input capacitance	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PZL}$	Off-state output capacitance	$EA = V_{CC}, EB = V_{CC}$			2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PZH}$			Power dissipation capacitance (Note 3)		2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PZL}$	Power dissipation capacitance (Note 3)				2.0			200		252	ns
					4.5			40		50	
					6.0			34		43	
$t_{PZH}$			Power dissipation capacitance (Note 3)		2.0			200		252	ns
					4.5			40		50	
					6.0			34		43	
$C_I$	Input capacitance						10		10	pF	
$C_O$	Off-state output capacitance	$EA = V_{CC}, EB = V_{CC}$					15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)					57				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC244-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC244-1 is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 8ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC244-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.


The M74HC244-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output Y will become low. However, if A (or B) is high then Y will become high.


When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).

All eight buffer circuits can be controlled simultaneously by connecting EA and EB of the two blocks.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



### FUNCTION TABLE (Note 1)

Inputs		output
A, B	EA, EB	YA, YB
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

# MITSUBISHI HIGH SPEED CMOS M74HC244-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC244-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC244-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 6V$	0	30	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0				0.5	V	
			4.5				1.35		
			6.0				1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -24mA$	4.5	3.98			3.84	
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu A$	2.0				0.1	V
			$I_{OL} = 20\mu A$	4.5				0.1	
			$I_{OL} = 20\mu A$	6.0				0.1	
			$I_{OL} = 24mA$	4.5				0.39	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0				0.1	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0				-0.1	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0				0.5	$\mu A$	
$I_{OZL}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0				-0.5	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0				5.0	$\mu A$	

# MITSUBISHI HIGH SPEED CMOS M74HC244-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				16	ns	
$t_{PHL}$					16		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )		$C_L = 5 pF$ (Note 4)			18	ns
$t_{PHZ}$						18	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )	$C_L = 50pF$ (Note 4)			23	ns	
$t_{PZH}$					23		

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C-			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)		2.0			90		115	ns
			4.5			18		23	
			6.0			15		20	
$t_{PHL}$			2.0			90		115	
			4.5			18		23	
			6.0			15		20	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )	2.0			115		145	ns	
		4.5			23		29		
		6.0			20		25		
$t_{PHZ}$		2.0			115		145		
		4.5			23		29		
		6.0			20		25		
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )	2.0			115		145	ns	
		4.5			23		29		
		6.0			20		25		
$t_{PZH}$		2.0			115		145		
		4.5			23		29		
		6.0			20		25		
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{EA} = V_{CC}, \overline{EB} = GND$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)			43					


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**



Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**





# MITSUBISHI HIGH SPEED CMOS M74HCT244P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT244 is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=6mA$ ,  $I_{OH}=-6mA$ )
- High-speed: 13ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation: 20 $\mu$ W/package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT244 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.


The M74HCT244 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output Y will become low. However, if A (or B) is high then Y will become high.


When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).

All eight buffer circuits can be controlled simultaneously by connecting  $\bar{E}A$  and  $\bar{E}B$  of the two blocks.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



### FUNCTION TABLE (Note 1)

Inputs		Output
A, B	$\bar{E}A$ , $\bar{E}B$	YA, YB
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT244P/FP/DWP**

**OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT244FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT244DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	0		500	ns

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	$V_{CC} - 0.1$		$V_{CC} - 0.1$		V
			$I_{OH} = -6.0\text{mA}, V_{CC} = 4.5V$ $I_{OH} = -7.2\text{mA}, V_{CC} = 5.5V$	4.18 5.18		4.13 5.13		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu A$		0.1		0.1	V
			$I_{OL} = 6.0\text{mA}, V_{CC} = 4.5V$ $I_{OL} = 7.2\text{mA}, V_{CC} = 5.5V$		0.26 0.26		0.33 0.33	
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = \text{GND}$			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$			4.0		40.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3), $I_O = 0\mu A$			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT244P/FP/DWP**

**OCTAL 3-STATE NONINVERTING**  
**BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 5)			12	ns
$t_{THL}$	output transition time				12	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				25	ns
$t_{PHL}$	output propagation time (A - YA, B - YB)				25	ns
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5 pF$ (Note 5)			27	ns
$t_{PHZ}$	(EA - YA, EB - YB)				27	ns
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 5)			32	ns
$t_{PZH}$	(EA - YA, EB - YB)				32	ns

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$	output transition time				12		15	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 5)			25		32	ns
$t_{PHL}$	output propagation time (A - YA, B - YB)				25		32	ns
$t_{PLH}$	high-level to low-level	$C_L = 150pF$ (Note 5)			40		51	ns
$t_{PHL}$	output propagation time (A - YA, B - YB)				40		51	ns
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 5)			32		40	ns
$t_{PHZ}$	(EA - YA, EB - YB)				32		40	ns
$t_{PZL}$	Output enable time to low-level	$C_L = 50pF$ (Note 5)			32		40	ns
$t_{PZH}$	and high-level				32		40	ns
$t_{PZL}$	(EA - YA, EB - YB)	$C_L = 150pF$ (Note 5)			47		59	ns
$t_{PZH}$					47		59	ns
$C_I$	Input capacitance				10		10	pF
$C_O$	Off-state output capacitance	$EA = EB = V_{CC}$			15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 4)			45				pF


Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

**OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**



Note 5 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT244-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT244-1 is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 10ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation: 25 $\mu$ W/package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT244-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.


The M74HCT244-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A (or B) is low then output Y will become low. However, if A (or B) is high then Y will become high.


When  $\bar{E}$  is high then all outputs within the block will become high-impedance state, irrespective of A (or B).

All eight buffer circuits can be controlled simultaneously by connecting  $\bar{EA}$  and  $\bar{EB}$  of the two blocks.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



### FUNCTION TABLE (Note 1)

Inputs		Output
A, B	$\bar{EA}$ , $\bar{EB}$	YA, YB
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance  
 X : Irrelevant

# MITSUBISHI HIGH SPEED CMOS M74HCT244-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 200$	mA
$P_D$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT244-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT244-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$	0	25	ns/V
		$V_{CC} = 5.5V$	0	15	

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$ $I_{OH} = -20\mu A$	$V_{CC} = 0.1$			$V_{CC} = 0.1$		V
			3.98			3.84		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$ $I_{OL} = 20\mu A$			0.1		0.1	V
					0.39		0.5	
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = \text{GND}$			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$			5.0		50.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT244-1P/FP/DWP**

**OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				16	ns	
$t_{PHL}$					16		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )		$C_L = 5 pF$ (Note 5)			18	ns
$t_{PHZ}$						18	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )	$C_L = 50pF$ (Note 5)			23	ns	
$t_{PZH}$					23		

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				18		23	ns
$t_{PHL}$					18		23	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )				23		29	ns
$t_{PHZ}$					23		29	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{EA} - YA, \overline{EB} - YB$ )				23		29	ns
$t_{PZH}$					23		29	
$C_I$	Input capacitance				10		10	pF
$C_O$	Off-state output capacitance		$\overline{EA} = V_{CC}, \overline{EB} = V_{CC}$			15	15	
$C_{PD}$	Power dissipation capacitance (Note 4)							


Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

**OCTAL 3-STATE NONINVERTING  
BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS**



Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**





# MITSUBISHI HIGH SPEED CMOS M74HC245P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC245 is a semiconductor integrated circuit consisting of eight transceivers with noninverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC245 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS245.

Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.


When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### FUNCTION TABLE (Note 1)


Inputs		Outputs	
$\overline{OE}$	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC245FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC245DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -6.0mA$	4.5	4.18			4.13	
			$I_{OH} = -7.8mA$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 6.0mA$	4.5			0.26	0.33	
			$I_{OL} = 7.8mA$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$	

# MITSUBISHI HIGH SPEED CMOS M74HC245P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				21	ns
$t_{PHL}$					21	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 5pF$ (Note 4)			42	ns
$t_{PHZ}$					42	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			42	ns
$t_{PZH}$					42	


### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit		
			25°C			-40~+85°C		Min		Max	
			$V_{CC}(V)$	Min	Typ	Max					
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns		
			4.5			12		15			
			6.0			10		13			
$t_{THL}$	output transition time		$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
				4.5			12		15		
				6.0			10		13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 50pF$ (Note 4)		2.0			110		140	ns	
				4.5			22		28		
				6.0			19		24		
$t_{PHL}$			output propagation time (A - B, B - A)	$C_L = 50pF$ (Note 4)	2.0			110		140	ns
					4.5			22		28	
					6.0			19		24	
$t_{PLH}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 150pF$ (Note 4)			2.0			195		245	ns
					4.5			39		49	
					6.0			34		43	
$t_{PHL}$			Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 150pF$ (Note 4)	2.0			195		245	ns
					4.5			39		49	
					6.0			34		43	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			2.0			172		208	ns
					4.5			43		52	
					6.0			41		50	
$t_{PHZ}$			Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			172		208	ns
					4.5			43		52	
					6.0			41		50	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			2.0			184		224	ns
					4.5			46		56	
					6.0			41		50	
$t_{PZH}$			Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			184		224	ns
					4.5			46		56	
					6.0			41		50	
$t_{PZL}$	Input capacitance	$C_L = 150pF$ (Note 4)			2.0			216		260	ns
					4.5			54		65	
					6.0			47		57	
$t_{PZH}$			Off-state output capacitance	$C_L = 150pF$ (Note 4)	2.0			216		260	ns
					4.5			54		65	
					6.0			47		57	
$C_I$	Power dissipation capacitance (Note 3)						58			pF	
$C_O$		$\overline{OE} = V_{CC}$						15	15	pF	
$C_{PD}$										pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$

**OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER**



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC245-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC245-1 is a semiconductor integrated circuit consisting of eight bus transceivers with noninverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 8ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC245-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS245.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.


When output enable input  $\overline{\text{OE}}$  is high, A and B will both become a high-impedance state and they will be separated.

### FUNCTION TABLE (Note 1)


Inputs		Data ports	
$\overline{\text{OE}}$	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



# MITSUBISHI HIGH SPEED CMOS M74HC245-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC245-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC245-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 6.0V$	0	30	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		Unit	
			$V_{CC}(V)$	Min	Typ	Max	Min		
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -24mA$	4.5	3.98			3.84	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 24mA$	4.5		0.39		0.5	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			5.0		50.0	$\mu A$

# MITSUBISHI HIGH SPEED CMOS M74HC245-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				15	ns
$t_{PHL}$					15	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$					25	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$					28	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			85		105	ns
			4.5			17		21	
			6.0			14		18	
$t_{PHL}$	output propagation time (A - B, B - A)		2.0			85		105	
			4.5			17		21	
			6.0			14		18	
$t_{PLZ}$	Output disable time from low-level and high-level	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		33		
$t_{PHZ}$	$(\overline{OE} - A, B)$	2.0			150		190		
		4.5			30		38		
		6.0			26		33		
$t_{PZL}$	Output enable time to low-level and high-level	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		33		
$t_{PZH}$	$(\overline{OE} - A, B)$	2.0			150		190		
		4.5			30		38		
		6.0			26		33		
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance				15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)								


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)

The power dissipation during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER



Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT245-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT245-1 is a semiconductor integrated circuit consisting of eight transceivers with noninverted outputs.

### FEATURES

- TTL level inputs  $V_{IL}=0.8$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 10ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $25\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT245-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS245.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.


The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals.


When DIR is low, B will become input terminals and A will become output terminals.

When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Outputs	
$\overline{OE}$	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

# MITSUBISHI HIGH SPEED CMOS M74HCT245-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT245-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT245-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$	0	25	ns/V
		$V_{CC} = 5.5V$	0	15	

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
			Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0			2.0		V	
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$			0.8		0.8	V	
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu A$			$V_{CC} - 0.1$			V
			$I_{OH} = -24mA, V_{CC} = 4.5V$			3.98		3.84	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$					0.1	V
			$I_{OL} = 24mA, V_{CC} = 4.5V$					0.39	
$I_{IH}$	High-level input current	$V_i = V_{CC}$				0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_i = GND$				-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{IL}, V_o = V_{CC}$				0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{IL}, V_o = GND$				-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_o = 0\mu A$				5.0		50.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_i = 2.4V, 0.4V$ (Note 3)				2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT245-1P/FP/DWP**

**OCTAL 3-STATE  
NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				15	ns
$t_{PHL}$					15	
$t_{PLZ}$	Output disable time from low-level and high-level		$C_L = 5 pF$ (Note 5)			25
$t_{PHZ}$	( $\overline{OE} - A, B$ )				25	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 5)				28
$t_{PZH}$	( $\overline{OE} - A, B$ )				28	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				17		21	ns
$t_{PHL}$					17		21	
$t_{PLZ}$	Output disable time from low-level and high-level				30		38	ns
$t_{PHZ}$	( $\overline{OE} - A, B$ )				30		38	
$t_{PZL}$	Output enable time to low-level and high-level				30		38	
$t_{PZH}$	( $\overline{OE} - A, B$ )				30		38	ns
$C_I$	Input capacitance				10		10	pF
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$		15		15		
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

**OCTAL 3-STATE  
NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS**


Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC251P/FP/DP**

**8-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS**

**DESCRIPTION**

The M74HC251 is a semiconductor integrated circuit consisting of an 8-line to 1-line data selector/multiplexer with 3-state outputs.

**FEATURES**

- High-speed: 20ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.


**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC251 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS251.

The M74HC251 consists of data selector functions for selecting one of eight input line signals and multiplexer functions for converting 8-bit parallel data into serial data using time-division.

The 8-line signal is applied to data inputs D0 through D7,


**PIN CONFIGURATION (TOP VIEW)**



and after one of the data inputs has been selected by select inputs A0 through A2, that input signal will be output at Y or an inverted signal will be output at Y. By applying 8-bit parallel data to D0 through D7, and connecting the output of a synchronous octal counter to A0 through A2, D0 through D7 data will be output at Y synchronous with the clock pulse in the order of D0-D7. When output-enable input OE is high, all outputs will become a high-impedance state irrespective of other inputs.

M74HC251 has the same functions and pin connections as the M74HC151, but the former has a 3-state output.

**LOGIC DIAGRAM**



8-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

FUNCTION TABLE (Note 1)

			Inputs									Output	
A2	A1	A0	$\overline{OE}$	D0	D1	D2	D3	D4	D5	D6	D7	Y	$\overline{Y}$
X	X	X	H	X	X	X	X	X	X	X	X	Z	Z
L	L	L	L	L	X	X	X	X	X	X	X	L	H
L	L	L	L	H	X	X	X	X	X	X	X	H	L
L	L	H	L	X	L	X	X	X	X	X	X	L	H
L	L	H	L	X	H	X	X	X	X	X	X	H	L
L	H	L	L	X	X	L	X	X	X	X	X	L	H
L	H	L	L	X	X	H	X	X	X	X	X	H	L
L	H	H	L	X	X	X	L	X	X	X	X	L	H
L	H	H	L	X	X	X	H	X	X	X	X	H	L
H	L	L	L	X	X	X	X	L	X	X	X	L	H
H	L	L	L	X	X	X	X	H	X	X	X	H	L
H	L	H	L	X	X	X	X	X	L	X	X	L	H
H	L	H	L	X	X	X	X	X	H	X	X	H	L
H	H	L	L	X	X	X	X	X	X	L	X	L	H
H	H	L	L	X	X	X	X	X	X	H	X	H	L
H	H	H	L	X	X	X	X	X	X	X	L	L	H
H	H	H	L	X	X	X	X	X	X	X	H	H	L

Note 1 : X : Irrelevant  
Z : High impedance

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC251FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC251DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC251P/FP/DP**

**8-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Y)				29	ns
t <sub>PHL</sub>					29	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - $\bar{Y}$ )				32	ns
t <sub>PHL</sub>					32	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y)				35	ns
t <sub>PHL</sub>					35	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - $\bar{Y}$ )				35	ns
t <sub>PHL</sub>					35	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level ( $\bar{OE}$ - Y)	C <sub>L</sub> = 5 pF (Note 4)			35	ns
t <sub>PHZ</sub>					35	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level ( $\bar{OE}$ - Y)	C <sub>L</sub> = 15pF (Note 4)			26	ns
t <sub>PZH</sub>					26	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level ( $\bar{OE}$ - $\bar{Y}$ )	C <sub>L</sub> = 5 pF (Note 4)			40	ns
t <sub>PHZ</sub>					40	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level ( $\bar{OE}$ - $\bar{Y}$ )	C <sub>L</sub> = 15pF (Note 4)			27	ns
t <sub>PZH</sub>					27	ns

8-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			195		244	ns
			4.5			39		49	
			6.0			33		41	
t <sub>PHL</sub>	output propagation time (D - Y)		2.0			195		244	ns
			4.5			39		49	
			6.0			33		41	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			185		231	ns
			4.5			37		46	
			6.0			32		40	
t <sub>PHL</sub>	output propagation time (D - $\bar{Y}$ )		2.0			185		231	ns
			4.5			37		46	
			6.0			32		40	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			205		256	ns
			4.5			41		51	
			6.0			35		44	
t <sub>PHL</sub>	output propagation time (A - Y)		2.0			205		256	ns
			4.5			41		51	
			6.0			35		44	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 4)	2.0			205		256	ns
			4.5			41		51	
			6.0			35		44	
t <sub>PHL</sub>	output propagation time (A - $\bar{Y}$ )		2.0			205		256	ns
			4.5			41		51	
			6.0			35		44	
t <sub>PLZ</sub>	Output disable time from low-level and high-level		2.0			195		244	ns
			4.5			39		49	
			6.0			33		41	
t <sub>PHZ</sub>	(OE - Y)		2.0			195		244	ns
			4.5			39		49	
			6.0			33		41	
t <sub>PZL</sub>	Output enable time to low-level and high-level		2.0			145		181	ns
			4.5			29		36	
			6.0			25		31	
t <sub>PZH</sub>	(OE - Y)		2.0			145		181	ns
			4.5			29		36	
			6.0			25		31	
t <sub>PLZ</sub>	Output disable time from low-level and high-level		2.0			220		275	ns
			4.5			44		55	
			6.0			37		46	
t <sub>PHZ</sub>	(OE - $\bar{Y}$ )		2.0			220		275	ns
			4.5			44		55	
			6.0			37		46	



# MITSUBISHI HIGH SPEED CMOS M74HC251P/FP/DP


## 8-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ ) (continued)

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		188	ns
			4.5			30		38	
			6.0			26		33	
$t_{PZH}$	$(\overline{OE} - \overline{Y})$		2.0			150		188	ns
			4.5			30		38	
			6.0			26		33	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 3)			67					pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$





Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC253P/FP/DP

## DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

### DESCRIPTION

The M74HC253 is a semiconductor integrated circuit consisting of two 4-line to 1-line data selectors/multiplexers with 3-state outputs.

### FEATURES

- High-speed: 18ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC253P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS253.

The M74HC253 consists of data selector functions for selecting one of four input line signals and multiplex functions for converting 4-bit parallel data into serial data using time-division.


The 4-line signal is applied to data inputs D0 through D3, and after one of the data inputs has been selected by

### PIN CONFIGURATION (TOP VIEW)



select inputs A0 and A1, that input signal will be output at Y. By applying 4-bit parallel data to D0 through D3, and connecting the output of a synchronous quadruple counter to A0 and A1, D0 through D3 data will be output at Y synchronous with the clock pulse in the order of D0-D3. Select inputs A are common to the two circuits while the output-enable inputs  $\overline{OE}$  are independent. When  $\overline{OE}$  is high, Y will become a high-impedance state irrespective of other inputs.

### LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC253P/FP/DP**

**DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS**

**FUNCTION TABLE** (Note 1)

Inputs							Output
A1	A0	D0	D1	D2	D3	$\overline{OE}$	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Note 1 : X : Irrelevant  
Z : High impedance

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC253FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC253DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	V	
			I <sub>OL</sub> = 20μA	4.5			0.1		
			I <sub>OL</sub> = 20μA	6.0			0.1		
			I <sub>OL</sub> = 4.0mA	4.5		0.26	0.33		
			I <sub>OL</sub> = 5.2mA	6.0		0.26	0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Y)				23	ns
t <sub>PHL</sub>					23	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y)				30	ns
t <sub>PHL</sub>					30	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Y)	C <sub>L</sub> = 5 pF (Note 4)			27	ns
t <sub>PHZ</sub>					27	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Y)	C <sub>L</sub> = 15pF (Note 4)			18	ns
t <sub>PZH</sub>					18	ns

# MITSUBISHI HIGH SPEED CMOS M74HC253P/FP/DP


## DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$			2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Y)		2.0			126		158	ns
			4.5			28		35	
			6.0			23		29	
$t_{PHL}$			2.0			126		158	ns
			4.5			28		35	
			6.0			23		29	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)	2.0			158		198	ns	
		4.5			35		44		
		6.0			30		38		
$t_{PHL}$		2.0			158		198	ns	
		4.5			35		44		
		6.0			30		38		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	2.0			135		169	ns	
		4.5			30		38		
		6.0			25		31		
$t_{PHZ}$		2.0			135		169	ns	
		4.5			30		38		
		6.0			25		31		
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	2.0			90		113	ns	
		4.5			20		25		
		6.0			17		21		
$t_{PZH}$		2.0			90		113	ns	
		4.5			20		25		
		6.0			17		21		
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			61				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit






Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**DUAL 4-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS**

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC257P/FP/DP

## QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

### DESCRIPTION

The M74HC257 is a semiconductor integrated circuit consisting of four 2-line to 1-line data selectors/multiplexers with 3-state outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 12ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC257 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS257.

The M74HC257 consists of four circuits each containing date selector functions for selecting one of two input line signals and multiplexer functions for converting 2-bit parallel data into serial data using time-division.


### PIN CONFIGURATION (TOP VIEW)



The 2-line signal is applied to data inputs A and B, and after one of the data inputs has been selected by select input S, it is output at pin Y. By applying 2-bit parallel data to A and B, and connecting the output of a binary counter to S, A and B data will be output at Y synchronous with the clock pulse in the order A-B. Both S and output-enable input  $\overline{OE}$  are common to all four circuits.

When OE is high, all outputs Y will become high impedance state irrespective of other inputs.

### LOGIC DIAGRAM



QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

FUNCTION TABLE (Note 1)

OE	Inputs			Output
	S	A	B	Y
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

Note 1 : X : Irrelevant  
Z : High impedance

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_D$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC257FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC257DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	



QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -6.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -7.8mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A, B-Y)				18	ns
t <sub>PHL</sub>					18	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S-Y)				29	ns
t <sub>PHL</sub>					29	ns
t <sub>PZL</sub>	Output disable time from low-level and high-level (OE-Y)	C <sub>L</sub> = 5 pF (Note 4)			23	ns
t <sub>PHZ</sub>					23	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE-Y)	C <sub>L</sub> = 50pF (Note 4)			20	ns
t <sub>PZH</sub>					20	ns

QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			100		126	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			100		126	ns
			4.5			20		25	
			6.0			17		21	
$t_{PLH}$	output propagation time (A, B-Y)	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$	output propagation time (S-Y)	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			160		200	ns
			4.5			32		40	
			6.0			27		34	
$t_{PHL}$	output propagation time (S-Y)	$C_L = 150pF$ (Note 4)	2.0			160		200	ns
			4.5			32		40	
			6.0			27		34	
$t_{PLH}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
$t_{PHL}$	$(\overline{OE}-Y)$	$C_L = 150pF$ (Note 4)	2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
$t_{PLZ}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
$t_{PHZ}$	$(\overline{OE}-Y)$	$C_L = 50pF$ (Note 4)	2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PZH}$	$(\overline{OE}-Y)$	$C_L = 150pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 150pF$ (Note 4)	2.0			160		200	ns
			4.5			32		40	
			6.0			27		34	
$t_{PZH}$	$(\overline{OE}-Y)$	$C_L = 150pF$ (Note 4)	2.0			160		200	ns
			4.5			32		40	
			6.0			27		34	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

# MITSUBISHI HIGH SPEED CMOS M74HC257P/FP/DP

## QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



**PRELIMINARY**

Notice: This is not a final specification. Some parametric limits are subject to change.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC258P/FP/DP**

**QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS**

**DESCRIPTION**

The M74HC258 is a semiconductor integrated circuit consisting of four 2-line to 1-line data selectors/multiplexers with 3-state outputs.

**FEATURES**

- High-fanout 3-state output ( $I_{OL}=6mA, I_{OH}=-6mA$ )
- High-speed: 12ns typ. ( $C_L=50pF, V_{CC}=5V$ )
- Low power dissipation: 20 $\mu$ W/package, max ( $V_{CC}=5V, T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V, 6V$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.


**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC258P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS258.

The M74HC258 consists of four circuits each containing data selector functions for selecting one of two input line signals and multiplexer functions for converting 2-bit parallel data into serial data using time-division.

The 2-line signals are applied to data inputs A and B, and after one of the data inputs has been selected by select input S, it is output at pin  $\bar{Y}$ . By applying 2-bit parallel data to A and B, and connecting the output of a binary counter to S, the data at A and B will be inverted and sequentially output

**PIN CONFIGURATION (TOP VIEW)**




at  $\bar{Y}$  in synchronous with the clock pulse in the order A-B. S and output-enable input  $\bar{OE}$  are common to all four circuits. When  $\bar{OE}$  is high, all outputs Y will become high impedance state irrespective of other inputs.

**FUNCTION TABLE (Note 1.)**

Inputs				Output
$\bar{OE}$	S	A	B	$\bar{Y}$
H	X	X	X	Z
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

Note 1 : X : Irrelevant  
Z : High impedance

**LOGIC DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC258P/FP/DP

## QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±35	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±75	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC258FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC258DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> -0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> -0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OH</sub> = -20μA	2.0	1.9			1.9		V
			4.5	4.4			4.4		
			6.0	5.9			5.9		
			4.5	4.18			4.13		
			6.0	5.68			5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OL</sub> = 20μA	2.0			0.1		0.1	V
			4.5			0.1		0.1	
			6.0			0.1		0.1	
			4.5			0.26		0.33	
			6.0			0.26		0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1		-1.0	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5		5.0	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5		-5.0	μA
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0		40.0	μA

QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A, B - $\bar{Y}$ )				18	ns
$t_{PHL}$					18	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )				18	ns
$t_{PHL}$					18	ns
$t_{PLZ}$	Output disable time from low-level and high-level ( $OE - \bar{Y}$ )	$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$					25	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $OE - \bar{Y}$ )	$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$					28	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit		
			$V_{CC}(V)$	25°C			-40~+85°C				
				Min	Typ	Max	Min	Max			
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns		
			4.5			12		15			
			6.0			10		13			
$t_{THL}$			$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
				4.5			12		15		
				6.0			10		13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A, B - $\bar{Y}$ )	$C_L = 50pF$ (Note 4)		2.0			100		126	ns	
				4.5			20		25		
				6.0			17		21		
$t_{PHL}$				$C_L = 50pF$ (Note 4)	2.0			100		126	ns
					4.5			20		25	
					6.0			17		21	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )	$C_L = 150pF$ (Note 4)			2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PHL}$				$C_L = 150pF$ (Note 4)	2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )	$C_L = 50pF$ (Note 4)			2.0			100		126	ns
					4.5			20		25	
					6.0			17		21	
$t_{PHL}$				$C_L = 50pF$ (Note 4)	2.0			100		126	ns
					4.5			20		25	
					6.0			17		21	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )	$C_L = 150pF$ (Note 4)			2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	
$t_{PHL}$				$C_L = 150pF$ (Note 4)	2.0			150		189	ns
					4.5			30		38	
					6.0			26		32	


QUADRUPLE 2-INPUT DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )(Continued)

Symbol	Parameter	Test conditions	Limits						Unit	
			25°C			-40~+85°C				
			$V_{CC}(V)$	Min	Typ	Max	Min	Max		
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150			189	ns
			4.5			30			38	
			6.0			26			32	
$t_{PHZ}$	$(\overline{OE} - \bar{Y})$	$C_L = 50pF$ (Note 4)	2.0			150			189	ns
			4.5			30			38	
			6.0			26			32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150			189	ns
			4.5			30			38	
			6.0			26			32	
$t_{PZH}$	$(\overline{OE} - \bar{Y})$	$C_L = 150pF$ (Note 4)	2.0			200			252	ns
			4.5			40			50	
			6.0			34			43	
$t_{PZL}$	$(\overline{OE} - \bar{Y})$	$C_L = 150pF$ (Note 4)	2.0			200			252	ns
			4.5			40			50	
			6.0			34			43	
$C_I$	Input capacitance							10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$						15	15	pF
$C_{PD}$	Power dissipation capacitance (Note 3)									pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC259P/FP/DP

## 8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

### DESCRIPTION

The M74HC259 is a semiconductor integrated circuit consisting of eight latches and a demultiplexer which designates the latches with a 3-bit binary code.

### FEATURES

- High-speed: 18ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC259 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS259.


The M74HC259 consists of a 3-bit binary-to-octal demultiplexer and eight latches. The following operational modes can be selected by combining the enable input  $\bar{E}$  and reset input  $\bar{R}$ .

### PIN CONFIGURATION (TOP VIEW)



- (1) 3-bit binary-to-octal decoder/demultiplexer ( $\bar{E}$  low,  $\bar{R}$  low)
- (2) Addressable latch ( $\bar{E}$  low,  $\bar{R}$  high)
- (3) Data input inhibit ( $\bar{E}$  high,  $\bar{R}$  high)
- (4) Direct reset ( $\bar{E}$  high,  $\bar{R}$  low)

When this device is used as a 3-bit binary-to-octal decoder/demultiplexer, and the select inputs  $A_0\sim A_2$  are designated by a 3-bit binary number, the same signal as the data





8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

input D will appear in one of the outputs Q0~Q7 corresponding to that number and all the other outputs will be low. The latch does not operate in this mode. When used as an addressable latch and inputs A0~A2 are designated as above, the corresponding latch will be selected and the same signal as D will appear in the output. When  $\bar{E}$  changes from low to high (data inhibit mode), the

information from the data input D immediately before the change will be latched. When  $\bar{E}$  is low, the signal appearing in Q will be also changed if the signal D is changed. In the data input inhibit mode, Q0~Q7 will not change even if D is changed and the status before  $\bar{E}$  is high will be held. In the direct reset mode, all outputs will be reset to low, irrespective of the status of D or A0~A2.

FUNCTION TABLE (Note 1)

Operation mode	Inputs						Outputs							
	R	E	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Direct reset	L	H	X	X	X	X	L	L	L	L	L	L	L	L
3-bit binary-to-octal decoder/demultiplexer	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	H	L	L	L	H	L	L	L	L	L	L	L
	L	L	L	H	L	L	L	L	L	L	L	L	L	L
	L	L	H	H	L	L	L	H	L	L	L	L	L	L
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
Data input suspension	L	L	L	H	H	H	L	L	L	L	L	L	L	L
	L	L	H	H	H	H	L	L	L	L	L	L	L	H
Addressable latch	H	H	X	X	X	X	Q0 <sup>0</sup>	Q1 <sup>0</sup>	Q2 <sup>0</sup>	Q3 <sup>0</sup>	Q4 <sup>0</sup>	Q5 <sup>0</sup>	Q6 <sup>0</sup>	Q7 <sup>0</sup>
	H	L	L	L	L	L	L	Q1 <sup>0</sup>	Q2 <sup>0</sup>	Q3 <sup>0</sup>	Q4 <sup>0</sup>	Q5 <sup>0</sup>	Q6 <sup>0</sup>	Q7 <sup>0</sup>
	H	L	H	L	L	L	H	Q1 <sup>0</sup>	Q2 <sup>0</sup>	Q3 <sup>0</sup>	Q4 <sup>0</sup>	Q5 <sup>0</sup>	Q6 <sup>0</sup>	Q7 <sup>0</sup>
	H	L	L	H	L	L	Q0 <sup>0</sup>	L	Q2 <sup>0</sup>	Q3 <sup>0</sup>	Q4 <sup>0</sup>	Q5 <sup>0</sup>	Q6 <sup>0</sup>	Q7 <sup>0</sup>
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	H	L	L	H	H	H	Q0 <sup>0</sup>	Q1 <sup>0</sup>	⋮	⋮	⋮	⋮	⋮	⋮
	H	L	H	H	H	H	Q0 <sup>0</sup>	Q1 <sup>0</sup>	Q2 <sup>0</sup>	Q3 <sup>0</sup>	Q4 <sup>0</sup>	Q5 <sup>0</sup>	Q6 <sup>0</sup>	L
	H	L	H	H	H	H	Q0 <sup>0</sup>	Q1 <sup>0</sup>	Q2 <sup>0</sup>	Q3 <sup>0</sup>	Q4 <sup>0</sup>	Q5 <sup>0</sup>	Q6 <sup>0</sup>	H

Note 1 : X : Irrelevant  
Q<sup>0</sup> : Output state Q before enable input changes

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC259FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC259DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Q)				32	ns
t <sub>PHL</sub>					32	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Q)				38	ns
t <sub>PHL</sub>					38	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (E - Q)				35	ns
t <sub>PHL</sub>					35	
t <sub>PHL</sub>	High-level to low-level output propagation time (R̄ - Q)			27	ns	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC259P/FP/DP**

**8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			180		225	ns
			4.5			37		46	
			6.0			32		40	
$t_{PHL}$	output propagation time (D - Q)		2.0			180		225	ns
			4.5			37		46	
			6.0			32		40	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			220		275	ns
			4.5			43		54	
			6.0			37		46	
$t_{PHL}$	output propagation time (A - Q)		2.0			220		275	ns
			4.5			43		54	
			6.0			37		46	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			200		250	ns
			4.5			40		50	
			6.0			35		44	
$t_{PHL}$	output propagation time ( $\bar{E} - Q$ )		2.0			200		250	ns
			4.5			40		50	
			6.0			35		44	
$t_{PHL}$	High-level to low-level		2.0			150		190	ns
			4.5			31		39	
			6.0			26		32	
$C_I$	Input capacitance					10		10	pF
$C_{PD}$	Power dissipation capacitance (Note 3)				27				pF


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot (f_1 + I_{CC} \cdot V_{CC})$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_w$	$\bar{E}, \bar{R}$ pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{su}$	A, D setup time with respect to $\bar{E}$		2.0	100			125		ns
			4.5	20			25		
			6.0	15			19		
$t_h$	A, D hold time with respect to $\bar{E}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		







8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC266P/FP/DP

## QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE

### DESCRIPTION

The M74HC266 is a semiconductor integrated circuit consisting of four 2-input exclusive NOR gates.

### FEATURES

- High-speed: 9ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC266 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS266.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are either high or low, the output Y will become high, and when the levels of A and B are opposite, the output Y will become low.


Note that the outputs of M74HC266 and 74LS266 differ in that the outputs of the M74HC266 is not open drain.

This device of some makers is named 74HC7266.


### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
H	L	L
L	H	L
H	H	H

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC266FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC266DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_{O1}  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_{O1}  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				20	ns
$t_{PHL}$	output propagation time				20	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			120		151	ns	
		4.5			24		30		
		6.0			20		26		
$t_{PHL}$	output propagation time	2.0			120		151	ns	
		4.5			24		30		
		6.0			20		26		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			38				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC266AP/FP/DP

## QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE WITH OPEN-DRAIN OUTPUTS

### DESCRIPTION

The M74HC266A is a semiconductor integrated circuit consisting of four 2-input exclusive NOR gates with open-drain outputs.

### FEATURES

- Open drain outputs
- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC266A to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS266.

Open-drain outputs permit a versatile selection of high output impedances by means of externally connected load resistors. This makes "AND ties" a possibility, unlike the case of normal gates.

When both inputs A and B are either high or low, the output Y will become high, and when the levels of A and B are opposite, the output Y will become low.

Note that, unlike 74LS266, voltages higher than  $V_{CC}$  must not be applied to the output.

### PIN CONFIGURATION (TOP VIEW)




For application requiring normal outputs, another device, the M74HC266 is available with the same functions and pin configuration.

This device of some makers is named 74HC266.

### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
H	L	L
L	H	L
H	H	H

### LOGIC DIAGRAM (EACH GATE)





QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE WITH OPEN-DRAIN OUTPUTS

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		25	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 1 : M74HC266AFP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC266ADP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$ (Note 3)	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$ (Note 3)	2.0			0.5		0.5
			4.5			1.35		1.35
			6.0			1.8		1.8
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu\text{A}$
$I_O$	Maximum output leakage current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$
		$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0			-0.5	-5.0	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{THL}$	High-level to low-level output transition time	$R_L = 1k\Omega$ $C_L = 15pF$ (Note 3)			10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$R_L = 1k\Omega, C_L = 5pF$ (Note 3)			23	ns
$t_{PHL}$		$R_L = 1k\Omega, C_L = 15pF$ (Note 3)			17	ns


QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE WITH OPEN-DRAIN OUTPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{THL}$	High-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$R_L = 1k\Omega$ $C_L = 50pF$ (Note 3)	2.0			125		155	ns
			4.5			25		31	
			6.0			23		26	
$t_{PHL}$	output propagation time		2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Output capacitance	$A = B = V_{CC}, GND$				10		10	pF
$C_{PD}$	Power dissipation capacitance (Note 2)			16					pF


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC273P/FP/DWP

## OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### DESCRIPTION

The M74HC273 is a semiconductor integrated circuit consisting of eight positive-edge triggered D-type flip flops with common clock and direct reset inputs.

### FEATURES

- High-speed: (clock frequency) 40MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC273 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS273.

The M74HC273 contains eight edge-triggered D-type flip flops with common direct reset input  $\overline{R_D}$  and common clock input CK.

When CK changes from low-level to high-level, the signals just previously input at D appears at output Q in accordance with the function table given.

When  $\overline{R_D}$  is low, all outputs Q will become low, irrespective of other inputs. When used as a D-type flip flop,  $\overline{R_D}$  should be maintained high.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{R_D}$	CK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	$Q^0$
H	↓	X	$Q^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 $Q^0$  : Output state Q before clock input changed  
 X : Irrelevant

### LOGIC DIAGRAM



OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC273FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC273DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -4.0mA$	4.5	4.18			4.13	
			$I_{OH} = -5.2mA$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1		0.1
			$I_{OL} = 20\mu A$	4.5			0.1		0.1
			$I_{OL} = 20\mu A$	6.0			0.1		0.1
			$I_{OL} = 4.0mA$	4.5			0.26		0.33
			$I_{OL} = 5.2mA$	6.0			0.26		0.33
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		-1.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0		40.0	$\mu A$

# MITSUBISHI HIGH SPEED CMOS M74HC273P/FP/DWP

## OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				27	ns
$t_{PHL}$	output propagation time (CK - Q)				27	ns
$t_{PHL}$	High-level and high-level to low-level ( $\overline{R_D} - Q$ )				27	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			160		202	ns	
		4.5			32		40		
		6.0			27		34		
$t_{PHL}$	output propagation time (CK - Q)	2.0			160		202	ns	
		4.5			32		40		
		6.0			27		34		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )	2.0			160		202	ns	
		4.5			32		40		
		6.0			27		34		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			65				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	CK, $\overline{R_D}$ pulse width	2.0	80			101		ns	
		4.5	16			20			
		6.0	14			17			
$t_{su}$	D setup time with respect to CK	2.0	100			126		ns	
		4.5	20			25			
		6.0	17			21			
$t_h$	D hold time with respect to CK	2.0	0			0		ns	
		4.5	0			0			
		6.0	0			0			
$t_{rec}$	$\overline{R_D}$ recovery time with respect to CK	2.0	100			126		ns	
		4.5	20			25			
		6.0	17			21			


OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC279P/FP/DP

## QUADRUPLE R-S LATCH

### DESCRIPTION

The M74HC279 is a semiconductor integrated circuit consisting of four R-S flip flops.

### FEATURES

- High speed: 15ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}, 6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC279 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS279.

Two of the 4 circuits have set inputs  $\overline{S_1}$  and  $\overline{S_2}$  and reset input  $\overline{R}$  and the other 2 circuits have set input  $\overline{S}$  and reset input  $\overline{R}$ .

When  $\overline{S_1}$  or  $\overline{S_2}$  or both are low or  $\overline{S}$  is low, the output Q will become high, and when R is low, the output Q will become low. When  $\overline{S_1}$  or  $\overline{S_2}$  or both are low and  $\overline{R}$  is low, the output will become high but when each of the inputs simultaneously become high, the status of Q cannot be predetermined.


### FUNCTION TABLE (Note 1)

Inputs		Output
$\overline{S}^*$	$\overline{R}$	Q
H	H	$Q^0$
H	L	L
L	H	H
L	L	H

Note 1 :  $Q^0$  : Output state Q before input conditions are set

\* : When  $\overline{S}$  consists of two inputs, H indicates  $\overline{S_1}$  and  $\overline{S_2}$  are both high, L indicates either  $\overline{S_1}$  or  $\overline{S_2}$  is low.

### PIN CONFIGURATION (TOP VIEW)



# MITSUBISHI HIGH SPEED CMOS M74HC280P/FP/DP

## 9-BIT ODD/EVEN PARITY GENERATOR/CHECKER

### DESCRIPTION

The M74HC280 is a semiconductor integrated circuit consisting of a 9-bit parity generator/checker.

### FEATURES

- High-speed: 20ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide supply voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC280 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS280.

The M74HC280 combines the functions of a 9-bit parity generator and a parity checker. When used as a parity generator, applying 9-bit data to data inputs A through I will result in a generation of parity output to the even parity output or the odd parity output depending upon the number of

### PIN CONFIGURATION (TOP VIEW)




high values in the data input. See the Function Table for details. When used as a parity checker, one bit from among the 9 bits of data input is used as an odd or even parity designation and the remaining eight bits are used as data.

### FUNCTION TABLE

Number of data input high values	EVEN PARITY	ODD PARITY
Even	H	L
Odd	L	H

### LOGIC DIAGRAM





9-BIT ODD/EVEN PARITY GENERATOR/CHECKER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 1 : M74HC280FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC280DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$		-40 $^\circ\text{C}$ ~ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0 $\mu\text{A}$	

9-BIT ODD/EVEN PARITY GENERATOR/CHECKER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				35	ns
$t_{PHL}$	output propagation time				35	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25 $^{\circ}C$			-40 $\sim$ +85 $^{\circ}C$		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			205		258	ns	
		4.5			41		52		
		6.0			35		44		
$t_{PHL}$	A~I EVEN PARITY ODD PARITY	2.0			205		258	ns	
		4.5			41		52		
		6.0			35		44		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			92				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC283P/FP/DP

## 4-BIT BINARY FULL ADDER WITH FAST CARRY

### DESCRIPTION

The M74HC283 is a semiconductor integrated circuit consisting of a 4-bit full adder.

### FEATURES

- High-speed: 30ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC283 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS283.

The M74HC283 is a 4-bit binary full adder. When 4-bit binary values applied inputs  $A_0\sim A_3$  and  $B_0\sim B_3$ , and the carry signal from the previous stage is applied to carry input  $C_i$ , the corresponding sum output for the respective bits will appear at  $S_0\sim S_3$  and the carry output will appear at  $C_0$ .

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)


Inputs			Outputs	
$C_{k-1}$	$A_k$	$B_k$	$S_k$	$C_k$
L	L	L	L	L
L	H	L	H	L
L	L	H	H	L
L	H	H	L	H
H	L	L	H	L
H	H	L	L	H
H	L	H	L	H
H	H	H	H	H

Note 1 :  $S_k$  and  $C_k$  are sum and carry outputs generated by the sum of addends  $A_k$  and  $B_k$  and carry input  $C_{k-1}$ . Their values are given by the following logical equations.

$$S_k = A_k \oplus B_k \oplus C_{k-1} \quad \oplus = \text{Exclusive OR}$$

$$C_k = A_k \cdot B_k + (A_k + B_k) \cdot C_{k-1} \quad + = \text{OR}$$

$$k = 0 \sim 3 \quad \cdot = \text{AND}$$



4-BIT BINARY FULL ADDER WITH FAST CARRY

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC283FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC283DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Ambient operating temperature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
I <sub>OH</sub>	High-level input current	V <sub>I</sub> = 6V	I <sub>OH</sub> = 5.2mA	6.0			0.1	1.0	
			I <sub>OH</sub> = 5.2mA	6.0			-0.1	-1.0	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0					μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC283P/FP/DP**

**4-BIT BINARY FULL ADDER WITH FAST CARRY**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CI - SK)				38	ns
$t_{PHL}$					38	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $A_K, B_K - S_K$ )				49	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CI - CO)				31	ns
$t_{PHL}$					31	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A_K, B_K - CO$ )				41	ns
$t_{PHL}$					41	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		90	ns
			4.5			15		18	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		90	ns
			4.5			15		18	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CI - SK)		2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
$t_{PHL}$	high-level to low-level output propagation time ( $A_K, B_K - S_K$ )		2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CI - CO)	2.0			270		340	ns	
		4.5			54		68		
		6.0			46		58		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CI - CO)	2.0			175		220	ns	
		4.5			35		44		
		6.0			30		37		
$t_{PHL}$	output propagation time (CI - CO)	2.0			175		220	ns	
		4.5			35		44		
		6.0			30		37		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A_K, B_K - CO$ )	2.0			225		280	ns	
		4.5			45		56		
		6.0			38		48		
$t_{PHL}$	output propagation time ( $A_K, B_K - CO$ )	2.0			225		280	ns	
		4.5			45		56		
		6.0			38		48		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$


4-BIT BINARY FULL ADDER WITH FAST CARRY

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



APPLICATION EXAMPLE

The 4N-bit binary parallel adder using N pieces of the M74HC283 is shown in the following.



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC298P/FP/DP**

**QUADRUPLE 2-INPUT DATA  
 SELECTOR/MULTIPLEXER WITH OUTPUT LATCH**

**DESCRIPTION**

The M74HC298 is a semiconductor integrated circuit consisting of four 2- to 1-line multiplexer with temporary storage and common selector and clock inputs.

**FEATURES**

- High-speed: 17ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}, 6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC298 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS298.


When selector input S is set low, data input B will be selected and when S is set high, data input A will be selected. When latch clock input CK changes from high to low level, the selected data will appear at output Y. Since negative-edge trigger D-type flip flops are used for temporary storage, the state of Y is not affected by the state of A or B while CK is high or low.

**FUNCTION TABLE (Note 1)**

Inputs				Output
CK	S	B	A	Y
↓	L	L	X	L
↓	L	H	X	H
↓	H	X	L	L
↓	H	X	H	H

Note 1 : ↓ : Change from high to low level (negative-edge trigger)  
 X : Irrelevant

**PIN CONFIGURATION (TOP VIEW)**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# M74HC299P/FP/DWP

**8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE PARALLEL OUTPUTS**

## DESCRIPTION

The M74HC299 is a semiconductor integrated circuit consisting of an 8-bit serial/parallel-input, serial/parallel-output shift register with 3-state outputs and a direct reset input.

## FEATURES

- High-speed: 40MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC299 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS299.

Use of mode select inputs S1 and S2 allows the device to operate in the following modes.

- (1) Parallel read S1="H" S2="H"
- (2) Right shift S1="H" S2="L"
- (3) Left shift S1="L" S2="H"
- (4) Clock inhibit S1="L" S2="L"

In the parallel data-read mode, 8-bit parallel data applied at parallel I/O pins  $P_A/Q_A\sim P_H/Q_H$  will be stored in the flip flops when clock input CK changes from low-level to high-level.

In the right-shift mode, serial data applied at serial data input  $S_A$  will be right-shifted from  $P_A/Q_A$  to  $P_H/Q_H$  by one bit each time the clock input CK changes from low-level to high-level.

In the left-shift mode, serial data applied at serial data input  $S_H$  will be left-shifted from  $P_H/Q_H$  to  $P_A/Q_A$  by one bit each time the clock input CK changes from low-level to high-level.


In the clock inhibit mode, the clock pulse input is suppressed at each flip flop and the state of flip flop will not change and the previous states of the flip flops will be maintained. When  $\overline{OE1}$  or  $\overline{OE2}$  is high,  $P_A\sim P_H$  will become high-impedance state Z. Changing  $\overline{OE1}$  or  $\overline{OE2}$  will not affect the contents of the flip flops.

When direct reset input  $\overline{RD}$  is low, each flip flop will be reset low, irrespective of other inputs.

Serial data outputs  $Q'_A$  and  $Q'_H$  are used to extend the number of bits.

See Application Example.


## PIN CONFIGURATION (TOP VIEW)





# MITSUBISHI HIGH SPEED CMOS M74HC299P/FP/DWP

## 8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE PARALLEL OUTPUTS



**FUNCTION TABLE** (Note 1)

Operation mode	Inputs							Parallel data I/O								Serial data outputs		
	$\bar{R}_D$	CK	S1	S2	S <sub>A</sub>	S <sub>H</sub>	OE1	OE2	P <sub>A</sub> /Q <sub>A</sub>	P <sub>B</sub> /Q <sub>B</sub>	P <sub>C</sub> /Q <sub>C</sub>	P <sub>D</sub> /Q <sub>D</sub>	P <sub>E</sub> /Q <sub>E</sub>	P <sub>F</sub> /Q <sub>F</sub>	P <sub>G</sub> /Q <sub>G</sub>	P <sub>H</sub> /Q <sub>H</sub>	Q' <sub>A</sub>	Q' <sub>H</sub>
Direct reset	L	X	L	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L
	L	X	X	L	X	X	L	L	L	L	L	L	L	L	L	L	L	L
Right shift	H	↑	H	L	L	X	L	L	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	L	Q <sub>G</sub> <sup>0</sup>
	H	↑	H	L	H	X	L	L	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	H	Q <sub>G</sub> <sup>0</sup>
Left shift	H	↑	L	H	X	L	L	L	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	L	Q <sub>B</sub> <sup>0</sup>	L
	H	↑	L	H	X	H	L	L	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	H	Q <sub>B</sub> <sup>0</sup>	H
Parallel read	H	↑	H	H	X	X	L	L	P <sub>A</sub>	P <sub>B</sub>	P <sub>C</sub>	P <sub>D</sub>	P <sub>E</sub>	P <sub>F</sub>	P <sub>G</sub>	P <sub>H</sub>	P <sub>A</sub>	P <sub>H</sub>
Clock inhibit	H	X	L	L	X	X	L	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>A</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>
	H	L	X	X	X	X	L	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>A</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>
Output disable (P <sub>A</sub> /Q <sub>A</sub> ~P <sub>H</sub> /Q <sub>H</sub> are the high-impedance state.)	X	X	X	X	X	X	H	L	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z
	X	X	X	X	X	X	L	H	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z
	X	X	X	X	X	X	H	H	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z

Note 1 : Qn<sup>0</sup>: Output state before input conditions are set.

X : Irrelevant

↑ : Change from low to high level (positive-edge trigger)

Pn : P<sub>A</sub>/Q<sub>A</sub>~P<sub>H</sub>/Q<sub>H</sub> operate as inputs. Q'<sub>A</sub> and Q'<sub>H</sub> are in the same state as P<sub>A</sub> and P<sub>H</sub>, respectively.

Z : High-impedance state. The flip flops are held in the same state as before P<sub>A</sub>/Q<sub>A</sub>~P<sub>H</sub>/Q<sub>H</sub> become the high-impedance state.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC299P/FP/DWP**

**8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE PARALLEL OUTPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current ( $Q_A \sim Q_H$ )		$\pm 35$	mA
$I_O$	Output currents ( $Q'_A \sim Q'_H$ )		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC299FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC299DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

# MITSUBISHI HIGH SPEED CMOS M74HC299P/FP/DWP

## 8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE PARALLEL OUTPUTS

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	V	
			4.5				1.35		
			6.0				1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OH</sub> = -20μA I <sub>OH</sub> = -20μA I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V	
			4.5	4.4			4.4		
			6.0	5.9			5.9		
	High-level output voltage (P <sub>A</sub> /Q <sub>A</sub> ~P <sub>H</sub> /Q <sub>H</sub> )	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OH</sub> = -6.0mA I <sub>OH</sub> = -7.8mA	4.5	4.18			4.13		
			6.0	5.68			5.63		
	high-level output voltage (Q' <sub>A</sub> , Q' <sub>H</sub> )	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OH</sub> = -4.0mA I <sub>OH</sub> = -5.2mA	4.5	4.18			4.13		
6.0			5.68			5.63			
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OL</sub> = 20μA I <sub>OL</sub> = 20μA I <sub>OL</sub> = 20μA	2.0				0.1	V	
			4.5				0.1		
			6.0				0.1		
	Low-level output voltage (P <sub>A</sub> /Q <sub>A</sub> ~P <sub>H</sub> /Q <sub>H</sub> )	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OL</sub> = 6.0mA I <sub>OL</sub> = 7.8mA	4.5				0.26		
			6.0				0.26		
	Low-level output voltage (Q' <sub>A</sub> , Q' <sub>H</sub> )	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> I <sub>OL</sub> = 4.0mA I <sub>OL</sub> = 5.2mA	4.5				0.26		
6.0						0.26			
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND; I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency		25			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q' <sub>A</sub> , Q' <sub>H</sub> )				35	ns
t <sub>PHL</sub>					35	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q' <sub>A</sub> , Q' <sub>H</sub> )				40	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q <sub>A</sub> ~Q <sub>H</sub> )				35	ns
t <sub>PHL</sub>					35	ns
t <sub>PLH</sub>	High-level to low-level output propagation time (R <sub>D</sub> - Q <sub>A</sub> ~Q <sub>H</sub> )				40	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 5pF (Note 4)			25	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)			25	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)			35	ns
t <sub>PZH</sub>	Output enable time to low-level and high-level (OE - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)			35	ns

**MITSUBISHI HIGH SPEED CMOS  
M74HC299P/FP/DWP**

**8-BIT BIDIRECTIONAL UNIVERSAL SHIFT  
REGISTER WITH 3-STATE PARALLEL OUTPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	5			4	MHz	
			4.5	25			20		
			6.0	29			23		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			60	75	ns	
			4.5			12	15		
			6.0			10	13		
$t_{THL}$	output transition time		2.0			60	75	ns	
			4.5			12	15		
			6.0			10	13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 4)	2.0			170	210	ns	
			4.5			38	48		
			6.0			35	44		
$t_{PHL}$	High-level to low-level output propagation time ( $Q_A, Q_H$ )		2.0			170	210	ns	
			4.5			38	48		
			6.0			35	44		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{Q_D}, Q_A, Q_H$ )		2.0			200	250	ns	
			4.5			44	55		
			6.0			38	46		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time		2.0			170	210	ns	
			4.5			38	48		
			6.0			35	44		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $Q_A \sim Q_H$ )	$C_L = 150pF$ (Note 4)	2.0			206	260	ns	
			4.5			46	57		
			6.0			39	49		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{Q_D} - Q_A \sim Q_H$ )	$C_L = 50pF$ (Note 4)	2.0			200	250	ns	
			4.5			44	55		
			6.0			38	46		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{Q_D} - Q_A \sim Q_H$ )	$C_L = 150pF$ (Note 4)	2.0			236	295	ns	
			4.5			52	65		
			6.0			46	57		
$t_{PLZ}$	Output disable time from low-level and high-level		2.0			160	200	ns	
			4.5			32	40		
			6.0			28	34		
$t_{PHZ}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			160	200	ns	
			4.5			33	40		
			6.0			28	34		
$t_{PZL}$	Output enable time to low-level and high-level		2.0			160	200	ns	
			4.5			32	40		
			6.0			28	34		
$t_{PZH}$	Output enable time to low-level and high-level		2.0			160	200	ns	
			4.5			32	40		
			6.0			28	34		

# MITSUBISHI HIGH SPEED CMOS M74HC299P/FP/DWP

## 8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE PARALLEL OUTPUTS

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ ) (Continued)


Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 150pF$ (Note 4)	2.0			220		275	ns
			4.5			44		55	
			6.0			37		47	
$t_{PZH}$	$(\overline{OE} - Q_A, Q_H)$		2.0			220		275	ns
			4.5			44		55	
			6.0			37		47	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$OE = V_{CC}$						pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_w$	CK, $\overline{R_D}$ pulse width		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_{su}$	$S_A, S_H$ setup time with respect to CK		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	$S_A, S_H$ hold time with respect to CK		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		
$t_{rec}$	$\overline{R_D}$ recovery time with respect to CK		2.0	10			10		ns
			4.5	10			10		
			6.0	10			10		

Note 4 : Test Circuit




Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

# MITSUBISHI HIGH SPEED CMOS M74HC299P/FP/DWP

## 8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE PARALLEL OUTPUTS


### TIMING DIAGRAM



### APPLICATION EXAMPLE

The following is an example of a 16-bit shift register using two M74HC299s.

In the same way, by using N ICs, 8N-bit shift register is configured.



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI HIGH SPEED CMOS

# M74HC323P/FP/DWP

**8-BIT BIDIRECTIONAL UNIVERSAL  
 SHIFT REGISTER WITH 3-STATE PARALLEL OUTPUTS**

## DESCRIPTION

The M74HC323 is a semiconductor integrated circuit consisting of an 8-bit serial/parallel-input, serial/parallel-output shift register with 3-state outputs and a synchronous reset input.

## FEATURES

- High speed: 40MHz clock frequency typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation: 20mW/package, max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC323 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS323.

Use of mode select inputs S1 and S2 allows the device to operate in the following modes.

- (1) Parallel read S1="H" S2="H"
- (2) Right shift S1="H" S2="L"
- (3) Left shift S1="L" S2="H"
- (4) Clock inhibit S1="L" S2="L"

In the parallel data-read mode, 8-bit parallel data applied at parallel data I/O pins  $P_A/Q_A\sim P_H/Q_H$  will be stored in the flip flops when the clock input CK changes from low-level to high-level. In the right-shift mode, serial data applied at serial data input  $S_A$  will be right-shifted from  $P_A/Q_A$  to  $P_H/Q_H$

## PIN CONFIGURATION (TOP VIEW)



$Q_H$  by one bit each time the clock input CK changes from low-level to high-level. In the left-shift mode, serial data applied at serial data input  $S_H$  will be left-shifted from  $P_H/Q_H$  to  $P_A/Q_A$  by one bit each time the clock input CK changes from low-level to high-level.

In the clock inhibit mode, the clock pulse input is suppressed at each flip flop and the state of flip flop will not change and the previous states of the flip flops will be maintained. When  $\overline{OE1}$  or  $\overline{OE2}$  is high,  $P_A/Q_A\sim P_H/Q_H$  will become the high-impedance state Z. Changing  $\overline{OE1}$  or  $\overline{OE2}$  will not affect the contents of the flip flops.

When reset input  $\overline{R}$  is low and CK changes from low-level to high-level, all flip flops will become low.

Serial data output  $Q'_A$  and  $Q'_H$  are used to extend the number of bits.

## FUNCTION TABLE (Note 1)

Operation mode	Inputs								Parallel data I/O								Serial data outputs	
	$\overline{R}$	CK	S1	S2	$S_A$	$S_H$	$\overline{OE1}$	$\overline{OE2}$	$P_A/Q_A$	$P_B/Q_B$	$P_C/Q_C$	$P_D/Q_D$	$P_E/Q_E$	$P_F/Q_F$	$P_G/Q_G$	$P_H/Q_H$	$Q'_A$	$Q'_H$
Reset	L	↑	L	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L
	L	↑	X	L	X	X	L	L	L	L	L	L	L	L	L	L	L	L
Right shift	H	↑	H	L	L	X	L	L	L	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	$Q_G^0$
	H	↑	H	L	H	X	L	L	H	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	H	$Q_G^0$
Left shift	H	↑	L	H	X	L	L	L	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	L	$Q_B^0$	L
	H	↑	L	H	X	H	L	L	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	H	$Q_B^0$	H
Parallel read	H	↑	H	H	X	X	L	L	$P_A$	$P_B$	$P_C$	$P_D$	$P_E$	$P_F$	$P_G$	$P_H$	$P_A$	$P_H$
	H	X	L	L	X	X	L	L	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	$Q_A^0$	$Q_H^0$
Clock inhibit	H	L	X	X	X	X	L	L	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	$Q_A^0$	$Q_H^0$
	H	L	X	X	X	X	L	L	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	$Q_A^0$	$Q_H^0$
Output disable ( $P_A/Q_A\sim P_H/Q_H$ are the high-impedance state.)	X	X	X	X	X	X	H	L	Z	Z	Z	Z	Z	Z	Z	Z	$Q_A^0$	$Q_H^0$
	X	X	X	X	X	X	L	H	Z	Z	Z	Z	Z	Z	Z	Z	$Q_A^0$	$Q_H^0$
	X	X	X	X	X	X	H	H	Z	Z	Z	Z	Z	Z	Z	Z	$Q_A^0$	$Q_H^0$

Note 1 :  $Qn^0$ : Output state before input conditions are set.

X : Irrelevant

↑ : Change from low to high-level (positive-edge trigger)

$P_n$  :  $P_A/Q_A\sim P_H/Q_H$  operate as inputs.  $Q'_A$  and  $Q'_H$  are in the same state as  $P_A$  and  $P_H$ .

Z : High-impedance state. The flip flops are held in the same state as before  $P_A/Q_A\sim P_H/Q_H$  become the high-impedance state.

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC354P/FP/DWP

## 8-INPUT DATA SELECTOR/MULTIPLEXER WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS

### DESCRIPTION

The M74HC354 is a semiconductor integrated circuit consisting of an 8-line to 1-line data selector/multiplexer with 3-state outputs.

### FEATURES

- High-speed: 32ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$
- 3-state outputs

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC354 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS354.


The M74HC354 consists of a circuit containing data selector function for selecting one of eight input line signals and multiplexer function for converting 8-bit parallel data into serial data using time-division.

The 8-line signals are applied to data inputs D0 through D7, and after one of the data inputs has been selected by address input A0, A1 and A2, it is output at pin Y, and the inverted signal is output at pin  $\bar{Y}$ .

By applying 8-bit parallel data to D0 through D7, and connecting the output of an octal synchronous counter to A0, A1 and A2, parallel data will be output at Y synchronous with the clock pulse in the order D0 through D7.

When the data latch-enable input  $\overline{\text{DLE}}$  is low, the input data is stored in the data latch. When address latch-enable input  $\overline{\text{ALE}}$  is low, the address data is stored in the address latch. When the output-enable input  $\overline{\text{OE1}}$ ,  $\overline{\text{OE2}}$  is high or OE3 is low, then Y and  $\bar{Y}$  will become high impedance state, irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)


Inputs							Outputs	
A2	A1	A0	$\overline{\text{DLE}}$	$\overline{\text{OE1}}$	$\overline{\text{OE2}}$	OE3	Y	$\bar{Y}$
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	H	X	Z	Z
X	X	X	X	X	X	L	Z	Z
L	L	L	H	L	L	H	D0	$\overline{\text{D0}}$
L	L	H	H	L	L	H	D1	$\overline{\text{D1}}$
L	H	L	H	L	L	H	D2	$\overline{\text{D2}}$
L	H	H	H	L	L	H	D3	$\overline{\text{D3}}$
H	L	L	H	L	L	H	D4	$\overline{\text{D4}}$
H	L	H	H	L	L	H	D5	$\overline{\text{D5}}$
H	H	L	H	L	L	H	D6	$\overline{\text{D6}}$
H	H	H	H	L	L	H	D7	$\overline{\text{D7}}$
L	L	L	L	L	L	H	D0n	$\overline{\text{D0n}}$
L	L	H	L	L	L	H	D1n	$\overline{\text{D1n}}$
L	H	L	L	L	L	H	D2n	$\overline{\text{D2n}}$
L	H	H	L	L	L	H	D3n	$\overline{\text{D3n}}$
H	L	L	L	L	L	H	D4n	$\overline{\text{D4n}}$
H	L	H	L	L	L	H	D5n	$\overline{\text{D5n}}$
H	H	L	L	L	L	H	D6n	$\overline{\text{D6n}}$
H	H	H	L	L	L	H	D7n	$\overline{\text{D7n}}$

Note 1 : X : Irrelevant  
 Z : High impedance  
 D0n~D7n: Data inputs before  $\overline{\text{DLE}}$  is changed to low



# MITSUBISHI HIGH SPEED CMOS M74HC354P/FP/DWP

## 8-INPUT DATA SELECTOR/MULTIPLEXER WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC354FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC354DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**MITSUBISHI HIGH SPEED CMOS  
M74HC354P/FP/DWP**

**8-INPUT DATA SELECTOR/MULTIPLEXER  
WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0						V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0					0.5	V
			4.5			0.5		1.35	
			6.0			1.8		1.35	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50\text{pF}$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Y, $\bar{Y}$ )				46	ns
$t_{PHL}$					46	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (DLE - Y, $\bar{Y}$ )				53	ns
$t_{PHL}$					53	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y, $\bar{Y}$ )				56	ns
$t_{PHL}$					56	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (ALE - Y, $\bar{Y}$ )				58	ns
$t_{PHL}$					58	ns
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5\text{pF}$ (Note 4)			32	ns
$t_{PHZ}$	(OE, $\overline{\text{OE}} - Y, \bar{Y}$ )				32	ns
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50\text{pF}$ (Note 4)			24	ns
$t_{PZH}$	(OE, $\overline{\text{OE}} - Y, \bar{Y}$ )				24	ns

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC354P/FP/DWP**

**8-INPUT DATA SELECTOR/MULTIPLEXER**  
**WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			235		294	ns
			4.5			47		59	
			6.0			40		50	
$t_{PHL}$	output propagation time (D - Y, $\bar{Y}$ )	$C_L = 150pF$ (Note 4)	2.0			275		344	ns
			4.5			55		68	
			6.0			46		58	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			270		337	ns
			4.5			54		68	
			6.0			46		58	
$t_{PHL}$	output propagation time (DLE - Y, $\bar{Y}$ )	$C_L = 150pF$ (Note 4)	2.0			310		387	ns
			4.5			62		78	
			6.0			52		66	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			285		356	ns
			4.5			57		71	
			6.0			48		60	
$t_{PHL}$	output propagation time (A - Y, $\bar{Y}$ )	$C_L = 150pF$ (Note 4)	2.0			285		356	ns
			4.5			57		71	
			6.0			48		60	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			325		406	ns
			4.5			65		81	
			6.0			55		69	
$t_{PHL}$	output propagation time ( $\overline{ALE}$ - Y, $\bar{Y}$ )	$C_L = 150pF$ (Note 4)	2.0			325		406	ns
			4.5			65		81	
			6.0			55		69	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			300		375	ns
			4.5			60		75	
			6.0			51		64	
$t_{PHL}$	output propagation time ( $\overline{ALE}$ - Y, $\bar{Y}$ )	$C_L = 150pF$ (Note 4)	2.0			300		375	ns
			4.5			60		75	
			6.0			51		64	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			340		425	ns
			4.5			68		85	
			6.0			58		72	
$t_{PHL}$	output propagation time ( $\overline{ALE}$ - Y, $\bar{Y}$ )	$C_L = 150pF$ (Note 4)	2.0			340		425	ns
			4.5			68		85	
			6.0			58		72	

8-INPUT DATA SELECTOR/MULTIPLEXER  
WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )(Continued)


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>L</sub> = 50pF (Note 4)	2.0			165		206	ns
			4.5			33		40	
			6.0			28		35	
t <sub>PHZ</sub>	(OE, $\overline{OE} - Y, \overline{Y}$ )	C <sub>L</sub> = 50pF (Note 4)	2.0			165		206	ns
			4.5			33		40	
			6.0			28		35	
t <sub>PZL</sub>	Output enable time to low-level and high-level	C <sub>L</sub> = 50pF (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		26	
t <sub>PZH</sub>	(OE, $\overline{OE} - Y, \overline{Y}$ )	C <sub>L</sub> = 150pF (Note 4)	2.0			165		206	ns
			4.5			33		41	
			6.0			28		35	
t <sub>PZH</sub>		C <sub>L</sub> = 150pF (Note 4)	2.0			165		206	ns
			4.5			33		41	
			6.0			28		35	
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>O</sub>	Off-state output capacitance	$\overline{OE} = "H"$				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)								pF

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_r + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
t <sub>w</sub>	Address latch enable pulse width Data latch enable pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	15			18		
t <sub>SU</sub>	D setup time with respect to $\overline{DLE}$ A setup time with respect to ALE		2.0	50			60		ns
			4.5	10			13		
			6.0	10			13		
t <sub>H</sub>	$\overline{DLE}$ hold time with respect to D ALE hold time with respect to A		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		

Note 4 : Test Circuit









Parameter	SW 1	SW 2
t <sub>TLH</sub> , t <sub>THL</sub>	Open	Open
t <sub>PLH</sub> , t <sub>PHL</sub>	Open	Open
t <sub>PLZ</sub>	Closed	Open
t <sub>PHZ</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PZH</sub>	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

MITSUBISHI HIGH SPEED CMOS  
M74HC354P/FP/DWP

8-INPUT DATA SELECTOR/MULTIPLEXER  
WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC356P/FP/DWP

## 8-INPUT DATA SELCTOR/MULTIPLEXER WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS

### DESCRIPTION

The M74HC356 is a semiconductor integrated circuit consisting of an 8-line to 11line data selector/multiplexer with 3-state outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6mA$ ,  $I_{OH}=-6mA$ )
- High-speed: 35ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $20\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V$ ,  $6V$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$
- 3-state outputs

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC356 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS356.


The M74HC356 consists of a circuit containing data selector function for selecting one of eight input line signals and multiplexer function for converting 8-bit parallel data into serial data using time-division.

The 8-line signals are applied to data inputs D0 and D7, and after one of the data inputs has been selected by address input A0, A1 and A2, it is output at pin Y, and the inverted signal is output at pin  $\bar{Y}$ .

By applying 8-bit parallel data to D0 through D7, and connecting the output of an octal synchronous counter to A0, A1 and A2, parallel data will be output at Y synchronous with the clock pulse in the order D0 through D7.

D0 through D7 all contain edge-triggered flip flops. Input data is sent to the data latch by the rising edge of data latch clock DLC. The address data is stored in the address latch when the address latch enable input  $\overline{ALE}$  is low. When the output enable input  $\overline{OE1}$ ,  $\overline{OE2}$  is high or OE3 is low then Y and  $\bar{Y}$  will become high impedance state irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs							Outputs	
A2	A1	A0	DLC	$\overline{OE1}$	$\overline{OE2}$	OE3	Y	$\bar{Y}$
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	H	X	Z	Z
X	X	X	X	X	X	L	Z	Z
L	L	L	↑	L	L	H	D0n	$\overline{D0n}$
L	L	H	↑	L	L	H	D1n	$\overline{D1n}$
L	H	L	↑	L	L	H	D2n	$\overline{D2n}$
L	H	H	↑	L	L	H	D3n	$\overline{D3n}$
H	L	L	↑	L	L	H	D4n	$\overline{D4n}$
H	L	H	↑	L	L	H	D5n	$\overline{D5n}$
H	H	L	↑	L	L	H	D6n	$\overline{D6n}$
H	H	H	↑	L	L	H	D7n	$\overline{D7n}$
L	L	L	X	L	L	H	D0p	$\overline{D0p}$
L	L	H	X	L	L	H	D1p	$\overline{D1p}$
L	H	L	X	L	L	H	D2p	$\overline{D2p}$
L	H	H	X	L	L	H	D3p	$\overline{D3p}$
H	L	L	X	L	L	H	D4p	$\overline{D4p}$
H	L	H	X	L	L	H	D5p	$\overline{D5p}$
H	H	L	X	L	L	H	D6p	$\overline{D6p}$
H	H	H	X	L	L	H	D7p	$\overline{D7p}$

Note 1 : X : Irrelevant  
 Z : High impedance  
 Dn : Each data input D at the rise of DLC  
 Dp : Each data input D at the rise of previous DLC

# MITSUBISHI HIGH SPEED CMOS M74HC356P/FP/DWP

## 8-INPUT DATA SELCTOR/MULTIPLEXER WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC356FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC356DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

# MITSUBISHI HIGH SPEED CMOS M74HC356P/FP/DWP

## 8-INPUT DATA SELCTOR/MULTIPLEXER WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -6.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -7.8mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (DLC - Y, Y)				50	ns
t <sub>PHL</sub>					50	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - Y, Y)				56	ns
t <sub>PHL</sub>					56	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (ALE - Y, Y)				58	ns
t <sub>PHL</sub>				58	ns	
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE, OE - Y, Y)	C <sub>L</sub> = 5 pF (Note 4)			32	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE, OE - Y, Y)	C <sub>L</sub> = 5 pF (Note 4)			32	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE, OE - Y, Y)	C <sub>L</sub> = 50pF (Note 4)			24	ns
t <sub>PZH</sub>	Output enable time to low-level and high-level (OE, OE - Y, Y)	C <sub>L</sub> = 50pF (Note 4)			24	ns



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC356P/FP/DWP**

**8-INPUT DATA SELCTOR/MULTIPLEXER**  
**WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$		$C_L = 50pF$ (Note 4)	2.0			225		318	ns
			4.5			51		63	
			6.0			43		53	
$t_{PHL}$	Output disable time from low-level and high-level (DLC - Y, $\bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			225		318	ns
			4.5			51		63	
			6.0			43		53	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			295		369	ns
			4.5			59		73	
			6.0			50		63	
$t_{PHL}$			2.0			295		369	ns
			4.5			59		73	
			6.0			50		63	
$t_{PLH}$	Output enable time to low-level and high-level (A - Y, $\bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			285		356	ns
			4.5			57		71	
			6.0			48		60	
$t_{PHL}$			2.0			235		356	ns
			4.5			57		71	
			6.0			48		60	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			325		406	ns
			4.5			65		81	
			6.0			55		69	
$t_{PHL}$			2.0			325		406	ns
			4.5			65		81	
			6.0			55		69	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (ALE - Y, $\bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			300		375	ns
			4.5			60		75	
			6.0			51		64	
$t_{PHL}$			2.0			300		375	ns
			4.5			60		75	
			6.0			51		64	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			340		425	ns
			4.5			68		85	
			6.0			58		72	
$t_{PHL}$			2.0			340		425	ns
			4.5			68		85	
			6.0			58		72	
$t_{PLZ}$	Output disable time from low-level and high-level (OE, $\bar{OE}$ - Y, $\bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			165		206	ns
			4.5			33		41	
			6.0			28		35	
$t_{PHZ}$			2.0			165		206	ns
			4.5			33		41	
			6.0			28		35	

# MITSUBISHI HIGH SPEED CMOS M74HC356P/FP/DWP

## 8-INPUT DATA SELCTOR/MULTIPLEXER WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ ) (Continue)


Symbol	Parameter	Test conditions	Limits					Unit		
			25°C			-40~+85°C				
			$V_{CC}(V)$	Min	Typ	Max	Min		Max	
$t_{PZL}$	Output enable time to low-level and high-level ( $OE, \overline{OE} - Y, \overline{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			125		156	ns	
			4.5			25		31		
			6.0			21		26		
$t_{PZH}$			$C_L = 50pF$ (Note 4)	2.0			125		156	ns
				4.5			25		31	
				6.0			21		26	
$t_{PZL}$			$C_L = 150pF$ (Note 4)	2.0			165		206	ns
				4.5			33		41	
				6.0			28		35	
$t_{PZH}$			$C_L = 150pF$ (Note 4)	2.0			165		206	ns
				4.5			33		41	
				6.0			28		35	
$C_i$	Input capacitance					10		10	pF	
$C_o$	Off-state output capacitance		$\overline{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)								pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_w$	Address latch enable pulse width Data latch clock pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	15			18		
$t_{su}$	D setup time with respect to DLC A setup time with respect to ALE		2.0	50			50		ns
			4.5	10			10		
			6.0	10			10		
$t_h$	DLC hold time with respect to D ALE hold time with respect to A		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		

Note 4 : Test Circuit




Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$		Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

MITSUBISHI HIGH SPEED CMOS  
M74HC356P/FP/DWP

8-INPUT DATA SELCTOR/MULTIPLEXER  
WITH DATA AND ADDRESS LATCHES AND WITH 3-STATE OUTPUTS

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC365P/FP/DP

## HEX 3-STATE NONINVERTING BUFFER WITH COMMON ENABLES

### DESCRIPTION

The M74HC365 is a semiconductor integrated circuit consisting of six buffers with 3-state noninverted outputs and common enable inputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC365 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS365.

The M74HC365 consists of six 3-state buffers with output-enable inputs common to all circuits.

When output-enable inputs  $\overline{\text{OE}}1$  and  $\overline{\text{OE}}2$  are both low, outputs Y will become enable state. If input A is high, a high-level signal will be output to Y and if input A is low, a low-level signal will be output to Y.

When at least one of input  $\overline{\text{OE}}1$  or  $\overline{\text{OE}}2$  is high, Y will be-

### PIN CONFIGURATION (TOP VIEW)



come high-impedance state.


A version of the M74HC356 with an inverted output, the M74HC366, is also available.

### FUNCTION TABLE (Note 1)

Inputs		Output	
$\overline{\text{OE}}1$	$\overline{\text{OE}}2$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

Note 1: X : Irrelevant  
Z : High impedance

### LOGIC DIAGRAM (EACH BUFFER)



HEX 3-STATE NONINVERTING BUFFER WITH COMMON ENABLES

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC365FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$   
M74HC365DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	ax	Min		Max
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu A$	4.5	4.4		4.4		
			$I_{OH} = -20\mu A$	6.0	5.9		5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu A$	4.5		0.1	0.1		
			$I_{OL} = 20\mu A$	6.0		0.1	0.1		
			$I_{OL} = 6.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 7.8\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6V$	6.0		0.1	1.0	$\mu A$		
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0		-0.1	-1.0	$\mu A$		
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0		0.5	5.0	$\mu A$		
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0		-0.5	-5.0	$\mu A$		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0		4.0	40.0	$\mu A$		

HEX 3-STATE NONINVERTING BUFFER WITH COMMON ENABLES

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)				22	ns
$t_{PHL}$					22	ns
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 5pF$ (Note 4)			36	ns
$t_{PHZ}$					36	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)			40	ns
$t_{PZH}$					40	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit		
			$V_{CC}(V)$	25°C			-40~+85°C				
				Min	Typ	Max	Min	Max			
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns		
			4.5			12		15			
			6.0			10		13			
$t_{THL}$			$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
				4.5			12		15		
				6.0			10		13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)	$C_L = 50pF$ (Note 4)		2.0			105		130	ns	
				4.5			24		30		
				6.0			19		24		
$t_{PHL}$				$C_L = 50pF$ (Note 4)	2.0			105		130	ns
					4.5			24		30	
					6.0			19		24	
$t_{PLH}$		$C_L = 150pF$ (Note 4)			2.0			135		168	ns
					4.5			29		36	
					6.0			24		30	
$t_{PHL}$				$C_L = 150pF$ (Note 4)	2.0			135		168	ns
					4.5			29		36	
					6.0			24		30	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)			2.0			175		218	ns
					4.5			44		55	
					6.0			37		46	
$t_{PHZ}$				$C_L = 50pF$ (Note 4)	2.0			175		218	ns
					4.5			44		55	
					6.0			37		46	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)			2.0			230		287	ns
					4.5			44		55	
					6.0			35		43	
$t_{PZH}$				$C_L = 50pF$ (Note 4)	2.0			230		287	ns
					4.5			44		55	
					6.0			35		43	
$t_{PZL}$		$C_L = 150pF$ (Note 4)			2.0			245		306	ns
					4.5			53		66	
					6.0			41		51	
$t_{PZH}$				$C_L = 150pF$ (Note 4)	2.0			245		306	ns
					4.5			53		66	
					6.0			41		51	
$C_I$	Input capacitance						10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$					15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)					49				pF	


Note 3 :  $C_{DP}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

HEX 3-STATE NONINVERTING BUFFER WITH COMMON ENABLES


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC366P/FP/DP

## HEX 3-STATE INVERTING BUFFER WITH COMMON ENABLES

### DESCRIPTION

The M74HC366 is a semiconductor integrated circuit consisting of six buffers with 3-state inverted outputs and common enable inputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC366 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS366.

The M74HC366 consists of six 3-state buffers with output-enable inputs common to all circuits.

When output-enable inputs  $\overline{\text{OE1}}$  and  $\overline{\text{OE2}}$  are both low, outputs  $\overline{\text{Y}}$  will become enable state. If input A is high, a low-level signal will be output to  $\overline{\text{Y}}$  and if input A is low, a high-level signal will be output to  $\overline{\text{Y}}$ .

When at least one of input  $\overline{\text{OE1}}$  or  $\overline{\text{OE2}}$  is high,  $\overline{\text{Y}}$  will become high-impedance state.

### PIN CONFIGURATION (TOP VIEW)




A version of the M74HC366 with a non-inverted output, the M74HC365, is also available.

### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{\text{OE1}}$	$\overline{\text{OE2}}$	A	$\overline{\text{Y}}$
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

Note 1 : X : Irrelevant  
Z : High impedance

### LOGIC DIAGRAM (EACH BUFFER)





# MITSUBISHI HIGH SPEED CMOS M74HC366P/FP/DP

## HEX 3-STATE INVERTING BUFFER WITH COMMON ENABLES

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC366FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC366DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_o = 0.1V$ $ I_o  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -6.0mA$	4.5	4.18			4.13	
			$I_{OH} = -7.8mA$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 6.0mA$	4.5		0.26		0.33	
			$I_{OL} = 7.8mA$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_i = 6V$	6.0			0.1		$\mu A$	
$I_{IL}$	Low-level input current	$V_i = 0V$	6.0			-0.1		$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{IL}, V_o = V_{CC}$	6.0			0.5		$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{IL}, V_o = GND$	6.0			-0.5		$\mu A$	
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_o = 0\mu A$	6.0			4.0		$\mu A$	

HEX 3-STATE INVERTING BUFFER WITH COMMON ENABLES

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10	ns	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \bar{Y}$ )				18	ns	
$t_{PHL}$					18	ns	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - \bar{Y}$ )		$C_L = 5 pF$ (Note 4)			36	ns
$t_{PHZ}$						36	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - \bar{Y}$ )	$C_L = 50pF$ (Note 4)				40	ns
$t_{PZH}$						40	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
			4.5			12		15		
			6.0			10		13		
$t_{THL}$			$C_L = 50pF$ (Note 4)	2.0			60		75	ns
				4.5			12		15	
				6.0			10		13	
$t_{PLH}$		$C_L = 50pF$ (Note 4)		2.0			82		102	ns
				4.5			19		24	
				6.0			16		20	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \bar{Y}$ )		$C_L = 50pF$ (Note 4)	2.0			82		102	ns
				4.5			19		24	
				6.0			16		20	
$t_{PLH}$		$C_L = 150pF$ (Note 4)		2.0			107		134	ns
				4.5			26		32	
				6.0			22		27	
$t_{PHL}$			$C_L = 150pF$ (Note 4)	2.0			107		134	ns
				4.5			26		32	
				6.0			22		27	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - \bar{Y}$ )	$C_L = 50pF$ (Note 4)		2.0			175		218	ns
				4.5			44		55	
				6.0			37		46	
$t_{PHZ}$			$C_L = 50pF$ (Note 4)	2.0			175		218	ns
				4.5			44		55	
				6.0			37		46	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - \bar{Y}$ )	$C_L = 50pF$ (Note 4)		2.0			230		287	ns
				4.5			44		55	
				6.0			35		43	
$t_{PZH}$			$C_L = 50pF$ (Note 4)	2.0			230		287	ns
				4.5			44		55	
				6.0			35		43	
$t_{PZL}$		$C_L = 150pF$ (Note 4)		2.0			245		306	ns
				4.5			53		66	
				6.0			41		51	
$t_{PZH}$			$C_L = 150pF$ (Note 4)	2.0			245		306	ns
				4.5			53		66	
				6.0			41		51	
$C_i$	Input capacitance					10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)				46				pF	

Note 3 :  $C_{DP}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$

# MITSUBISHI HIGH SPEED CMOS M74HC367P/FP/DP

HEX

3-STATE NONINVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS

## DESCRIPTION

The M74HC367 is a semiconductor integrated circuit consisting of six buffers with 3-state noninverted outputs, the 4-bit and 2-bit sections having common enable inputs.

## FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC367 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS367.

The M74HC367 consists of six 3-state buffers with output-enable inputs common to the 2-bit and 4-bit sections.

When output-enable input  $\overline{\text{OE}}$  is low, outputs Y will become enable state. If input A is high, a high-level signal will be output to Y and if input A is low, a low-level signal will be output to Y.

When  $\overline{\text{OE}}$  is high-level, Y will become high-impedance state.

## PIN CONFIGURATION (TOP VIEW)




A version of the M74HC367 with an inverted output, the M74HC368, is also available.

## FUNCTION TABLE (Note 1)

Inputs		Output
$\overline{\text{OE}}$	A	Y
L	L	L
L	H	H
H	X	Z

Note 1 : X : Irrelevant  
Z : High impedance


## LOGIC DIAGRAM (EACH BUFFER)



MITSUBISHI HIGH SPEED CMOS  
M74HC366P/FP/DP

HEX 3-STATE INVERTING BUFFER WITH COMMON ENABLES



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



HEX

3-STATE NONINVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC367FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$   
M74HC367DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0			-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$	

HEX

3-STATE NONINVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10	ns	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)				22	ns	
$t_{PHL}$					22	ns	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )		$C_L = 5pF$ (Note 4)			33	ns
$t_{PHZ}$						33	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)			37	ns	
$t_{PZH}$					37	ns	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit			
			$V_{CC}(V)$	25°C			-40~+85°C				
				Min	Typ	Max	Min		Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns		
			4.5			12		15			
			6.0			10		13			
$t_{THL}$	output transition time		$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
				4.5			12		15		
				6.0			10		13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)	$C_L = 50pF$ (Note 4)		2.0			105		130	ns	
				4.5			24		30		
				6.0			19		24		
$t_{PHL}$			output propagation time (A - Y)	$C_L = 50pF$ (Note 4)	2.0			105		130	ns
					4.5			24		30	
					6.0			19		24	
$t_{PLH}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 150pF$ (Note 4)			2.0			135		168	ns
					4.5			29		36	
					6.0			24		30	
$t_{PHL}$			Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 150pF$ (Note 4)	2.0			135		168	ns
					4.5			29		36	
					6.0			24		30	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)			2.0			117		146	ns
					4.5			35		44	
					6.0			31		39	
$t_{PHZ}$			Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)	2.0			117		146	ns
					4.5			35		44	
					6.0			31		39	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)			2.0			172		216	ns
					4.5			38		47	
					6.0			35		43	
$t_{PZH}$			Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)	2.0			172		216	ns
					4.5			38		47	
					6.0			35		43	
$t_{PZL}$	Input capacitance	$C_L = 150pF$ (Note 4)			2.0			187		233	ns
					4.5			46		57	
					6.0			42		52	
$t_{PZH}$			Off-state output capacitance	$C_L = 150pF$ (Note 4)	2.0			187		233	ns
					4.5			46		57	
					6.0			42		52	
$C_I$	Power dissipation capacitance (Note 3)						10		10	pF	
$C_O$							15		15	pF	
$C_{PD}$						47				pF	

Note 3 :  $C_{DF}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

HEX

3-STATE NONINVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC368P/FP/DP**

**HEX 3-STATE INVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS**

**DESCRIPTION**

The M74HC368 is a semiconductor integrated circuit consisting of six buffers with 3-state inverted output, the 4-bit and 2-bit sections having common enable inputs.

**FEATURES**

- High-fanout 3-state output: ( $I_{OL}=6mA$ ,  $I_{OH}=-6mA$ )
- High-speed: 10ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation: 20 $\mu$ W/package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V$ , 6V)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HC368 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS368.

The M74HC368 consists of six 3-state buffers with output-enable inputs common to the 2-bit and 4-bit sections.

When output-enable input  $\overline{OE}$  is low, outputs  $\overline{Y}$  will become enable state. If input A is high, a low-level signal will be output to  $\overline{Y}$  and if input A is low, a high-level signal will be output to  $\overline{Y}$ .

When  $\overline{OE}$  is high,  $\overline{Y}$  will become high-impedance state.

**PIN CONFIGURATION (TOP VIEW)**




A version of the M74HC368 with a noninverted output, the M74HC367, is also available.

**FUNCTION TABLE (Note 1)**

Inputs		Output
$\overline{OE}$	A	$\overline{Y}$
L	L	H
L	H	L
H	X	Z

Note 1 : X : Irrelevant  
Z : High impedance

**LOGIC DIAGRAM (EACH BUFFER)**





**MITSUBISHI HIGH SPEED CMOS**  
**M74HC368P/FP/DP**

**HEX 3-STATE INVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC368FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$   
M74HC368DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$	

HEX 3-STATE INVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \bar{Y}$ )	$C_L = 50pF$ (Note 4)			18	ns
$t_{PHL}$					18	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5 pF$ (Note 4)			33	ns
$t_{PHZ}$	( $\overline{OE} - \bar{Y}$ )				33	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)			37	ns
$t_{PZH}$	( $\overline{OE} - \bar{Y}$ )				37	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			82		102	ns
			4.5			19		24	
			6.0			16		20	
$t_{PHL}$			2.0			82		102	ns
			4.5			19		24	
			6.0			16		20	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			107		134	ns
			4.5			26		32	
			6.0			22		27	
$t_{PHL}$			2.0			107		134	ns
			4.5			26		32	
			6.0			22		27	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			117		146	ns
			4.5			35		44	
			6.0			31		39	
$t_{PHZ}$	( $\overline{OE} - \bar{Y}$ )		2.0			117		146	ns
			4.5			35		44	
			6.0			31		39	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			172		216	ns
			4.5			38		47	
			6.0			35		43	
$t_{PZH}$	( $\overline{OE} - \bar{Y}$ )		2.0			172		216	ns
			4.5			38		47	
			6.0			35		43	
$t_{PZL}$		$C_L = 150pF$ (Note 4)	2.0			187		233	ns
			4.5			46		57	
			6.0			42		52	
$t_{PZH}$			2.0			187		233	ns
			4.5			46		57	
			6.0			42		52	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			44				pF	


Note 3 :  $C_{DP}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

HEX 3-STATE INVERTING BUFFER WITH SEPARATE 2-BIT AND 4-BIT SECTIONS


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC373P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### DESCRIPTION

The M74HC373 is a semiconductor integrated circuit consisting of eight 3-state output D-type latches with common latch-enable input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC373 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS373.

The M74HC373 consists of eight D-type latches with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{\text{LE}}$  is high, the data at input D appears at output Q through the latch and the Q state follows changes in the D state. When  $\overline{\text{LE}}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected.

### PIN CONFIGURATION (TOP VIEW)



When  $\overline{\text{OE}}$  is high, all outputs Q will become high-impedance state.


A version of the M74HC373 with the same pin connections and an inverted output, the M74HC533, is also available.

### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{\text{OE}}$	$\overline{\text{LE}}$	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q^0$
H	X	X	Z

Note 1 :  $Q^0$ : Output state Q before  $\overline{\text{LE}}$  changed  
Z : High impedance  
X : Irrelevant

### LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC373P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Not 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC373FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC373DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 6.0\text{mA}$	4.5		0.26		0.33	
			$I_{OL} = 7.8\text{mA}$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0		40.0	$\mu A$

**OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)				25	ns
$t_{PHL}$					25	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{LE} - Q$ )				30	ns
$t_{PHL}$					30	ns
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$					25	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$					28	ns

OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$		$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PLH}$	output propagation time (D-Q)	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PHL}$		$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PLH}$		$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PLH}$	output propagation time ( $\overline{LE} - Q$ )	$C_L = 150pF$ (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
$t_{PHL}$		$C_L = 150pF$ (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$		$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	( $\overline{OE} - Q$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZH}$		$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_I$	Input capacitance						10	10	pF
$C_O$	Output disabled capacitance	$\overline{OE} = V_{CC}$					15	15	pF
$C_{PD}$	Power dissipation capacitance (Note 3)				57				pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to $\overline{LE}$		2.0	75			90		ns
			4.5	15			18		
			6.0	13			16		
$t_h$	D hold time with respect to $\overline{LE}$		2.0	50			60		ns
			4.5	10			12		
			6.0	9			11		





Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC373-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### DESCRIPTION

The M74HC373-1 is a semiconductor integrated circuit consisting of eight 3-state output D-type latches with common latch-enable input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 9ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC373-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS373.


The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC373-1 consists of eight D-type latches with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{\text{LE}}$  is high, the data at input D appears at output Q through the latch and the Q state follows changes in the D state. When  $\overline{\text{LE}}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected.

### PIN CONFIGURATION (TOP VIEW)



When  $\overline{\text{OE}}$  is high, all outputs Q will become high-impedance state.


A version of the M74HC373-1 with the same pin connections and an inverted output, the M74HC533-1, is also available.

### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{\text{OE}}$	$\overline{\text{LE}}$	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q^0$
H	X	X	Z

Note 1 :  $Q^0$ : Output state Q before  $\overline{\text{LE}}$  changed  
 Z : High impedance  
 X : Irrelevant

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC373-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 200$	mA
$P_D$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC373-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC373-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$		500	ns/V
		$V_{CC} = 4.5V$		50	
		$V_{CC} = 6.0V$		30	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}, V_{IH}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -24mA$	4.5	3.98		3.84	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 24mA$	4.5		0.39	0.5	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0			-0.5	-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			5.0	50.0	$\mu A$

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC373-1P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)				18	ns
$t_{PHL}$					18	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{LE}$ - Q)				21	ns
$t_{PHL}$					21	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE}$ - Q)	$C_L = 5pF$ (Note 4)			20	ns
$t_{PHZ}$					20	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE}$ - Q)	$C_L = 50pF$ (Note 4)			23	
$t_{PZH}$					23	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	output propagation time (D - Q)		2.0			100		125	
			4.5			20		25	
			6.0			17		21	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHL}$	output propagation time ( $\overline{LE}$ - Q)		2.0			115		145	
			4.5			23		29	
			6.0			20		25	
$t_{PLZ}$	Output disable time from low-level and high-level	2.0			125		155	ns	
		4.5			25		31		
		6.0			21		26		
$t_{PHZ}$	( $\overline{OE}$ - Q)	2.0			125		155		
		4.5			25		31		
		6.0			21		26		
$t_{PZL}$	Output enable time to low-level and high-level	2.0			125		155	ns	
		4.5			25		31		
		6.0			21		26		
$t_{PZH}$	( $\overline{OE}$ - Q)	2.0			125		155		
		4.5			25		31		
		6.0			21		26		
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$OE = V_{CC}$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)								

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		2.0	60			75		ns
			4.5	12			15		
			6.0	10			13		
$t_{su}$	D setup time with respect to $\overline{LE}$		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	D hold time with respect to $\overline{LE}$		2.0	25			30		ns
			4.5	5			6		
			6.0	5			6		


Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI HIGH SPEED CMOS

# M74HCT373-1P/FP/DWP

**OCTAL 3-STATE NONINVERTING  
 D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS**

## DESCRIPTION

The M74HCT373-1 is a semiconductor integrated circuit consisting of eight 3-state output D-type latches with common latch-enable input and output-enable input.

## FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 11ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $25\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT373-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS373.


The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT373-1 consists of eight D-type latches with latch-enable input  $\overline{LE}$  and output-enable input  $\overline{OE}$  common to all circuits.

When  $\overline{LE}$  is high, the data at input D appears at output Q through the latch and the Q state follows changes in the D state. When  $\overline{LE}$  changes from high-level to low-level, the

## PIN CONFIGURATION (TOP VIEW)




data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{LE}$  is low, the contents stored in the latch will not be affected.

When  $\overline{OE}$  is high, all outputs Q will become high-impedance state.

A version of the M74HCT373-1 with the same pin connections and an inverted output, the M74HCT533-1, is also available.

## LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HCT373-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{OE}$	$\overline{LE}$	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q^0$
H	X	X	Z

Note 1 :  $Q^0$  : Output state Q before  $\overline{LE}$  changed  
 Z : High impedance  
 X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 200$	mA
$P_d$	Power dissipation	(Not 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT373-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
 M74HCT373-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$	0	25	ns/V
		$V_{CC} = 5.5V$	0	15	

# MITSUBISHI HIGH SPEED CMOS M74HCT373-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$ $I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC} = 4.5V$	$V_{CC} = 0.1$ 3.98	$V_{CC} = 0.1$				
					3.84			
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$ $I_{OL} = 20\mu A$ $I_{OL} = 24mA, V_{CC} = 4.5V$			0.1	0.1		
					0.39	0.5		
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1	1.0		$\mu A$
$I_{IL}$	Low-level input current	$V_I = GND$			-0.1	-1.0		$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5	5.0		$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$			-0.5	-5.0		$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$			5.0	50.0		$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7	2.9		mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)	$C_L = 50pF$ (Note 5)			18	ns
$t_{PHL}$					18	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{LE} - Q$ )	$C_L = 50pF$ (Note 5)			21	ns
$t_{PHL}$					21	ns
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 5pF$ (Note 5)			20	ns
$t_{PHZ}$					20	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 5)			23	ns
$t_{PZH}$					23	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)	$C_L = 50pF$ (Note 5)			20		25	ns
$t_{PHL}$					20		25	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{LE} - Q$ )	$C_L = 50pF$ (Note 5)			17		21	ns
$t_{PHL}$					17		21	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 5)			25		31	ns
$t_{PHZ}$					25		31	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 5)			25		31	ns
$t_{PZH}$					25		31	
$C_I$	Input capacitance				10		10	pF
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$


# MITSUBISHI HIGH SPEED CMOS M74HCT373-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### TIMING REQUIREMENTS ( $V_{CC} = 5V \pm 10\%$ , $T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse with		12			15		ns
$t_{SU}$	D setup time with respect to $\overline{LE}$		10			13		ns
$t_H$	D hold time with respect to $\overline{LE}$		5			6		ns


Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC374P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

### DESCRIPTION

The M74HC374 is a semiconductor integrated circuit consisting of eight positive-edge-triggered 3-state output D-type flip-flops with common clock and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: (Clock frequency) 65MHz typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation: 20 $\mu\text{W}$ /package, max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC374 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS374.

The M74HC374 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{\text{OE}}$ .

When CK changes from low-level to high-level, the signals just previously input at D is stored in the flip-flop.

When  $\overline{\text{OE}}$  is low, the signal stored in the flip-flop will be

### PIN CONFIGURATION (TOP VIEW)




20P4  
Outline 20P2N  
20P2V

output to Q.

When  $\overline{\text{OE}}$  is high, all outputs Q will become high-impedance state. The contents stored in the flip-flop will not be affected even if  $\overline{\text{OE}}$  changes.

A version of the M74HC374 with the same pin connections and an inverted output, the M74HC534, is also available.

### LOGIC DIAGRAM



OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

FUNCTION TABLE (Note 1)

Inputs			Output
OE	CK	D	Q
L	↑	L	L
L	↑	H	H
L	L	X	Q <sup>0</sup>
L	H	X	Q <sup>0</sup>
L	↓	X	Q <sup>0</sup>
H	X	X	Z

Note 1 : Q<sup>0</sup>: Output state Q before clock input changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±35	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±75	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC374FP, T<sub>a</sub> = -40~+75°C and T<sub>a</sub> = 75~85°C are derated at -7mW/°C.  
 M74HC374DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC374P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -6.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -7.8mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency		35			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				32	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q)			32	ns	
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Q)	C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>	Output disable time from low-level and high-level (OE - Q)				25	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	C <sub>L</sub> = 50pF (Note 4)			28	ns
t <sub>PZH</sub>	Output enable time to low-level and high-level				28	ns

**MITSUBISHI HIGH SPEED CMOS  
M74HC374P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	6			5		MHz
			4.5	30			24		
			6.0	35			28		
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
$t_{PHL}$	output propagation time ( $CK - Q$ )	$C_L = 50pF$ (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
$t_{PLH}$	output propagation time ( $CK - Q$ )	$C_L = 150pF$ (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHL}$	output propagation time ( $CK - Q$ )	$C_L = 150pF$ (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZH}$	( $\overline{OE} - Q$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			63				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$


# MITSUBISHI HIGH SPEED CMOS M74HC374P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to CK		2.0	75			90		ns
			4.5	15			18		
			6.0	13			16		
$t_h$	D hold time with respect to CK		2.0	50			60		ns
			4.5	10			12		
			6.0	9			11		


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC374-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

### DESCRIPTION

The M74HC374-1 is a semiconductor integrated circuit consisting of eight positive-edge-triggered 3-state output D-type flip-flops with common clock and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: (clock frequency) 60MHz typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC374-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS374.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC374-1 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{OE}$ .

When CK changes from low-level to high-level, the signals




just previously input at D is stored in the flip-flop.

When  $\overline{OE}$  is low, the signal stored in the flip-flop will be output to Q.

When  $\overline{OE}$  is high, all outputs Q will become high-impedance state. The contents stored in the flip-flop will not be affected even if  $\overline{OE}$  changes.

A version of the M74HC374-1 with the same pin connections and an inverted output, the M74HC534-1, is also available.



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC374-1P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP**

**FUNCTION TABLE** (Note 1)

Inputs			Output
OE	CK	D	Q
L	↑	L	L
L	↑	H	H
L	L	X	Q <sup>0</sup>
L	H	X	Q <sup>0</sup>
L	↓	X	Q <sup>0</sup>
H	X	X	Z

Note 1 : Q<sup>0</sup>: Output state Q before clock input changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±50	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC374-1FP, T<sub>a</sub> = -40~+75°C and T<sub>a</sub> = 75~85°C are derated at -7mW/°C.  
 M74HC374-1DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	500	ns/V
		V <sub>CC</sub> = 4.5V	0	50	
		V <sub>CC</sub> = 6.0V	0	30	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC374-1P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0						
			4.5	1.5		1.5			
			6.0	4.2		4.2			
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -24mA	4.5	3.98		3.84		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1		0.1	
			I <sub>OL</sub> = 20μA	4.5		0.1		0.1	
			I <sub>OL</sub> = 20μA	6.0		0.1		0.1	
			I <sub>OL</sub> = 24mA	4.5		0.39		0.5	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0		0.1		1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0		-0.1		-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0		0.5		5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0		-0.5		-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0		5.0		50.0	μA	

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency		35			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				10	ns
t <sub>PLH</sub>	Output disable time from low-level and high-level (OE - Q)				20	ns
t <sub>PHL</sub>	Output enable time to low-level and high-level (OE - Q)				20	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Q)	C <sub>L</sub> = 5 pF (Note 4)			20	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE - Q)	C <sub>L</sub> = 5 pF (Note 4)			20	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Q)	C <sub>L</sub> = 50pF (Note 4)			23	ns
t <sub>PZH</sub>	Output enable time to low-level and high-level (OE - Q)				23	ns



# MITSUBISHI HIGH SPEED CMOS M74HC374-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	6			5		MHz
			4.5	32			26		
			6.0	38			31		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PHL}$	output propagation time (CK - Q)	$C_L = 50pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PLZ}$	Output disable time from low-level and high-level		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PHZ}$	$(\overline{OE} - Q)$		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZL}$	Output enable time to low-level and high-level		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZH}$	$(\overline{OE} - Q)$		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$C_I$	Input capacitance					10		10	pF
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	
$C_{PD}$	Power dissipation capacitance (Note 3)								

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula;


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	Clock pulse width		2.0	60			75		ns
			4.5	12			15		
			6.0	10			13		
$t_{su}$	D setup time with respect to CK		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	D hold time with respect to CK		2.0	25			30		ns
			4.5	5			6		
			6.0	5			6		

OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP


Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT374-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT374-1 is a semiconductor integrated circuit consisting of eight positive-edge-triggered 3-state output D-type flip-flops with common clock and output-enable input.

### FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: (Clock frequency) 55MHz typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation: 25 $\mu$ W/package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HCT374-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS374.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT374-1 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-

### PIN CONFIGURATION (TOP VIEW)



enable input  $\overline{OE}$ .


When CK changes from low-level to high-level, the signals just previously input at D is stored in the flip-flop.

When  $\overline{OE}$  is low, the signal stored in the flip-flop will be output to Q.

When  $\overline{OE}$  is high, all outputs Q will become high-impedance state. The contents stored in the flip-flop will not be affected even if  $\overline{OE}$  changes.

A version of the M74HCT374-1 with the same pin connections and an inverted output, the M74HCT534-1, is also available.

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HCT374-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### FUNCTION TABLE (Note 1)

Inputs			Output
OE	CK	D	Q
L	↑	L	L
L	↑	H	H
L	L	X	Q <sup>0</sup>
L	H	X	Q <sup>0</sup>
L	↓	X	Q <sup>0</sup>
H	X	X	Z

Note 1 : Q<sup>0</sup>: Output state Q before clock input changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±50	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HCT374-1FP, T<sub>a</sub> = -40~+75°C and T<sub>a</sub> = 75~85°C are derated at -7mW/°C.  
 M74HCT374-1DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5		5.5	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Ambient operating temperature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 4.5V	0	25	ns/V
		V <sub>CC</sub> = 5.5V	0	15	

# MITSUBISHI HIGH SPEED CMOS M74HCT374-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$ $I_{OH} = -20\mu A$			$V_{CC} - 0.1$		$V_{CC} - 0.1$	V
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$ $I_{OL} = 20\mu A$			0.1		0.1	V
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = GND$			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$			5.0		50.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency		35			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				20	ns
$t_{PHL}$					20	ns
$t_{PLZ}$	Output disable time from low-level and high-level (OE - Q)	$C_L = 5pF$ (Note 5)			20	ns
$t_{PHZ}$					20	ns
$t_{PZL}$	Output enable time to low-level and high-level (OE - Q)	$C_L = 50pF$ (Note 5)			23	ns
$t_{PZH}$					23	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		32			26		MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				22		28	ns
$t_{PHL}$					22		28	ns
$t_{PLZ}$	Output disable time from low-level and high-level (OE - Q)				25		31	ns
$t_{PHZ}$					25		31	ns
$t_{PZL}$	Output enable time to low-level and high-level (OE - Q)				25		31	ns
$t_{PZH}$					25		31	ns
$C_i$	Input capacitance				10		10	pF
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


# MITSUBISHI HIGH SPEED CMOS M74HCT374-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### TIMING REQUIREMENTS ( $V_{CC} = 5V \pm 10\%$ , $T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_w$	Clock pulse width		12			15		ns
$t_{su}$	D setup time with respect to CK		10			13		ns
$t_h$	D hold time with respect to CK		5			6		ns


Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC375P/FP/DP

## DUAL 2-BIT TRANSPARENT LATCH

### DESCRIPTION

The M74HC375 is a semiconductor integrated circuit consisting of four bistable latches with outputs Q and  $\bar{Q}$ .

### FEATURES

- High-speed: 14ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC375 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS375.

The use of buffered outputs improves the input-to output transfer characteristics and minimizes output impedance variations with respect to input voltage variations.

The M74HC375 has four D-type latches, and is provided with enable inputs LE common to two circuits each. When LE is high, the information from the data input D will appear in the outputs Q and  $\bar{Q}$ . When the D signal changes, the signal that appears in outputs Q and  $\bar{Q}$  also will change. When LE changes from high to low, the status of D immediately before the change will be latched will LE is low, Q and  $\bar{Q}$  will not change even if D changes.

A unit, the M74HC75, having the same functions and electrical characteristics as the M74HC375 is also available.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs		Outputs	
LE	D	Q	$\bar{Q}$
H	H	H	L
H	L	L	H
L	X	$Q^0$	$\bar{Q}^0$

Note 1 :  $Q^0$ ,  $\bar{Q}^0$  : Output state Q,  $\bar{Q}$  before input condition is set  
X : Irrelevant

### LOGIC DIAGRAM (EACH LATCH)



DUAL 2-BIT TRANSPARENT LATCH

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC375FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC375DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				1.5		V	
			4.5				3.15			
			6.0				4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5		V	
			4.5				1.35			
			6.0				1.8			
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0				0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5				0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0				0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5				0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0				0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0				0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0				-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0				2.0	20.0	$\mu\text{A}$	



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC375P/FP/DP**

**DUAL 2-BIT TRANSPARENT LATCH**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)				23	ns
$t_{PHL}$					23	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - $\bar{Q}$ )				20	ns
$t_{PHL}$					20	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - Q)				27	ns
$t_{PHL}$					27	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - $\bar{Q}$ )				23	ns
$t_{PHL}$				23	ns	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^{\circ}C$			-40 $\sim$ +85 $^{\circ}C$			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)		2.0			125		156	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	output propagation time (D - Q)	2.0			125		156	ns	
		4.5			25		32		
		6.0			21		27		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - $\bar{Q}$ )	2.0			110		138	ns	
		4.5			22		28		
		6.0			19		24		
$t_{PHL}$	output propagation time (D - $\bar{Q}$ )	2.0			110		138	ns	
		4.5			22		28		
		6.0			19		24		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - Q)	2.0			145		181	ns	
		4.5			29		36		
		6.0			25		31		
$t_{PHL}$	output propagation time (LE - Q)	2.0			145		181	ns	
		4.5			29		36		
		6.0			25		31		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - $\bar{Q}$ )	2.0			125		156	ns	
		4.5			25		31		
		6.0			22		28		
$t_{PHL}$	output propagation time (LE - $\bar{Q}$ )	2.0			125		156	ns	
		4.5			25		31		
		6.0			22		28		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			66				pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

DUAL 2-BIT TRANSPARENT LATCH

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )




Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_w$	LE pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{su}$	D setup time with respect to LE		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	D hold time with respect to LE		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**

Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC377P/FP/DWP

## OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND ENABLE

### DESCRIPTION

The M74HC377 is a semiconductor integrated circuit consisting of eight positive-edge triggered D-type flip flops with common clock and enable inputs.

### FEATURES

- High-speed: (clock frequency) 40MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC377 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS377.

The M74HC377 contains eight D-type flip flops with common clock and enable inputs.

When CK changes from low-level and high-level, the signals just previously input at D appears at outputs Q in accordance with function table given.

When  $\bar{E}$  is high, the output does not change, irrespective of other inputs. Changing  $\bar{E}$  from high to low, or from low to high does not cause misoperation.

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)

Inputs			Output
$\bar{E}$	CK	D	Q
H	X	X	$Q^0$
L	↑	H	H
L	↑	L	L
X	L	X	$Q^0$

Note 1 : ↑ : Change from low to high  
 $Q^0$  : Output state Q before input conditions are set  
 X : Irrelevant

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC390P/FP/DP**

**DUAL 4-STAGE BINARY RIPPLE COUNTER WITH ÷2 AND ÷5 SECTIONS**

**DESCRIPTION**

The M74HC390 is a semiconductor integrated circuit consisting of two asynchronous decade counters with direct reset input.

**FEATURES**

- High-speed: (clock frequency) 60MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC390 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS390.

Each decade counter consists of a binary counter and a divide-by-5 counter. When using a binary counter, by applying the count pulse to clock input  $\overline{CKA}$  a frequency-demultiplied signal will be output to  $QA$ . When using a divide-by-5 counter, by applying the count pulse to clock input  $\overline{CKB}$  a frequency-demultiplied signal will be output to  $QB$  through  $QD$ .

**PIN CONFIGURATION (TOP VIEW)**




When using the decade counter to output BCD code from  $QA$  through  $QD$ , connect  $QA$  and  $\overline{CKB}$  together and apply the count pulse to  $\overline{CKA}$ . When outputting a signal with a 50% duty cycle from  $QA$ , connect  $QD$  and  $\overline{CKA}$  together and apply the count pulse to  $\overline{CKB}$ .

Counting takes place when the clock input changes from high-level to low-level.

When direct reset input  $R_0$  is high,  $QA$  through  $QB$  will become low irrespective of other inputs. Maintain the low-level state when counting.

**LOGIC DIAGRAM (EACH COUNTER)**



# MITSUBISHI HIGH SPEED CMOS M74HC390P/FP/DP

## DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

FUNCTION TABLE (Note 1)

Inputs		Outputs			
$\overline{CK}$	$R_D$	QA	QB	QC	QD
X	H	L	L	L	L
$\downarrow$	L	Count			

Note 1 :  $\downarrow$  : Change from high to low level  
X : Irrelevant

Count number	QA	QB	QC	QD
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

With QA and  $\overline{CKB}$  connected and  $\overline{CKA}$  used as input.

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC390FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC390DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$		1000	ns
		$V_{CC} = 4.5V$		500	
		$V_{CC} = 6.0V$		400	

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH ÷ 2 AND ÷ 5 SECTIONS

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	1.00	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1		μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CKA - QA)				20	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CKA - QC, with QA and CKB connected)				20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CKB - QB)				50	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CKB - QC)				50	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CKB - QD)				21	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CKB - QC)				21	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CKB - QD)				32	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CKB - QC)				32	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CKB - QD)				21	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - QA, QB, QC, QD)				21	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - QA, QB, QC, QD)			28	ns	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC390P/FP/DP**

**DUAL 4-STAGE BINARY RIPPLE COUNTER WITH ÷2 AND ÷5 SECTIONS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits				Unit		
			V <sub>CC</sub> (V)	25°C				-40~+85°C	
				Min	Typ	Max		Min	Max
f <sub>max</sub>	Maximum clock frequency		2.0	5			4	MHz	
			4.5	27			21		
			6.0	31			24		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
t <sub>THL</sub>	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			120	150	ns	
			4.5			24	30		
			6.0			21	26		
t <sub>PHL</sub>	(CKA - QA)		2.0			120	150	ns	
			4.5			24	30		
			6.0			21	26		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			290	360	ns	
			4.5			58	72		
			6.0			50	62		
t <sub>PHL</sub>	(CKA - QC, with QA and CKB connected)		2.0			290	360	ns	
			4.5			58	72		
			6.0			50	62		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	C <sub>L</sub> = 50pF (Note 4)	2.0			130	160	ns	
			4.5			26	33		
			6.0			22	28		
t <sub>PHL</sub>	(CKB - QB)		2.0			130	160	ns	
			4.5			26	33		
			6.0			22	28		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			185	230	ns	
			4.5			37	46		
			6.0			32	40		
t <sub>PHL</sub>	(CKB - QC)		2.0			185	230	ns	
			4.5			37	46		
			6.0			32	40		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			130	160	ns	
			4.5			26	33		
			6.0			22	28		
t <sub>PHL</sub>	(CKB - QD)		2.0			130	160	ns	
			4.5			26	33		
			6.0			22	28		
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> - QA, QB, QC, QD)		2.0			165	210	ns	
			4.5			33	41		
			6.0			28	35		
C <sub>I</sub>	Input capacitance				10	10	pF		
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			46			pF		

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per counter)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH ÷2 AND ÷5 SECTIONS

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{W(\overline{CK})}$	Clock pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{W(R_D)}$	Direct reset pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{rec}$	$R_D$ recovery time with respect to $\overline{CK}$		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC393P/FP/DP

## DUAL 4-STAGE BINARY RIPPLE COUNTER

### DESCRIPTION

The M74HC393 is a semiconductor integrated circuit consisting of two asynchronous 4-bit binary (hexadecimal) counters with direct reset input.

### FEATURES

- High-speed: (clock frequency) 60MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC393 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS393.


When the count pulse is applied to clock input  $\overline{\text{CK}}$ , a binary code will be output to Q1 through Q4. Counting takes place

### PIN CONFIGURATION (TOP VIEW)



when the clock input changes from high-level to low-level. When direct reset input  $R_D$  is high, Q1 through Q4 will become low irrespective of other inputs. Maintain the low-level state when counting.

### LOGIC DIAGRAM (EACH COUNTER)



DUAL 4-STAGE BINARY RIPPLE COUNTER

FUNCTION TABLE (Note 1)

Inputs		Outputs			
$\overline{CK}$	$R_D$	Q1	Q2	Q3	Q4
X	H	L	L	L	L
↓	L	Count			

Note 1 : ↓ : Change from high to low level  
X : Irrelevant

Count number	Q1	Q2	Q3	Q4
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC393FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC393DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

DUAL 4-STAGE BINARY RIPPLE COUNTER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK-Q1)				20	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK-Q2)				20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK-Q3)				35	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK-Q4)				35	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK-Q3)				42	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK-Q4)				42	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R <sub>D</sub> -Q1, Q2, Q3, Q4)				50	ns
				50	ns	
				28	ns	

DUAL 4-STAGE BINARY RIPPLE COUNTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	5			4	MHz	
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{THL}$	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			120	150	ns	
			4.5			24	30		
			6.0			21	26		
$t_{PHL}$	output propagation time ( $\overline{CK}-Q1$ )		2.0			120	150	ns	
			4.5			24	30		
			6.0			21	26		
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			190	240	ns	
			4.5			38	47		
			6.0			32	40		
$t_{PHL}$	output propagation time ( $\overline{CK}-Q2$ )		2.0			190	240	ns	
			4.5			38	47		
			6.0			32	40		
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			240	300	ns	
			4.5			48	60		
			6.0			41	51		
$t_{PHL}$	output propagation time ( $\overline{CK}-Q3$ )		2.0			240	300	ns	
			4.5			48	60		
			6.0			41	51		
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			290	360	ns	
			4.5			58	72		
			6.0			50	62		
$t_{PHL}$	output propagation time ( $\overline{CK}-Q4$ )		2.0			290	360	ns	
			4.5			58	72		
			6.0			50	62		
$t_{PHL}$	High-level to low-level output propagation time ( $R_D-Q1, Q2, Q3, Q4$ )		2.0			165	210	ns	
			4.5			33	41		
			6.0			28	35		
$C_i$	Input capacitance					10	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			41			pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per counter)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$


# MITSUBISHI HIGH SPEED CMOS M74HC393P/FP/DP

## DUAL 4-STAGE BINARY RIPPLE COUNTER

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{w(\overline{CK})}$	Clock pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{w(R_D)}$	Direct reset pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{rec}$	$R_D$ recovery time with respect to $\overline{CK}$		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 8ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC533P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

### DESCRIPTION

The M74HC533 is a semiconductor integrated circuit consisting of eight 3-state output D-type latches with common latch-enable input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC533 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS533.

The M74HC533 contains of eight D-type latch with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{\text{LE}}$  is high, the signals of data input D will go through the latch and be output to inverted output  $\overline{\text{Q}}$ . When the state of D changes, the state of  $\overline{\text{Q}}$  will also change. When  $\overline{\text{LE}}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected.

### PIN CONFIGURATION (TOP VIEW)



When  $\overline{\text{OE}}$  is high, all outputs  $\overline{\text{Q}}$  will become high-impedance state.


A version of the M74HC533 with the same pin connections and a noninverted output, the M74HC373, is also available.

### FUNCTION TABLE (Note 1)

Inputs		Output	
$\overline{\text{OE}}$	$\overline{\text{LE}}$	D	$\overline{\text{Q}}$
L	H	H	L
L	H	L	H
L	L	X	$\overline{\text{Q}}^0$
H	X	X	Z

Note 1 :  $\overline{\text{Q}}^0$  : Output state  $\overline{\text{Q}}$  before  $\overline{\text{LE}}$  changed  
Z : High impedance  
X : Irrelevant

### LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC533P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC533FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC533DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -6.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -7.8mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Q)				25	ns
t <sub>PHL</sub>					25	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (LE - Q)				30	ns
t <sub>PHL</sub>					30	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Q)	C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE - Q)	C <sub>L</sub> = 50pF (Note 4)			25	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Q)	C <sub>L</sub> = 50pF (Note 4)			28	ns
t <sub>PZH</sub>					28	ns



# MITSUBISHI HIGH SPEED CMOS M74HC533P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $D - \bar{Q}$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$			2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PHL}$			2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{LE} - \bar{Q}$ )	$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$			2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
$t_{PHL}$			2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$			2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$		$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZH}$			2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\bar{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			57				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

### TIMING REQUIREMENT ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to $\overline{LE}$		2.0	75			90		ns
			4.5	15			18		
			6.0	13			16		
$t_h$	D hold time with respect to $\overline{LE}$		2.0	50			60		ns
			4.5	10			12		
			6.0	9			11		





Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI HIGH SPEED CMOS

# M74HC533-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

### DESCRIPTION

The M74HC533-1 is a semiconductor integrated circuit consisting of eight 3-state output D-type latches with common latch-enable input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 9ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC533-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS533.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC533-1 consists of eight D-type latches with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{\text{LE}}$  is high, the signals of data input D will go through the latch and be output to inverted output  $\overline{\text{Q}}$ . When the state of D changes, the state of  $\overline{\text{Q}}$  will also change. When

### PIN CONFIGURATION (TOP VIEW)




$\overline{\text{LE}}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected.

When  $\overline{\text{OE}}$  is high, all outputs  $\overline{\text{Q}}$  will become high-impedance state.

A version of the M74HC533-1 with the same pin connections and a noninverted output, the M74HC373-1, is also available.

### LOGIC DIAGRAM



OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

FUNCTION TABLE (Note 1)

OE	Inputs		Output
	LE	D	Q
L	H	H	L
L	H	L	H
L	L	X	Q <sup>0</sup>
H	X	X	Z

Note 1 : Q<sup>0</sup>: Output state Q before LE changed  
Z : High impedance  
X : Irrelevant

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±50	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC533-1FP, T<sub>a</sub> = -40~+75°C and T<sub>a</sub> = 75~85°C are derated at -7mW/°C.  
M74HC533-1DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	500	ns/V
		V <sub>CC</sub> = 4.5V	0	50	
		V <sub>CC</sub> = 6.0V	0	30	

# MITSUBISHI HIGH SPEED CMOS M74HC533-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -24mA	4.5	3.98			3.84	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 24mA	4.5			0.39	0.5	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			5.0	50.0	μA	

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns	
t <sub>THL</sub>					10	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Q)				18	ns	
t <sub>PHL</sub>					18	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (LE - Q)				21	ns	
t <sub>PHL</sub>					21	ns	
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Q)		C <sub>L</sub> = 5 pF (Note 4)			20	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE - Q)		C <sub>L</sub> = 50pF (Note 4)			20	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Q)	C <sub>L</sub> = 50pF (Note 4)			23	ns	
t <sub>PZH</sub>					23	ns	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC533-1P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	output propagation time (D - $\bar{Q}$ )		2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHL}$	output propagation time ( $\overline{LE} - \bar{Q}$ )		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PLZ}$	Output disable time from low-level and high-level		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PHZ}$	$(\overline{OE} - \bar{Q})$		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZL}$	Output enable time to low-level and high-level		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZH}$	$(\overline{OE} - \bar{Q})$		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)								


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENT** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		2.0	60			75		ns
			4.5	12			15		
			6.0	10			13		
$t_{su}$	D setup time with respect to $\overline{LE}$		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	D hold time with respect to $\overline{LE}$		2.0	25			30		ns
			4.5	5			6		
			6.0	5			6		

OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH





Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT533-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUT

### DESCRIPTION

The M74HCT533-1 is a semiconductor integrated circuit consisting of eight 3-state output D-type latches with common latch-enable input and output-enable input.

### FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 11ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $25\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT533-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS533.


The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT533-1 contains of eight D-type latch with latch-enable input  $\overline{LE}$  and output-enable input  $\overline{OE}$  common to all circuits.

When  $\overline{LE}$  is high, the signals of data input D will go through the latch and be output to inverted output  $\overline{Q}$ . When the state of D changes, the state of  $\overline{Q}$  will also change. When  $\overline{LE}$  changes from high-level to low-level, the data existing

### PIN CONFIGURATION (TOP VIEW)




immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{LE}$  is low, the contents stored in the latch will not be affected.

When  $\overline{OE}$  is high, all outputs  $\overline{Q}$  will become high-impedance state.

A version of the M74HCT533-1 with the same pin connections and a noninverted output, the M74HCT373-1, is also available.

### LOGIC DIAGRAM





**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT533-1P/FP/DWP**

**OCTAL 3-STATE INVERTING**  
**D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUT**

**FUNCTION TABLE** (Note 1)

Inputs			Output
OE	LE	D	Q
L	H	H	L
L	H	L	H
L	L	X	Q <sup>0</sup>
H	X	X	Z

Note 1 : Q<sup>0</sup>: Output state Q before LE changed  
Z : High impedance  
X : Irrelevant

**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±50	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HCT533-1FP, T<sub>a</sub> = -40~+75°C and T<sub>a</sub> = 75~85°C are derated at -7mW/°C.  
M74HCT533-1DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5		5.5	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Ambient operating temperature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 4.5V	0	25	ns/V
		V <sub>CC</sub> = 5.5V	0	15	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT533-1P/FP/DWP**

**OCTAL 3-STATE INVERTING**  
**D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUT**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$ $I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC} = 4.5V$	$V_{CC} = 0.1$			$V_{CC} = 0.1$		V
			3.98			3.84		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$ $I_{OL} = 20\mu A$ $I_{OL} = 24mA, V_{CC} = 4.5V$			0.1		0.1	V
					0.39		0.5	
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = GND$			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$			5.0		50.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns	
$t_{THL}$					10	ns	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)				18	ns	
$t_{PHL}$					18	ns	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{LE} - \overline{Q}$ )				21	ns	
$t_{PHL}$					21	ns	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - \overline{Q}$ )		$C_L = 5 pF$ (Note 5)			20	ns
$t_{PHZ}$						20	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - \overline{Q}$ )					23	ns
$t_{PZH}$						23	ns

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)				20		25	ns
$t_{PHL}$					20		25	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{LE} - \overline{Q}$ )				23		29	ns
$t_{PHL}$					23		29	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - \overline{Q}$ )				25		31	ns
$t_{PHZ}$					25		31	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - \overline{Q}$ )				25		31	ns
$t_{PZH}$					25		31	
$C_I$	Input capacitance			10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$		15		15		
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


# MITSUBISHI HIGH SPEED CMOS M74HCT533-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUT

### TIMING REQUIREMENTS ( $V_{CC} = 5V \pm 10\%$ , $T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		12			15		ns
$t_{su}$	D setup time with respect to $\overline{LE}$		10			13		ns
$t_h$	D hold time with respect to $\overline{LE}$		5			6		ns





Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC534P/FP/DWP

OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

## DESCRIPTION

The M74HC534 is a semiconductor integrated circuit consisting of eight edge-triggered 3-state output D-type flip-flops with common clock input and output-enable input.

## FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC534 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS534.


The M74HC534 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input OE.

When CK changes from low-level to high-level, the signals just previously input at D is stored in the flip-flop.

When output-enable input OE is low, the signals stored in the flip-flop will be output to  $\bar{Q}$ .


When OE is high, all outputs  $\bar{Q}$  will become high-impedance state. The contents stored in the flip-flop are not affected even if OE is changed.

## PIN CONFIGURATION (TOP VIEW)



A version of the M74HC534 with the same pin connections and a noninverted output, the M74HC374, is also available.

## LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC534P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{OE}$	CK	D	$\overline{Q}$
L	↑	L	H
L	↑	H	L
L	L	X	$\overline{Q}^0$
L	H	X	$\overline{Q}^0$
L	↓	X	$\overline{Q}^0$
H	X	X	Z

Note 1 :  $\overline{Q}^0$ : Output state  $\overline{Q}$  before clock input changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5 ~ +7.0	V
$V_I$	Input voltage		-0.5 ~ $V_{CC} + 0.5$	V
$V_O$	Output voltage		-0.5 ~ $V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		±35	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	±75	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65 ~ +150	°C

Note 2 : M74HC534FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
 M74HC534DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	°C
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -6.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -7.8mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency		35			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>					32	ns
t <sub>PHL</sub>					32	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Q)	C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE - Q)	C <sub>L</sub> = 50pF (Note 4)			25	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Q)	C <sub>L</sub> = 50pF (Note 4)			28	ns
t <sub>PZH</sub>					28	ns

**MITSUBISHI HIGH SPEED CMOS  
M74HC534P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	6			5		MHz
			4.5	30			24		
			6.0	35			28		
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
$t_{PHL}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
$t_{PLH}$	output propagation time ( $CK - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHL}$	output propagation time ( $CK - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	$(\overline{OE} - \bar{Q})$	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	$(\overline{OE} - \bar{Q})$	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZH}$	$(\overline{OE} - \bar{Q})$	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_i$	Input capacitance					10		10	pF
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 3)				63				pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_r + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$t_w$	Clock pulse width		2.0	80			101	ns
			4.5	16			20	
			6.0	14			17	
$t_{su}$	D setup time with respect to CK		2.0	75			90	ns
			4.5	15			18	
			6.0	13			16	
$t_h$	D hold time with respect to CK		2.0	50			60	ns
			4.5	10			12	
			6.0	9			11	


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC534-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

### DESCRIPTION

The M74HC534-1 is a semiconductor integrated circuit consisting of eight edge-triggered 3-state output D-type flip-flops with common clock input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: (clock frequency) 60MHz typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC534-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS534.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC534-1 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{OE}$ .

When CK changes from low-level to high-level, the signals




just previously input at D stores in the flip-flop.

When output-enable input  $\overline{OE}$  is low, the signals stored in the flip-flop will be output to  $\overline{Q}$ .

When  $\overline{OE}$  is high, all outputs  $\overline{Q}$  will become high-impedance state. The contents stored in the flip-flop will not be affected even if  $\overline{OE}$  is changed.

A version of the M74HC534-1 with the same pin connections and a noninverted output, the M74HC374-1, is also available.

### LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC534-1P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP**

**FUNCTION TABLE** (Note 1)

Inputs			Output
$\overline{OE}$	CK	D	$\overline{Q}$
L	↑	L	H
L	↑	H	L
L	L	X	$\overline{Q}^0$
L	H	X	$\overline{Q}^0$
L	↓	X	$\overline{Q}^0$
H	X	X	Z

Note 1 :  $\overline{Q}^0$ : Output state  $\overline{Q}$  before clock input changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$ $V_i > V_{CC}$	-20 20	mA
$I_{OK}$	Output parasitic diode current	$V_o < 0V$ $V_o > V_{CC}$	-20 20	mA
$I_o$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC534-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
 M74HC534-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 6.0V$	0	30	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC534-1P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		V
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -24mA	4.5	3.98		3.84		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 24mA	4.5			0.39	0.5	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			5.0	50.0	μA	

**SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	yp	Max	
f <sub>max</sub>	Maximum clock frequency		35			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				20	ns
t <sub>PHL</sub>	output propagation time (CK - $\bar{Q}$ )				20	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>L</sub> = 5 pF (Note 4)			20	ns
t <sub>PHZ</sub>	( $\overline{OE}$ - $\bar{Q}$ )				20	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	C <sub>L</sub> = 50pF (Note 4)			23	ns
t <sub>PZH</sub>	( $\overline{OE}$ - $\bar{Q}$ )				23	ns

# MITSUBISHI HIGH SPEED CMOS M74HC534-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	6			5		MHz
			4.5	32			26		
			6.0	38			31		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PHL}$	(CK - $\bar{Q}$ )		2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PLZ}$	Output disable time from low-level and high-level		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PHZ}$	$(\bar{OE} - \bar{Q})$		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZL}$	Output enable time to low-level and high-level		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$t_{PZH}$	$(\bar{OE} - \bar{Q})$		2.0			125		155	ns
			4.5			25		31	
			6.0			21		26	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\bar{OE} = V_{CC}$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)								

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	Clock pulse width		2.0	60			75		ns
			4.5	12			15		
			6.0	10			13		
$t_{su}$	D setup time with respect to CK		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	D hold time with respect to CK		2.0	25			30		ns
			4.5	5			6		
			6.0	5			6		

OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP


Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**

Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT534-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT534-1 is a semiconductor integrated circuit consisting of eight edge-triggered 3-state output D-type flip-flops with common clock input and output-enable input.

### FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=6mA$ ,  $I_{OH}=-6mA$ )
- High-speed: (Clock frequency) 55MHz typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation: 25μW/package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HCT534-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS534.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT534-1 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-

### PIN CONFIGURATION (TOP VIEW)



enable input  $\overline{OE}$ .


When CK changes from low-level to high-level, the signals just previously input at D is stored in the flip-flop.

When output-enable input  $\overline{OE}$  is low, the signals stored in the flip-flop will be output to  $\overline{Q}$ .

When OE is high, all outputs  $\overline{Q}$  will become high-impedance state. The contents stored in the flip-flop are not affected even if  $\overline{OE}$  is changed.

A version of the M74HCT534-1 with the same pin connections and a noninverted output, the M74HCT374-1, is also available.

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HCT534-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### FUNCTION TABLE (Note 1)

Inputs			Output
OE	CK	D	$\bar{Q}$
L	↑	L	H
L	↑	H	L
L	L	X	$\bar{Q}^0$
L	H	X	$\bar{Q}^0$
L	↓	X	$\bar{Q}^0$
H	X	X	Z

Note 1 :  $\bar{Q}^0$ : Output state  $\bar{Q}$  before clock input changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT534-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
 M74HCT534-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$		25	ns/V
		$V_{CC} = 5.5V$		15	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT534-1P/FP/DWP**

**OCTAL 3-STATE**  
**INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu A$	$V_{CC} = 0.1$		$V_{CC} = 0.1$		V
			$I_{OH} = -24mA, V_{CC} = 4.5V$	3.98		3.84		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$		0.1		0.1	V
			$I_{OL} = 24mA, V_{CC} = 4.5V$		0.39		0.5	
$I_{IH}$	High-level input current	$V_i = V_{CC}$			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_i = GND$			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{IL}, V_O = GND$			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_O = 0\mu A$			5.0		50.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_i = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency		35			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - $\bar{Q}$ )				20	ns
$t_{PHL}$					20	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\bar{OE} - \bar{Q}$ )	$C_L = 5pF$ (Note 5)			20	ns
$t_{PHZ}$					20	
$t_{PZL}$	Output enable time to low-level and high-level ( $\bar{OE} - \bar{Q}$ )	$C_L = 50pF$ (Note 5)			23	ns
$t_{PZH}$					23	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		32			26		MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - $\bar{Q}$ )				22		28	ns
$t_{PHL}$					22		28	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\bar{OE} - \bar{Q}$ )				25		31	ns
$t_{PHZ}$					25		31	
$t_{PZL}$	Output enable time to low-level and high-level ( $\bar{OE} - \bar{Q}$ )				25		31	ns
$t_{PZH}$					25		31	
$C_i$	Input capacitance				10		10	pF
$C_o$	Off-state output capacitance	$\bar{OE} = V_{CC}$			15		15	
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$




# MITSUBISHI HIGH SPEED CMOS M74HCT534-1P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### TIMING REQUIREMENTS ( $V_{CC} = 5V \pm 10\%$ , $T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_w$	Clock pulse width		12					ns
$t_{su}$	D setup time with respect to CK		10			13		ns
$t_h$	D hold time with respect to CK		5			6		ns


Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns$ ,  $t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC540P/FP/DWP

## OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC540 is a semiconductor integrated circuit consisting of 3-state inverting buffers each with eight independent circuits that share a common enable inputs.

### FEATURES

- High-speed: 12ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC540 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS540.


The M74HC540 has hysteresis characteristics in the input circuits and inverting 3-state outputs with a high noise margin.

When the output enable inputs  $\overline{\text{OE}}1$  and  $\overline{\text{OE}}2$  are both low, and an input A is low, then the corresponding output  $\overline{\text{Y}}$  will become high: when A is high,  $\overline{\text{Y}}$  will become low.

When either  $\overline{\text{OE}}1$  or  $\overline{\text{OE}}2$  is high, all outputs will become the high-impedance state, irrespective of A.

The input and output pins are arranged for facilitated board layout (data flow-through pin out).

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs			Output
A	$\overline{\text{OE}}1$	$\overline{\text{OE}}2$	$\overline{\text{Y}}$
L	L	L	H
H	L	L	L
X	L	H	Z
X	H	L	Z
X	H	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

### LOGIC DIAGRAM (EACH BUFFER)



# MITSUBISHI HIGH SPEED CMOS M74HC540P/FP/DWP

## OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC540FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC540DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_o = 0.1V$ $ I_o  = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -6.0mA$	4.5	4.18		4.13	
			$I_{OH} = -7.8mA$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 6.0mA$	4.5		0.26	0.33	
			$I_{OL} = 7.8mA$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_i = 6V$	6.0		0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_i = 0V$	6.0		-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{iL}, V_o = V_{CC}$	6.0		0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{iL}, V_o = GND$	6.0		-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_o = 0\mu A$	6.0		4.0	40.0	$\mu A$	

OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \bar{Y}$ )				18	ns	
$t_{PHL}$					18		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - \bar{Y}$ )		$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$	Output enable time to low-level and high-level ( $\overline{OE} - \bar{Y}$ )		$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$					28		


SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns	
			4.5			12		15		
			6.0			10		13		
$t_{THL}$			2.0			60		75		
			4.5			12		15		
			6.0			10		13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - \bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			100		126	ns	
			4.5			20		25		
			6.0			17		21		
$t_{PHL}$				2.0			100			126
				4.5			20			25
				6.0			17			21
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			150		190	ns	
			4.5			30		38		
			6.0			26		32		
$t_{PHL}$				2.0			150			190
				4.5			30			38
				6.0			26			32
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - \bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns	
			4.5			30		38		
			6.0			26		32		
$t_{PHZ}$				2.0			150			189
				4.5			30			38
				6.0			26			32
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - \bar{Y}$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns	
			4.5			30		38		
			6.0			26		32		
$t_{PZH}$				2.0			150			189
				4.5			30			38
				6.0			26			32
$t_{PZL}$		$C_L = 150pF$ (Note 4)	2.0			200		252	ns	
			4.5			40		50		
			6.0			34		43		
$t_{PZH}$				2.0			200			252
				4.5			40			50
				6.0			34			43
$C_I$	Input capacitance				10		10	pF		
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			40				pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Closed
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC541P/FP/DWP**

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**DESCRIPTION**

The M74HC541 is a semiconductor integrated circuit consisting of 3-state non-inverting buffers each with eight independent circuits that share a common enable inputs.

**FEATURES**

- High-speed: 14ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC541 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS541.


The M74HC541 has hysteresis characteristics in the input circuits and noninverting 3-state outputs with a high noise margin.

When the output enable inputs  $\overline{\text{OE}}1$  and  $\overline{\text{OE}}2$  are both low, and an input A is low, then the corresponding output Y will become low; when A is high, Y will become high.

When either  $\overline{\text{OE}}1$  or  $\overline{\text{OE}}2$  is high, all outputs will become the high-impedance state, irrespective of A.

The input and output pins are arranged for facilitated board layout (data flow-through pin out).

**PIN CONFIGURATION (TOP VIEW)**




**FUNCTION TABLE (Note 1)**

Inputs			Output
A	$\overline{\text{OE}}1$	$\overline{\text{OE}}2$	Y
L	L	L	L
H	L	L	H
X	L	H	Z
X	H	L	Z
X	H	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

**LOGIC DIAGRAM (EACH BUFFER)**



OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_D$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC541FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC541DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 6.0\text{mA}$	4.5		0.26		0.33	
			$I_{OL} = 7.8\text{mA}$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5		5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5		-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			4.0		40.0	$\mu A$

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)	$C_L = 50pF$ (Note 4)			20	ns
$t_{PHL}$					20	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$					25	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$					28	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)	$C_L = 50pF$ (Note 4)	2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHL}$	output propagation time (A - Y)	$C_L = 150pF$ (Note 4)	2.0			165		208	ns
			4.5			33		42	
			6.0			28		35	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A - Y)	$C_L = 150pF$ (Note 4)	2.0			165		208	ns
			4.5			33		42	
			6.0			28		35	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Y$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			44				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$



OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC563P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

### DESCRIPTION

The M74HC563 is a semiconductor integrated circuit consisting of eight three-state-output D-type latches with common latch-enable input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 12ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation: 20 $\mu\text{W}$ /package, max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC563 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS563.

The M74HC563 consists of eight D-type latches with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{\text{LE}}$  is high, the signals of data input D will go through the latch and be output to inverted output  $\overline{\text{Q}}$ . When the state of D changes, the state of  $\overline{\text{Q}}$  will also change. When

### PIN CONFIGURATION (TOP VIEW)




$\overline{\text{LE}}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected.

When  $\overline{\text{OE}}$  is high, all outputs  $\overline{\text{Q}}$  will become high-impedance state.

A version of the M74HC563 with the same pin connections and a noninverted output, the M74HC573, is also available.

### LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC563P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH**

**FUNCTION TABLE** (Note 1)

Inputs			Output
$\overline{OE}$	$\overline{LE}$	D	$\overline{Q}$
L	H	H	L
L	H	L	H
L	L	X	$\overline{Q}^0$
H	X	X	Z

Note 1 :  $\overline{Q}^0$  : Output state  $\overline{Q}$  before  $\overline{LE}$  changed  
 Z : High impedance  
 X : Irrelevant

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC563FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
 M74HC563DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit		
			25°C			-40~+85°C				
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9		
			I <sub>OH</sub> = -6.0mA	4.5	4.18			4.13		
			I <sub>OH</sub> = -7.8mA	6.0	5.68			5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1		0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1		0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1		0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26		0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26		0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1		1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1		-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5		5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5		-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0		40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 4)			10	ns	
t <sub>THL</sub>					10	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D - Q)				25	ns	
t <sub>PHL</sub>					25	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (LE - Q)				30	ns	
t <sub>PHL</sub>					30	ns	
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - Q)		C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>						25	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Q)		C <sub>L</sub> = 50pF (Note 4)			28	ns
t <sub>PZH</sub>						28	ns

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC563P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$	output propagation time ( $D - \bar{Q}$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PLH}$	output propagation time ( $D - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PHL}$	output propagation time ( $D - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time ( $\bar{LE} - \bar{Q}$ )	$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PLH}$	output propagation time ( $\bar{LE} - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
$t_{PHL}$	output propagation time ( $\bar{LE} - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZH}$	Output enable time to low-level and high-level	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\bar{OE} = V_{CC}$			15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to $\overline{LE}$		2.0	75			90		ns
			4.5	15			18		
			6.0	13			16		
$t_h$	D hold time with respect to $\overline{LE}$		2.0	50			60		ns
			4.5	10			12		
			6.0	9			11		


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC564P/FP/DWP

## OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

### DESCRIPTION

The M74HC564 is a semiconductor integrated circuit consisting of eight edge-triggered D-type flip-flops with 3-state outputs, common clock input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: (clock frequency) 40MHz typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC564 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS564.


The M74HC564 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input OE.

When CK changes from low-level to high-level, the signals just previously input at D stores in the flip-flop.

When output-enable input OE is low, the signals stored in the flip-flop will be inverted and output to Q.

When the OE is high, all outputs Q will become high impedance state. Even if OE is changed, the contents stored in the flip-flop will not be affected.

### PIN CONFIGURATION (TOP VIEW)




A version of the M74HC564 with the same pin connections and a noninverted output, the M74HC574, is also available.

### FUNCTION TABLE (Note 1)

Inputs			Output
OE	CK	D	Q
L	↑	L	H
L	↑	H	L
L	L	X	Q <sup>0</sup>
L	H	X	Q <sup>0</sup>
L	↓	X	Q <sup>0</sup>
H	X	X	Z

Note 1 : Q<sup>0</sup>: Output state Q before CK changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low-level to high-level  
 ↓ : Change from high-level to low-level

### LOGIC DIAGRAM



OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC564FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC564DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	$V_{CC}(V)$	Limits				Unit
				25 $^\circ\text{C}$		$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0					V
			4.5	3.15		3.15		
			6.0	4.2		4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -6.0mA$	4.5	4.18		4.13	
			$I_{OH} = -7.8mA$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 6.0mA$	4.5		0.26	0.33	
			$I_{OL} = 7.8mA$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0		0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0		-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0		0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0		-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0		4.0	40.0	$\mu A$	



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC564P/FP/DWP**

**OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	35			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				32	ns
$t_{PHL}$	output propagation time ( $CK - \bar{Q}$ )			32		
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$	( $\bar{OE} - \bar{Q}$ )				25	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)			28	ns
$t_{PZH}$	( $\bar{OE} - \bar{Q}$ )				28	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	6			5		MHz
			4.5	30			24		
			6.0	35			28		
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
$t_{PHL}$	output propagation time ( $CK - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHZ}$	( $\bar{OE} - \bar{Q}$ )		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$	( $\bar{OE} - \bar{Q}$ )	$C_L = 150pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$C_I$	Input capacitance	$\bar{OE} = V_{CC}$	2.0			200		252	pF
			4.5			40		50	
			6.0			34		43	
$C_{PD}$	Power dissipation capacitance (Note 3)		2.0			200		252	pF
			4.5			40		50	
			6.0			34		43	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_w$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to CK		2.0	75			90		ns
			4.5	15			18		
			6.0	13			16		
$t_h$	D hold time with respect to CK		2.0	50			60		ns
			4.5	10			12		
			6.0	9			11		


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC573P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### DESCRIPTION

The M74HC573 is a semiconductor integrated circuit consisting of eight 3-state output D-type latches with common enable input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 12ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC573P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS573.


The M74HC573 consists of eight D-type latches with latch-enable input  $\overline{LE}$  and output-enable input  $\overline{OE}$  common all circuits.

When  $\overline{LE}$  is high, the signals of data input D will go through the latch and be output to Q. When the state of D changes, the state of Q will also change. When  $\overline{LE}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{LE}$  is low, the contents stored in the latch will not be affected.

When output enable input  $\overline{OE}$  is high, all outputs Q will become high impedance state.

### PIN CONFIGURATION (TOP VIEW)




A version of the M74HC573 with the same pin connections and an inverted output, the M74HC563, is also available.

### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{OE}$	$\overline{LE}$	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q^0$
H	X	X	Z

Note 1 :  $Q^0$  : Output state Q before  $\overline{LE}$  changed  
 Z : High impedance  
 X : Irrelevant

### LOGIC DIAGRAM



OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC573FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC573DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 6.0\text{mA}$	4.5		0.26	0.33	
			$I_{OL} = 7.8\text{mA}$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC573P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)				19	ns
$t_{PHL}$					19	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - Q)				20	ns
$t_{PHL}$					20	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 5 pF$ (Note 4)			20	ns
$t_{PHZ}$					20	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)			25	ns
$t_{PZH}$	( $\overline{OE} - Q$ )				25	

OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 4)	2.0			110		138	ns
			4.5			22		28	
			6.0			19		24	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (D - Q)	$C_L = 50pF$ (Note 4)	2.0			110		138	
			4.5			22		28	
			6.0			19		24	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			150		188	
			4.5			30		38	
			6.0			26		33	
$t_{PHL}$			2.0			150		188	
			4.5			30		38	
			6.0			26		33	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - Q)	$C_L = 50pF$ (Note 4)	2.0			115		143	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHL}$			2.0			115		143	
			4.5			23		29	
			6.0			20		25	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			155		194	
			4.5			31		47	
			6.0			27		34	
$t_{PHL}$			2.0			155		194	
			4.5			31		47	
			6.0			27		34	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 4)	2.0			125		156	ns
			4.5			25		31	
			6.0			21		27	
$t_{PHZ}$			2.0			125		156	
			4.5			25		31	
			6.0			21		27	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Q$ )	$C_L = 50pF$ (Note 4)	2.0			140		175	ns
			4.5			28		35	
			6.0			24		30	
$t_{PZH}$			2.0			140		175	
			4.5			28		35	
			6.0			24		30	
$t_{PZL}$		$C_L = 150pF$ (Note 4)	2.0			180		225	
			4.5			36		45	
			6.0			31		39	
$t_{PZH}$			2.0			180		225	
			4.5			36		45	
			6.0			31		39	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)								

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$


# MITSUBISHI HIGH SPEED CMOS M74HC573P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Latch enable pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to $\overline{LE}$		2.0	75			95		ns
			4.5	15			19		
			6.0	13			16		
$t_h$	D hold time with respect to $\overline{LE}$		2.0	25			31		ns
			4.5	5			6		
			6.0	4			5		



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PZH}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PLZ}$	Closed	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC574P/FP/DWP

## OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

### DESCRIPTION

The M74HC574 is a semiconductor integrated circuit consisting of eight edge-triggered D-type flip-flops with 3-state outputs, common clock input and output-enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: (clock frequency) 65MHz typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC574 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS574.

The M74HC574 contains eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{OE}$ .

When CK changes from low-level to high-level, the signals

### PIN CONFIGURATION (TOP VIEW)




just previously input at D stores in the flip-flop.

When output-enable input  $\overline{OE}$  is low, the signals stored in the flip-flop will be output to Q.

When  $\overline{OE}$  is high, all outputs Q will become high impedance state. Even if  $\overline{OE}$  is changed, the contents stored in the flip-flop will not be affected.

A version of the M74HC574 with the same pin connections and an inverted output, the M74HC564, is also available.

### LOGIC DIAGRAM





**MITSUBISHI HIGH SPEED CMOS**  
**M74HC574P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP**

**FUNCTION TABLE** (Note 1)

Inputs			Output
OE	CK	D	Q
L	↑	L	L
L	↑	H	H
L	L	X	Q <sup>0</sup>
L	H	X	Q <sup>0</sup>
L	↓	X	Q <sup>0</sup>
H	X	X	Z

Note 1 : Q<sup>0</sup>: Output state Q before CK changed  
 Z : High impedance  
 X : Irrelevant  
 ↑ : Change from low-level to high-level  
 ↓ : Change from high-level to low-level

**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±35	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±75	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC574FP, T<sub>a</sub> = -40~+75°C and T<sub>a</sub> = 75~85°C are derated at -7mW/°C.  
 M74HC574DWP, T<sub>a</sub> = -40~+80°C and T<sub>a</sub> = 80~85°C are derated at -7mW/°C.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Ambient operating temperature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -6.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -7.8mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1		-1.0	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5		5.0	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5		-5.0	μA
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0		40.0	μA

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	35			MHz	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns	
t <sub>THL</sub>	output transition time				10		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				32	ns	
t <sub>PHL</sub>	output propagation time (CK - Q)				32		
t <sub>PLZ</sub>	Output disable time from low-level and high-level		C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>	( $\overline{OE}$ - Q)					25	
t <sub>PZL</sub>	Output enable time to low-level and high-level		C <sub>L</sub> = 50pF (Note 4)			28	ns
t <sub>PZH</sub>	( $\overline{OE}$ - Q)				28		

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC574P/FP/DWP**

**OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency		2.0	6			5		MHz
			4.5	30			24		
			6.0	35			28		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t <sub>THL</sub>	output transition time		2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t <sub>PLH</sub>		C <sub>L</sub> = 50pF (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 4)	2.0			180		227	ns
			4.5			36		45	
			6.0			31		39	
t <sub>PLH</sub>	Output propagation time (CK - Q)	C <sub>L</sub> = 150pF (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
t <sub>PHL</sub>		C <sub>L</sub> = 150pF (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>L</sub> = 50pF (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PHZ</sub>	(OE - Q)	C <sub>L</sub> = 50pF (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PZL</sub>		C <sub>L</sub> = 50pF (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PZH</sub>	Output enable time to low-level and high-level	C <sub>L</sub> = 50pF (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PZL</sub>	(OE - Q)	C <sub>L</sub> = 150pF (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
t <sub>PZH</sub>		C <sub>L</sub> = 150pF (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>O</sub>	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)							pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	D setup time with respect to CK		2.0	75			90		ns
			4.5	15			18		
			6.0	13			16		
$t_h$	D hold time with respect to CK		2.0	50			60		ns
			4.5	10			12		
			6.0	9			11		


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC595P/FP/DP

## 8-BIT SERIAL-INPUT/SERIAL-OR PARALLEL-OUTPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS

### DESCRIPTION

The M74HC595 is a semiconductor integrated circuit consisting of an 8-bit serial input/parallel output shift register with 3-state output latch.

### FEATURES

- High-speed: (clock frequency) 30MHz typ.  
( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max  
( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads ( $Q_A-Q_H$ )  
10 74LSTTL loads ( $SQ_H$ )
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC595 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS595.

Each bit of shift register consists of two flip flops with independent clocks for shift and latch.

The clock inputs contain independent shift clock input  $CK_S$  and latch clock input  $CK_L$ . Shift and latch operations take place when the inputs change from low-level to high-level. Serial data input  $A$  is data input of the first shift register. When  $A$  is high and a pulse is applied to  $CK_S$ , the high-level signal will be shifted in order. When  $A$  is low and a pulse is applied to  $CK_S$ , the low-level signal will be shifted in order.

### PIN CONFIGURATION (TOP VIEW)



When a pulse is applied to  $CK_L$ , the contents of the shift register existing at that time will be stored in the latch register and appear at outputs  $Q_A$  through  $Q_H$ .  $Q_A$  through  $Q_H$  are buffered 3-state outputs.

To extend the number of bits, serial data output  $SQ_H$  is used to output the eighth bit of the shift register.

By connecting  $CK_S$  and  $CK_L$ , the shift register state delayed by 1 clock cycle is output at  $Q_A$  through  $Q_H$ .

When reset input  $\bar{R}$  is low, shift register and  $SQ_H$  will be reset. To reset  $Q_A$  through  $Q_H$  to low-level,  $CK_L$  must be changed from low-level to high-level after the shift register is reset by  $\bar{R}$ .

When output-enable input  $\overline{OE}$  is high,  $Q_A$  through  $Q_H$  will become high impedance state, but  $SQ_H$  is not changed. Even if  $\overline{OE}$  is changed, shift operation is not affected.


### FUNCTION TABLE (Note 1)

Operation mode		Inputs					Outputs								Serial data output $SQ_H$
		R	$CK_S$	$CK_L$	A	$\overline{OE}$	$Q_A$	$Q_B$	$Q_C$	$Q_D$	$Q_E$	$Q_F$	$Q_G$	$Q_H$	
Reset	Shift $t_1$	L	X	X	X	L	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	L
	Latch $t_2$	X	X	↑	X	L	L	L	L	L	L	L	L	L	L
Shift latch operation	Shift $t_1$	H	↑	X	H	L	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	$q_G^0$
	Latch $t_2$	H	X	↑	X	L	H	$q_A^0$	$q_B^0$	$q_C^0$	$q_D^0$	$q_E^0$	$q_F^0$	$q_G^0$	$q_G^0$
	Shift $t_1$	H	↑	X	L	L	$Q_A^0$	$Q_B^0$	$Q_C^0$	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	$Q_H^0$	$q_G^0$
3-state		X	X	X	X	H	Z	Z	Z	Z	Z	Z	Z	Z	$q_H$

- Note 1. ↑ : Change from low-level to high-level  
 $Q^0$  : Output state  $Q$  before clock input is changed  
 $X$  : Irrelevant  
 $q^0$  : Contents of shift register before clock input changed  
 $q$  : Contents of shift register  
 $t_1, t_2$  :  $t_2$  is set after  $t_1$  is set  
 $Z$  : High impedance

MITSUBISHI HIGH SPEED CMOS  
M74HC595P/FP/DP

8-BIT SERIAL-INPUT/SERIAL-OR  
PARALLEL-OUTPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS



**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{iK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{oK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin	$Q_A \sim Q_H$	$\pm 35$	mA
		$SQ_H$	$\pm 25$	
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC595FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC595DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

8-BIT SERIAL-INPUT/SERIAL-OR  
PARALLEL-OUTPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	Q <sub>A</sub> ~Q <sub>H</sub> V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -6.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -7.8mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	Q <sub>A</sub> ~Q <sub>H</sub> V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
V <sub>OH</sub>	High-level output voltage	SQ <sub>H</sub> V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	SQ <sub>H</sub> V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time (SQ <sub>H</sub> )	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time (Q <sub>A</sub> - Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>S</sub> - SQ <sub>H</sub> )	C <sub>L</sub> = 15pF (Note 4)			35	ns
t <sub>PHL</sub>					35	
t <sub>PHL</sub>	High-level to low-level output propagation time (R̄ - SQ <sub>H</sub> )	C <sub>L</sub> = 15pF (Note 4)			30	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)			30	ns
t <sub>PHL</sub>					30	
t <sub>PZL</sub>	Output disable time from low-level and high-level (OE - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)			25	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)			28	ns
t <sub>PZH</sub>					28	

**8-BIT SERIAL-INPUT/SERIAL-OR  
PARALLEL-OUTPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency		2.0				4		MHz
			4.5	5			21		
			6.0	27			25		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time (SQ <sub>H</sub> )		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output propagation time (Q <sub>A</sub> ~Q <sub>H</sub> )		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>S</sub> - SQ <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)	2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
t <sub>PHL</sub>	High-level and low-level output propagation time (R̄ - SQ <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)	2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 150pF (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 150pF (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OĒ - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PHZ</sub>	Output disable time from low-level and high-level (OĒ - Q <sub>A</sub> ~Q <sub>H</sub> )	C <sub>L</sub> = 50pF (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC595P/FP/DP**

**8-BIT SERIAL-INPUT/SERIAL-OR  
PARALLEL-OUTPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit				
			$V_{CC}(V)$	25°C			-40~+85°C					
				Min	Typ	Max	Min		Max			
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Q_A \sim Q_H$ )	$C_L = 50pF$ (Note 4)	2.0			150		189	ns			
$t_{PZH}$			4.5			30		38				
			6.0			26		32				
$t_{PZL}$			Output enable time to low-level and high-level ( $\overline{OE} - Q_A \sim Q_H$ )	$C_L = 150pF$ (Note 4)	2.0			150			189	ns
					$t_{PZH}$	4.5				30		
6.0								26			32	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - Q_A \sim Q_H$ )	$C_L = 150pF$ (Note 4)			2.0			200		252	ns	
					$t_{PZH}$	4.5			40			
6.0								34		43		
$C_I$			Input capacitance				10		10	pF		
$C_O$			Off-state output capacitance ( $Q_A \sim Q_H$ )				15		15	pF		
$C_{PD}$			Power dissipation capacitance (Note 3)			287				pF		


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{W(CK_S)}$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{W(CK_L)}$	Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{W(\overline{R})}$	Reset pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{SU}$	A setup time with respect to $CK_S$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_{SU}$	$CK_S$ setup time with respect to $CK_L$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_H$	A hold time with respect to $CK_S$		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		
$t_{REC}$	R recovery time with respect to $CK_S$		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		

8-BIT SERIAL-INPUT/SERIAL-OR  
PARALLEL-OUTPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC597P/FP/DP

## 8-BIT SERIAL-OR PARALLEL -INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH INPUT LATCH

### DESCRIPTION

The M74HC597 is a semiconductor integrated circuit consisting of an 8-bit serial-input/parallel-input with latch, serial-output shift register.

### FEATURES

- Serial-input/parallel-input with latch, serial output
- High-speed: 30MHz clock frequency typ.  
 ( $C_L=15pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $20\mu W$ /package, max  
 ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V, 6V$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC597 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS597.

The mode select input  $S/\bar{P}$  is used to select either serial or parallel input. When  $S/\bar{P}$  is high and serial data input  $S_A$  is applied, the data in the 8-bit flip flops will be shifted serially in sync with the clock pulse  $CK_S$ . When the latch clock pulse  $CK_L$  is applied, parallel data applied at  $A\sim H$  will be

### PIN CONFIGURATION (TOP VIEW)




stored in the input latch without affecting the contents of the shift register.

Next,  $S/\bar{P}$  is low and the parallel data latched at  $A\sim H$  will be loaded in sync with the next clock pulse input at  $CK_L$ . Serial data transfer is suppressed while parallel data is loaded. Shift or load operations are performed at the rising edge when  $CK_L$  changes from low-level to high-level.

When direct reset input  $\bar{R}_D$  is low, the shift register will be reset and serial data output  $Q_H$  will become low, irrespective of other inputs.

### LOGIC DIAGRAM



**8-BIT SERIAL-OR PARALLEL  
-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH INPUT LATCH**

**FUNCTION TABLE** (Note 1)

Inputs						Output	
$\overline{RD}$	S/P	CK <sub>L</sub>	CK <sub>S</sub>	S <sub>A</sub>	A~H	Q <sub>H</sub>	
L	X	X	X	X	X	L	Shift register is reset. Input latch is not affected.
H	H	↑	X	X	a-h	no change	Parallel data is stored in the input latch. Shift register is not affected.
H	L	↑	X	X	a-h	h	Parallel data is stored in the input latch and loaded to the shift register.
H	L	X	X	X	X	h <sub>L</sub>	Parallel data stored in the input latch is loaded in the shift register.
H	H	X	↑	L	X	Q <sub>GN</sub>	Low-level data is serially shifted into the shift register.
H	H	X	↑	H	X	Q <sub>GN</sub>	High-level data is serially shifted into the shift register.
H	H	↑	X	L, H	a-h	Q <sub>GN</sub>	Serial data is shifted into the shift register and parallel data is stored in the input latch.
H	H	X	↑	L, H	a-h	Q <sub>GN</sub>	

Note 1 : ↑ : Change from low to high level

X : Irrelevant

a~h indicate logic level of inputs A~H.

h<sub>L</sub> indicates logic level stored in the input latch H.

Q<sub>GN</sub> indicates logic level of data in the shift register G before shift clock changed.

**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature		-65~+150	°C

Note 2 : M74HC597FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.

M74HC597DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Ambient operating temperature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

8-BIT SERIAL-OR PARALLEL  
-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH INPUT LATCH

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0		0.1	0.1	V	
			I <sub>OL</sub> = 20μA	4.5		0.1	0.1		
			I <sub>OL</sub> = 20μA	6.0		0.1	0.1		
			I <sub>OL</sub> = 4.0mA	4.5		0.26	0.33		
			I <sub>OL</sub> = 5.2mA	6.0		0.26	0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0		0.1	1.0	μA		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0		-0.1	-1.0	μA		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0		4.0	40.0	μA		

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> - Q <sub>H</sub> )				35	ns
t <sub>PHL</sub>	output propagation time (CK <sub>L</sub> - Q <sub>H</sub> )				35	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>S</sub> - Q <sub>H</sub> )				30	ns
t <sub>PHL</sub>	output propagation time (CK <sub>S</sub> - Q <sub>H</sub> )				30	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (R <sub>D</sub> - Q <sub>H</sub> )				30	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S/ $\bar{F}$ - Q <sub>H</sub> )				30	ns
t <sub>PHL</sub>	output propagation time (S/ $\bar{F}$ - Q <sub>H</sub> )				30	ns

8-BIT SERIAL-OR PARALLEL  
-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH INPUT LATCH

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
$t_{PHL}$	output propagation time ( $CK_L - Q_H$ )		2.0			210		265	ns
			4.5			42		53	
			6.0			36		45	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time ( $CK_S - Q_H$ )		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	High-level to low-level output propagation time ( $\bar{R}_D - Q_H$ )		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time ( $S/\bar{P} - Q_H$ )		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$

8-BIT SERIAL-OR PARALLEL  
-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH INPUT LATCH

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	Pulse width ( $CK_S$ , $CK_L$ , $S/\bar{P}$ , $\bar{R}_D$ )		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}(CK_L)$	A~H setup time with respect to $CK_L$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_{su}(CK_S)$	$S_A$ setup time with respect to $CK_S$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_{su}(CK_S)$	$S/\bar{P}$ setup time with respect to $CK_S$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h(CK_L)$	A~H hold time with respect to $CK_L$		2.0	25			32		ns
			4.5	5			6		
			6.0	4			5		
$t_h(CK_S)$	$S_A$ hold time with respect to $CK_S$		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		
$t_h(CK_S)$	$S/\bar{P}$ hold time with respect to $CK_S$		2.0						ns
			4.5						
			6.0						
$t_{rec}(\bar{R}_D)$	$\bar{R}_D$ recovery time with respect to $CK_S$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		


Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

8-BIT SERIAL-OR PARALLEL  
-INPUT/SERIAL-OUTPUT SHIFT REGISTER WITH INPUT LATCH

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC640P/FP/DWP

## OCTAL 3-STATE INVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC640 is a semiconductor integrated circuit consisting of eight transceivers with inverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13 ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC640 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS640.

Two buffers with 3-state inverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.


The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals.


When DIR is low, B will become input terminals and A will become output terminals.

When output enable input  $\overline{\text{OE}}$  is high, A and B will both become a high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Outputs	
$\overline{\text{OE}}$	DIR	A	B
L	L	$\overline{\text{O}}$	I
L	H	I	$\overline{\text{O}}$
H	X	Z	Z

Note 1 : I : Input terminal  
 $\overline{\text{O}}$  : Output terminal (inverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

# MITSUBISHI HIGH SPEED CMOS M74HC640P/FP/DWP

## OCTAL 3-STATE INVERTING BUS TRANSCEIVER

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC640FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC640DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 6.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 7.8\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

OCTAL 3-STATE INVERTING BUS TRANSCEIVER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 50pF$ (Note 4)			21	ns
$t_{PHL}$					21	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 5pF$ (Note 4)			42	ns
$t_{PHZ}$					42	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			42	ns
$t_{PZH}$					42	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 50pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 50pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 4)	2.0			195		245	ns
			4.5			39		49	
			6.0			34		43	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 4)	2.0			195		245	ns
			4.5			39		49	
			6.0			34		43	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			172		208	ns
			4.5			43		52	
			6.0			41		50	
$t_{PHZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			172		208	ns
			4.5			43		52	
			6.0			41		50	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			184		224	ns
			4.5			46		56	
			6.0			41		50	
$t_{PZH}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			184		224	ns
			4.5			46		56	
			6.0			41		50	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 150pF$ (Note 4)	2.0			216		260	ns
			4.5			54		65	
			6.0			47		57	
$t_{PZH}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 150pF$ (Note 4)	2.0			216		260	ns
			4.5			54		65	
			6.0			47		57	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 3)				53				pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
The power dissipation during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE INVERTING BUS TRANSCEIVER


Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC640-1P/FP/DWP

## OCTAL 3-STATE INVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC640-1 is a semiconductor integrated circuit consisting of eight bus transceivers with inverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 8 ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC640-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS640.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.


Two buffers with 3-state inverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.


When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.

When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Data ports	
$\overline{OE}$	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

- Note 1 : I : Input terminal  
 O : Output terminal (inverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC640-1P/FP/DWP**

**OCTAL 3-STATE INVERTING BUS TRANSCEIVER**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC640-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC640-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 6.0V$	0	30	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu A$	4.5	4.4		4.4		
			$I_{OH} = -20\mu A$	6.0	5.9		5.9		
			$I_{OH} = -24mA$	4.5	3.98		3.84		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu A$	4.5		0.1	0.1		
			$I_{OL} = 20\mu A$	6.0		0.1	0.1		
			$I_{OL} = 24mA$	4.5		0.39	0.5		
$I_{IH}$	High-level input current	$V_i = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_i = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{IL}, V_o = V_{CC}$	6.0			0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{IL}, V_o = \text{GND}$	6.0			-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu A$	6.0			5.0	50.0	$\mu A$	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC640-1P/FP/DWP**

**OCTAL 3-STATE INVERTING BUS TRANSCEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				15	ns	
$t_{PHL}$					15		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 5 pF$ (Note 4)			25	ns
$t_{PHZ}$						25	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			28	ns	
$t_{PZH}$					28		

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)		2.0			85		105	ns
			4.5			17		21	
			6.0			14		18	
$t_{PHL}$	(A - B, B - A)		2.0			85		105	
			4.5			17		21	
			6.0			14		18	
$t_{PLZ}$	Output disable time from low-level and high-level	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		33		
$t_{PHZ}$	$(\overline{OE} - A, B)$	2.0			150		190		
		4.5			30		38		
		6.0			26		33		
$t_{PZL}$	Output enable time to low-level and high-level	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		33		
$t_{PZH}$	$(\overline{OE} - A, B)$	2.0			150		190		
		4.5			30		38		
		6.0			26		33		
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)								


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)

The power dissipation during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE INVERTING BUS TRANSCEIVER



Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Open
$t_{PZH}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT640-1P/FP/DWP

## OCTAL 3-STATE INVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT640-1 is a semiconductor integrated circuit consisting of eight transceivers with inverted outputs.

### FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 10 ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $25\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT640-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS640.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

Two buffers with 3-state inverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.


When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### FUNCTION TABLE (Note 1)


Inputs		Outputs	
$\overline{OE}$	DIR	A	B
L	L	$\overline{O}$	I
L	H	I	$\overline{O}$
H	X	Z	Z

Note 1 : I : Input terminal  
 $\overline{O}$  : Output terminal (inverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



# MITSUBISHI HIGH SPEED CMOS M74HCT640-1P/FP/DWP

## OCTAL 3-STATE INVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 200$	mA
$P_D$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT640-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT640-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$	0	25	ns/V
		$V_{CC} = 5.5V$	0	15	

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$				$V_{CC} - 0.1$	V
			$I_{OH} = -24\text{mA}, V_{CC} = 4.5V$	3.98			3.84	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$		0.1		0.1	V
			$I_{OL} = 24\text{mA}, V_{CC} = 4.5V$		0.39		0.5	
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = \text{GND}$			-0.1		-1.0	$\mu\text{A}$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu\text{A}$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$			-0.5		-5.0	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$			5.0		50.0	$\mu\text{A}$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

# MITSUBISHI HIGH SPEED CMOS M74HCT640-1P/FP/DWP

## OCTAL 3-STATE INVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				15	ns
$t_{PHL}$					15	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 5 pF$ (Note 5)			25
$t_{PHZ}$					25	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 5)			28	ns
$t_{PZH}$					28	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				17		21	ns
$t_{PHL}$					17		21	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )				30		38	ns
$t_{PHZ}$					30		38	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )				30		38	ns
$t_{PZH}$					30		38	
$C_I$	Input capacitance			10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$		15		15		
$C_{PD}$	Power dissipation capacitance (Note 4)							


Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$$

**OCTAL 3-STATE  
INVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS**



Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC643P/FP/DWP

## OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC643 is a semiconductor integrated circuit consisting of eight transceivers with inverted and noninverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC643 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS643.

Two buffers with 3-state inverted and noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.


When output enable input  $\overline{\text{OE}}$  is high, A and B will both become a high-impedance state and they will be separated.

### FUNCTION TABLE (Note 1)


Inputs		Outputs	
$\overline{\text{OE}}$	DIR	A	B
L	L	O	I
L	H	I	$\overline{\text{O}}$
H	X	Z	Z

- Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 $\overline{\text{O}}$  : Output terminal (inverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



**OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC643FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC643DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$		1000	ns
		$V_{CC} = 4.5V$		500	
		$V_{CC} = 6.0V$		400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 6.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 7.8\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6V$	6.0		0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0		-0.1	-1.0	$\mu\text{A}$		
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0		0.5	5.0	$\mu\text{A}$		
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0		-0.5	-5.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0		4.0	40.0	$\mu\text{A}$		

# MITSUBISHI HIGH SPEED CMOS M74HC643P/FP/DWP

## OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				21	ns
$t_{PHL}$	output propagation time (A - B, B - A)	$C_L = 5pF$ (Note 4)			21	ns
$t_{PLZ}$	Output disable time from low-level and high-level				42	ns
$t_{PHZ}$	( $\overline{OE} - A, B$ )				42	ns
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)			42	ns
$t_{PZH}$	( $\overline{OE} - A, B$ )				42	ns


### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PHL}$	output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PLH}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			195		245	ns
			4.5			39		49	
			6.0			34		43	
$t_{PHL}$	( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			195		245	ns
			4.5			39		49	
			6.0			34		43	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 4)	2.0			184		224	ns
			4.5			46		56	
			6.0			41		50	
$t_{PZH}$	( $\overline{OE} - A, B$ )	$C_L = 150pF$ (Note 4)	2.0			184		224	ns
			4.5			46		56	
			6.0			41		50	
$t_{PZL}$	Input capacitance	$OE = V_{CC}$	2.0			216		260	ns
			4.5			54		65	
			6.0			47		57	
$t_{PZH}$	Power dissipation capacitance (Note 3)		2.0			216		260	ns
			4.5			54		65	
			6.0			47		57	
$C_I$	Off-state output capacitance				10		10	pF	
$C_O$					15		15	pF	
$C_{PD}$				55				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
 The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$

OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER




Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Open	Closed
$t_{PZH}$	Closed	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC643-1P/FP/DWP

## OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC643-1 is a semiconductor integrated circuit consisting of eight bus transceivers with inverted and non-inverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 8ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation: 25 $\mu\text{W}$ /package, max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC643-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS643.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

Two buffers with 3-state inverted and noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.


When output enable input  $\overline{\text{OE}}$  is high, A and B will both become a high-impedance state and they will be separated.

### FUNCTION TABLE (Note 1)


Inputs		Data ports	
$\overline{\text{OE}}$	DIR	A	B
L	L	O	I
L	H	I	$\overline{\text{O}}$
H	X	Z	Z

- Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 $\overline{\text{O}}$  : Output terminal (inverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC643-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC643-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 5.5V$	0	30	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu A$	4.5	4.4		4.4		
			$I_{OH} = -20\mu A$	6.0	5.9		5.9		
			$I_{OH} = -24mA$	4.5	3.98		3.84		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu A$	4.5		0.1	0.1		
			$I_{OL} = 20\mu A$	6.0		0.1	0.1		
			$I_{OL} = 24mA$	4.5		0.39	0.5		
$I_{IH}$	High-level input current	$V_i = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_i = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{OZH}$	Off-state high-level output current	$V_i = V_{IH}, V_{IL}, V_o = V_{CC}$	6.0			0.5	5.0	$\mu A$	
$I_{OZL}$	Off-state low-level output current	$V_i = V_{IH}, V_{IL}, V_o = GND$	6.0			-0.5	-5.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_o = 0\mu A$	6.0			5.0	50.0	$\mu A$	

# MITSUBISHI HIGH SPEED CMOS M74HC643-1P/FP/DWP

## OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				15	ns	
$t_{PHL}$					15		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$						25	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			28	ns	
$t_{PZH}$					28		

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			85		105	ns
			4.5			17		21	
			6.0			14		18	
$t_{PHL}$	output propagation time (A - B, B - A)		2.0			85		105	
			4.5			17		21	
			6.0			14		18	
$t_{PLZ}$	Output disable time from low-level and high-level		2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
$t_{PHZ}$	$(\overline{OE} - A, B)$		2.0			150		190	
			4.5			30		38	
			6.0			26		33	
$t_{PZL}$	Output enable time to low-level and high-level	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		33		
$t_{PZH}$	$(\overline{OE} - A, B)$	2.0			150		190		
		4.5			30		38		
		6.0			26		33		
$C_i$	Input capacitance				10		10	pF	
$C_o$	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 3)								pF


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)

The power dissipation during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER


Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**

Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT643-1P/FP/DWP

## OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT643-1 is a semiconductor integrated circuit consisting of eight transceivers with inverted and noninverted outputs.

### FEATURES

- TTL level inputs  $V_{IL}=0.8V$  max,  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 10ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $25\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT643-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS643.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.


Two buffers with 3-state inverted and noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The Input/output direction is controlled by direction input DIR.


When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.

When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Outputs	
OE	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 I : Output terminal (inverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

**OCTAL 3-STATE INVERTING  
AND NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT643-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT643-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$		25	ns/V
		$V_{CC} = 5.5V$		15	

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$	$V_{CC} = 0.1$		$V_{CC} = 0.1$		V
			$I_{OH} = -24\text{mA}, V_{CC} = 4.5V$	3.98		3.84		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$		0.1		0.1	V
			$I_{OL} = 24\text{mA}, V_{CC} = 4.5V$		0.39		0.5	
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = GND$			-0.1		-1.0	$\mu\text{A}$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu\text{A}$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$			-0.5		-5.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu\text{A}$			5.0		50.0	$\mu\text{A}$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT643-1P/FP/DWP**

**OCTAL 3-STATE INVERTING  
AND NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 5)			10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	
$t_{PHL}$	output propagation time (A - B, B - A)				15	
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 5 pF$ (Note 5)			25	ns
$t_{PHZ}$	( $\overline{OE} - A, B$ )				25	
$t_{PZL}$	Output enable time to low-level and high-level	$C_L = 50pF$ (Note 5)			28	ns
$t_{PZH}$	( $\overline{OE} - A, B$ )				28	


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$	output transition time				12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level				17		21	ns
$t_{PHL}$	output propagation time (A - B, B - A)				17		21	
$t_{PLZ}$	Output disable time from low-level and high-level				30		38	ns
$t_{PHZ}$	( $\overline{OE} - A, B$ )				30		38	
$t_{PZL}$	Output enable time to low-level and high-level				30		38	ns
$t_{PZH}$	( $\overline{OE} - A, B$ )				30		38	
$C_I$	Input capacitance			10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$		15		15		
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

OCTAL 3-STATE INVERTING  
AND NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS




Note 5 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}$	Closed
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





# MITSUBISHI HIGH SPEED CMOS M74HC645P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC645 is a semiconductor integrated circuit consisting of eight transceivers with noninverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC645 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS645.


Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.


When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.

When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Outputs	
$\overline{OE}$	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

- Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC645FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC645DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 6.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 7.8\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6V$	6.0		0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0		-0.1	-1.0	$\mu\text{A}$		
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0		0.5	5.0	$\mu\text{A}$		
$I_{OLZ}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0		-0.5	-5.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0		4.0	40.0	$\mu\text{A}$		

# MITSUBISHI HIGH SPEED CMOS M74HC645P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				21	ns
$t_{PHL}$					21	ns
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 5pF$ (Note 4)			42	ns
$t_{PHZ}$					42	ns
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			42	ns
$t_{PZH}$					42	ns


### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$		$C_L = 50pF$ (Note 4)	2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)		2.0			110		140	ns
			4.5			22		28	
			6.0			19		24	
$t_{PLH}$		$C_L = 150pF$ (Note 4)	2.0			195		245	ns
			4.5			39		49	
			6.0			34		43	
$t_{PHL}$			2.0			195		245	ns
			4.5			39		49	
			6.0			34		43	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)	2.0			172		208	ns
			4.5			43		52	
			6.0			41		50	
$t_{PHZ}$			2.0			172		208	ns
			4.5			43		52	
			6.0			41		50	
$t_{PZL}$		$C_L = 50pF$ (Note 4)	2.0			184		224	ns
			4.5			46		56	
			6.0			41		50	
$t_{PZH}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )		2.0			184		224	ns
			4.5			46		56	
			6.0			41		50	
$t_{PZL}$		$C_L = 150pF$ (Note 4)	2.0			216		260	ns
			4.5			54		65	
			6.0			47		57	
$t_{PZH}$			2.0			216		260	ns
			4.5			54		65	
			6.0			47		57	
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 3)				58				pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER



Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{FLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC645-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC645-1 is a semiconductor integrated circuit consisting of eight bus transceivers with noninverted outputs.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: 8ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $25\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 60 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC645-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS645.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When DIR is low, B will become input terminals and A will become output terminals.


When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### FUNCTION TABLE (Note 1)


Inputs		Data ports	
$\overline{OE}$	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

Note 1 : I : Input terminal  
 O : Output terminal (noninverted output)  
 Z : High impedance (A and B are separated)  
 X : Irrelevant

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



# MITSUBISHI HIGH SPEED CMOS M74HC645-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC645-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC645-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 6.0V$	0	30	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -24mA$	4.5	3.98		3.84	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 24mA$	4.5		0.39	0.5	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu A$
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$	6.0			-0.5	-5.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			5.0	50.0	$\mu A$

# MITSUBISHI HIGH SPEED CMOS M74HC645-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_A = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				15	ns	
$t_{PHL}$					15		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 5pF$ (Note 4)			25	ns
$t_{PHZ}$						25	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 4)			28	ns	
$t_{PZH}$					28		

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	output transition time		2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			85		105	ns
			4.5			17		21	
			6.0			14		18	
$t_{PHL}$	output propagation time (A - B, B - A)		2.0			85		105	
			4.5			17		21	
			6.0			14		18	
$t_{PLZ}$	Output disable time from low-level and high-level		2.0			150		190	ns
			4.5			30		38	
			6.0			26		33	
$t_{PHZ}$	$(\overline{OE} - A, B)$		2.0			150		190	
			4.5			30		38	
			6.0			26		33	
$t_{PZL}$	Output enable time to low-level and high-level	2.0			150		190	ns	
		4.5			30		38		
		6.0			26		33		
$t_{PZH}$	$(\overline{OE} - A, B)$	2.0			150		190		
		4.5			30		38		
		6.0			26		33		
$C_I$	Input capacitance				10		10	pF	
$C_O$	Off-state output capacitance				15		15		
$C_{PD}$	Power dissipation capacitance (Note 3)								


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER


Note 4 : Test Circuit



Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Open
$t_{PHZ}$	Open
$t_{PZL}$	Closed
$t_{PZH}$	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HCT645-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT645-1 is a semiconductor integrated circuit consisting of eight three-state noninverted bus transceivers.

### FEATURES

- TTL level input  $V_{IL}=0.8V$  max  $V_{IH}=2.0V$  min
- High-fanout 3-state output: ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed: 10ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $25\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT645-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS645.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.


The input/output direction is controlled by direction input DIR.

When DIR is high, the data ports A will become input terminals and the data ports B will become output terminals.


When DIR is low, B will become input terminals and A will become output terminals.

When output enable input  $\overline{OE}$  is high, A and B will both become a high-impedance state and they will be separated.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH TRANSCEIVER)



### FUNCTION TABLE (Note 1)

Inputs		Data ports	
$\overline{OE}$	DIR	A	B
L	L	O	I
L	H	I	O
H	X	Z	Z

Note 1 : I : Input  
 O : Output (noninverting output)  
 Z : High impedance (A and B are isolated)  
 X : Irrelevant

# MITSUBISHI HIGH SPEED CMOS M74HCT645-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HCT645-1FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HCT645-1DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 4.5V$		25	ns/V
		$V_{CC} = 5.5V$		15	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$			
			Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu\text{A}$	2.0				2.0		V
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu\text{A}$			0.8			0.8	V
$V_{OH}$	high-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$			$V_{CC} - 0.1$		$V_{CC} - 0.1$	V
			$I_{OH} = -24\text{mA}, V_{CC} = 4.5V$			3.98		3.84	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$			0.1		0.1	V
			$I_{OL} = 24\text{mA}, V_{CC} = 4.5V$			0.39		0.5	
$I_{IH}$	high-level input current	$V_I = V_{CC}$			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = \text{GND}$			-0.1		-1.0		
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$			-0.5		-5.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$			5.0		50.0	$\mu\text{A}$	
$\Delta I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 3)			2.7		2.9	mA	

Note 3 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

# MITSUBISHI HIGH SPEED CMOS M74HCT645-1P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				15	ns	
$t_{PHL}$					15		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 5 pF$ (Note 5)			25	ns
$t_{PHZ}$						25	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )	$C_L = 50pF$ (Note 5)			28	ns	
$t_{PZH}$					28		

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 5)			12		15	ns
$t_{THL}$					12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)				17		21	ns
$t_{PHL}$					17		21	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )				30		38	ns
$t_{PHZ}$					30		38	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )				30		38	ns
$t_{PZH}$					30		38	
$C_I$	Input capacitance				10		10	pF
$C_O$	Off-state output capacitance		$\overline{OE} = V_{CC}$			15	15	
$C_{PD}$	Power dissipation capacitance (Note 4)							

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per transceiver)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$

Note 5 : Test Circuit





Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Open
$t_{PHZ}$	Closed
$t_{PZL}$	Open
$t_{PZH}$	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 3ns, t_f = 3ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**OCTAL 3-STATE  
NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS**

**TIMING DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parametric limits are Subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC646P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP

### DESCRIPTION

The M74HC646 is a semiconductor integrated circuit consisting of eight bus transceivers with noninverted outputs.

### FEATURES

- High-fanout 3-state outputs ( $I_{OL}=6mA$ ,  $I_{OH}=-6mA$ )
- High-speed: 70MHz clock frequency typ.  
( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $20\mu W$ /package, max  
( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V$ ,  $6V$ )
- Capable of driving 15 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC646 to maintain the low power dissipation and high noise margin the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS646.

The M74HC646 consists of eight bidirectional buffers by interconnecting the I/O buffers of two D-type flip flops with 3-state noninverted outputs. The I/O direction is controlled by output-enable input  $\overline{OE}$  and direction input DIR. The signals are routed from input to output or from the flip flop to output by source select inputs  $S_{AB}$  and  $S_{BA}$ .

None of the signals are inverted.


When  $\overline{OE}$  is low and DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When  $S_{AB}$  goes low, the signal A, which was stored in flip flop (A) as  $Q_A$  when  $S_{AB}$  was high, appears at B. When  $S_{AB}$  is held low and when clock input  $CK_{AB}$  changes from low to high, the signal present at A is stored in flip flop (A). When  $S_{AB}$  is held high and when  $CK_{AB}$  changes from low to high, the signal present at A is inverted and stored in flip flop (A). At the same time, the signal  $Q_A$  which was stored in flip flop (A), appears at B.

When  $\overline{OE}$  and DIR are both low, the I/O direction is reversed: B will become input terminals and A will become output terminals. When  $S_{BA}$  goes low, the signal B, which was stored in flip flop (B) as  $Q_B$  when  $S_{BA}$  was high, appears at A. When  $S_{BA}$  is held low and clock input  $CK_{BA}$  changes from low to high, the signal present at B is stored in flip flop (B).

When  $S_{BA}$  is held high and  $CK_{BA}$  changes from low to high, the signal present at B is stored in flip flop (B). At the same time, the signal  $Q_B$  which was stored in flip flop (B), appears at A.

When  $\overline{OE}$  is high, both A and B will become high impedance state and they will be separated. When  $CK_{AB}$

### PIN CONFIGURATION (TOP VIEW)



changes from low to high, the signal present at A is stored in flip flop (A). When  $CK_{BA}$  changes from low to high, the signal present at B is stored in flip flop (B).

OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP

FUNCTION TABLE (Note 1)

Control inputs						Data ports		Flip flop		Operational description		
OE	DIR	CK <sub>AB</sub>	CK <sub>BA</sub>	S <sub>AB</sub>	S <sub>BA</sub>	A	B	$\overline{Q_A^0}$	$\overline{Q_B^0}$			
H	X	X	X	X	X	X	I	X	X	$\overline{Q_A^0}$	$\overline{Q_B^0}$	The output of data ports A and B are disabled.
H	X	↑	X	X	X	L	I	X	X	$\overline{Q_A^0}$	X	Data ports A and B are stroed by the flip flops at the rising edge of CK <sub>AB</sub> and CK <sub>BA</sub> . The output of data ports A and B is disabled.
H	X	↑	X	X	X	H	I	X	X	$\overline{Q_A^0}$	X	
H	X	X	↑	X	X	X	I	L	X	$\overline{Q_B^0}$	$\overline{Q_B^0}$	
H	X	X	↑	X	X	X	I	H	X	$\overline{Q_B^0}$	$\overline{Q_B^0}$	
L	H	X	X*	L	X	L	I	L	X	$\overline{Q_A^0}$	$\overline{Q_B^0}$	The output of data port B is enabled. (Note 2) 1) When S <sub>AB</sub> is low, data port A appears at data port B. The state of the flip flop (A) is unchanged.
L	H	X	X*	L	X	H	I	H	X	$\overline{Q_A^0}$	$\overline{Q_B^0}$	
L	H	X	X*	H	X	X	I	X	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	2) When S <sub>AB</sub> is high, the output of flip flop (A) appears at data port B.
L	H	↑	X*	L	X	L	I	L	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	3) When S <sub>AB</sub> is low, the data port A appears at data port B and is stored in flip flop (A) at the rising edge of CK <sub>AB</sub> .
L	H	↑	X*	L	X	H	I	H	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	
L	H	↑	X*	H	X	L	I	X	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	4) When S <sub>AB</sub> is high, the data port A is stored in flip flop (A) at the rising edge of CK <sub>AB</sub> , and the output of flip flop (A) appears at data port B.
L	H	↑	X*	H	X	H	I	H	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	
L	L	X*	X	X	L	L	I	L	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	The output of data port A is enabled. (Note 3) 1) When S <sub>BA</sub> is low, the data port B appears at data port A. The state of flip flop (B) is unchanged.
L	L	X*	X	X	L	H	I	H	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	
L	L	X*	X	X	H	X	I	X	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	2) When S <sub>BA</sub> is high, the output of flip flop (B) appears at data port A.
L	L	X*	↑	X	L	L	I	L	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	3) When S <sub>BA</sub> is low, the data port B appears at data port A and is stored in flip flop (B) at the rising edge of CK <sub>AB</sub> .
L	L	X*	↑	X	L	H	I	H	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	
L	L	X*	↑	X	H	X	I	L	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	4) When S <sub>BA</sub> is high, the data port B is stored in flip flop (B) and the output of flip flop (B) appears at data port A.
L	L	X*	↑	X	H	X	I	H	O	$\overline{Q_A^0}$	$\overline{Q_B^0}$	

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 $\overline{Q_A^0}, \overline{Q_B^0}$  : Output state of flip flops before the rise of CK<sub>AB</sub> and CK<sub>BA</sub>.  
 I : Input terminal of data port  
 O : Output terminal of data port  
 \* : As CK<sub>AB</sub> and CK<sub>BA</sub> are not selected by the I/O directional signal, data from data ports A and B can be stored in the corresponding flip flops at the rising edge of CK<sub>AB</sub> or CE<sub>BA</sub>.


Note 2 : The output at port B is given by :  
 $B = (A \cdot S_{AB}) + (Q_A \cdot S_{AB})$

Note 3 : The output at port A is given by:  
 $A = (B \cdot S_{BA}) + (Q_B \cdot S_{BA})$



# MITSUBISHI HIGH SPEED CMOS M74HC646P/FP/DWP

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 4)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 4 : M74HC646FP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC646DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -6.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -7.8mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 6.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 7.8mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0			0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0			-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 6)	30			MHz	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 6)				10	ns
t <sub>THL</sub>						10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)					30	ns
t <sub>PHL</sub>						30	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>AB</sub> - B, CK <sub>BA</sub> - A)					40	ns
t <sub>PHL</sub>						40	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S <sub>AB</sub> - B, S <sub>BA</sub> - A)				30	ns	
t <sub>PHL</sub>					30	ns	
t <sub>PLZ</sub>	Output disable time from low-level and high-level (DIR - A, B)	C <sub>L</sub> = 5pF (Not 6)				30	ns
t <sub>PHZ</sub>						30	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (DIR - A, B)	C <sub>L</sub> = 50pF (Note 6)				33	ns
t <sub>PZH</sub>						33	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - A, B)	C <sub>L</sub> = 5pF (Note 6)				30	ns
t <sub>PHZ</sub>						30	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - A, B)	C <sub>L</sub> = 50pF (Note 6)				33	ns
t <sub>PZH</sub>						33	ns



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC646P/FP/DWP**

**OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 6)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t <sub>THL</sub>	output transition time	C <sub>L</sub> = 50pF (Note 6)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 6)	2.0			170		214	ns
			4.5			34		43	
			6.0			29		36	
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 6)	2.0			170		214	ns
			4.5			34		43	
			6.0			29		36	
t <sub>PLH</sub>	output propagation time (A - B, B - A)	C <sub>L</sub> = 150pF (Note 6)	2.0			220		277	ns
			4.5			44		55	
			6.0			37		47	
t <sub>PHL</sub>	output propagation time (A - B, B - A)	C <sub>L</sub> = 150pF (Note 6)	2.0			220		277	ns
			4.5			44		55	
			6.0			37		47	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 6)	2.0			220		277	ns
			4.5			44		55	
			6.0			37		47	
t <sub>PHL</sub>	output propagation time (C <sub>KAB</sub> - B, C <sub>KBA</sub> - A)	C <sub>L</sub> = 150pF (Note 6)	2.0			270		340	ns
			4.5			54		68	
			6.0			46		58	
t <sub>PHL</sub>	output propagation time (C <sub>KAB</sub> - B, C <sub>KBA</sub> - A)	C <sub>L</sub> = 150pF (Note 6)	2.0			270		340	ns
			4.5			54		68	
			6.0			46		58	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 6)	2.0			170		214	ns
			4.5			34		43	
			6.0			29		36	
t <sub>PHL</sub>	output propagation time (S <sub>AB</sub> - B, S <sub>BA</sub> - A)	C <sub>L</sub> = 50pF (Note 6)	2.0			170		214	ns
			4.5			34		43	
			6.0			29		36	
t <sub>PLH</sub>	output propagation time (S <sub>AB</sub> - B, S <sub>BA</sub> - A)	C <sub>L</sub> = 150pF (Note 6)	2.0			220		277	ns
			4.5			44		55	
			6.0			37		47	
t <sub>PHL</sub>	output propagation time (S <sub>AB</sub> - B, S <sub>BA</sub> - A)	C <sub>L</sub> = 150pF (Note 6)	2.0			220		277	ns
			4.5			44		55	
			6.0			37		47	
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>L</sub> = 50pF (Note 6)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
t <sub>PHZ</sub>	(DIR - A, B)	C <sub>L</sub> = 50pF (Note 6)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	

**OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit		
			$V_{CC}(V)$	25°C			-40~+85°C				
				Min	Typ	Max	Min	Max			
$t_{PZL}$	Output enable time to low-level and high-level (DIR - A, B)	$C_L = 50pF$ (Note 6)	2.0			175		221	ns		
			4.5			35		44			
			6.0			30		37			
$t_{PZH}$				2.0			175		221	ns	
				4.5			35		44		
				6.0			30		37		
$t_{PZL}$			$C_L = 150pF$ (Note 6)	2.0			225		284	ns	
				4.5			45		57		
				6.0			38		48		
$t_{PZH}$				2.0			225		284	ns	
				4.5			45		57		
				6.0			38		48		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 50pF$ (Note 6)	2.0			175		221	ns	
				4.5			35		44		
				6.0			30		37		
$t_{PHZ}$					2.0			175		221	ns
					4.5			35		44	
					6.0			30		37	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 50pF$ (Note 6)	2.0			175		221	ns	
				4.5			35		44		
				6.0			30		37		
$t_{PZH}$				2.0			175		221	ns	
				4.5			35		44		
				6.0			30		37		
$t_{PZL}$			$C_L = 150pF$ (Note 6)	2.0			225		284	ns	
				4.5			45		57		
				6.0			38		48		
$t_{PZH}$				2.0			225		284	ns	
				4.5			45		57		
				6.0			38		48		
$C_i$	Input capacitance							10	10	pF	
$C_o$	Off-state output capacitance		$\overline{OE} = V_{CC}$					15	15	pF	
$C_{PD}$	Power dissipation capacitance (Note 5)									pF	


Note 5 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	CK <sub>AB</sub> , CK <sub>BA</sub> pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	A, B setup time with respect to CK <sub>AB</sub> , CK <sub>BA</sub>		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	A, B hold time with respect to CK <sub>AB</sub> , CK <sub>BA</sub>		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		

OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP



Note 6 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are Subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC648P/FP/DWP

## OCTAL 3-STATE INVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP

### DESCRIPTION

The M74HC648 is a semiconductor integrated circuit consisting of eight bus transceivers with inverted outputs.

### FEATURES

- High on-out 3-state outputs ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 70MHz clock frequency typ.  
 ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max  
 ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC648 to maintain the low power dissipation and high noise margin of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS648.

The M74HC648 consists of eight bidirectional buffers by interconnecting the I/O buffers of two D-type flip flops with 3-state inverted outputs. The I/O direction is controlled by output-enable input  $\overline{OE}$  and direction input DIR. The signals are routed from input to output or from the flip flop to output by source select inputs  $S_{AB}$  and  $S_{BA}$ . The input signals are inverted when they appear at the output.


When  $\overline{OE}$  is low and DIR is high, the data ports A will become input terminals and the data ports B will become output terminals. When  $S_{AB}$  goes low, the inverted signal A, which was stored in flip flop (A) as  $Q_A$  when  $S_{AB}$  was high, appears at B. When  $S_{AB}$  is held low and when clock input  $CK_{AB}$  changes from low to high, the signal present at A is stored in flip flop (A). When  $S_{AB}$  is held high and when  $CK_{AB}$  changes from low to high, the signal present at A is inverted and stored in flip flop (A). At the same time, the inverted signal  $\overline{Q}_A$  which was stored in flip flop (A), appears at B.

When  $\overline{OE}$  and DIR are both low, the I/O direction is reversed: B will become input terminals and A will become output terminals. When  $S_{BA}$  goes low, and the inverted signal B, which was stored in flip flop (B) as  $Q_B$  when  $S_{BA}$  was high, appears at A. When  $S_{BA}$  is held low and clock input  $CK_{BA}$  changes from low to high, the signal present at B is stored in flip flop (B).

When  $S_{BA}$  is held high and  $CK_{BA}$  changes from low to high, the signal present at B is stored in flip flop (B). At the same time, the inverted signal  $\overline{Q}_B$  which was stored in flip flop (B), appears at A.

When  $\overline{OE}$  is high, both A and B will become high impedance state and they will be separated. When  $CK_{AB}$  changes from low to high, the signal present at A is stored in flip flop (A). When  $CK_{BA}$  changes from low to high, the signal present at B is stored in flip flop (B).

### PIN CONFIGURATION (TOP VIEW)



dance state and they will be separated. When  $CK_{AB}$  changes from low to high, the signal present at A is stored in flip flop (A). When  $CK_{BA}$  changes from low to high, the signal present at B is stored in flip flop (B).

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC648P/FP/DWP**


**OCTAL 3-STATE INVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP**

**FUNCTION TABLE** (Note 1)

Control inputs						Data ports		Flip Flop		Operational description	
OE	DIR	CK <sub>AB</sub>	CK <sub>BA</sub>	S <sub>AB</sub>	S <sub>BA</sub>	A	B	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>		
H	X	X	X	X	X	X	I	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	The output of data ports A and B are disabled. Data ports A and B are stored by the flip flops at the rising edge of CK <sub>AB</sub> and CK <sub>BA</sub> . The output of data ports A and B is disabled.
H	X	↑	X	X	X	L	I	X	Q <sub>A</sub> <sup>0</sup>	X	
H	X	↑	X	X	X	H	I	X	Q <sub>A</sub> <sup>0</sup>	X	
H	X	X	↑	X	X	X	I	L	X	Q <sub>B</sub> <sup>0</sup>	
H	X	X	↑	X	X	X	I	H	X	Q <sub>B</sub> <sup>0</sup>	
L	H	X	X*	L	X	L	I	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	The output of data port B is enabled. (Note 2) 1) When S <sub>AB</sub> is low, the data port A appears at data port B. The state of the flip flop (A) is unchanged. 2) When S <sub>AB</sub> is high, the output of flip flop (A) appears at data port B. 3) When S <sub>AB</sub> is low, the data port A appears at data port B and is stored in flip flop (A) at the rising edge of CK <sub>AB</sub> . 4) When S <sub>AB</sub> is high, the data port A is stored in flip flop (A) at the rising edge of CK <sub>AB</sub> , and the output of flip flop (A) appears at data port B.
L	H	X	X*	L	X	H	I	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	H	X	X*	H	X	X	I	$\overline{Q_A^0}$	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	H	↑	X*	L	X	L	O	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	H	↑	X*	L	X	H	O	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	H	↑	X*	H	X	L	O	$\overline{Q_A^0}$	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	H	↑	X*	H	X	H	O	$\overline{Q_A^0}$	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	H	↑	X*	H	X	H	O	$\overline{Q_A^0}$	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	L	X*	X	X	L	H	I	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	The output of data port A is enabled. (Note 3) 1) When S <sub>BA</sub> is low, the data port B appears at data port A. The state of flip flop (B) is unchanged. 2) When S <sub>BA</sub> is high, the output of flip flop (B) appears at data port A. 3) When S <sub>BA</sub> is low, the data port B appears at data port A and is stored in flip flop (B) at the rising edge of CK <sub>AB</sub> . 4) When S <sub>BA</sub> is high, the data port B is stored in flip flop (B) and the output of flip flop (B) appears at data port A.
L	L	X*	X	X	L	L	I	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	L	X*	X	X	H	$\overline{Q_B^0}$	I	X	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	L	X*	↑	X	L	H	I	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	L	X*	↑	X	L	L	I	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	L	X*	↑	X	H	$\overline{Q_B^0}$	I	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	L	X*	↑	X	H	$\overline{Q_B^0}$	I	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	
L	L	X*	↑	X	H	$\overline{Q_B^0}$	I	H	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	

- Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 Q<sub>A</sub><sup>0</sup>, Q<sub>B</sub><sup>0</sup> : Output state of flip flops before the rising edge of CK<sub>AB</sub> and CK<sub>BA</sub>.  
 I : Input terminal of data port  
 O : Output terminal data port  
 \* : As CK<sub>AB</sub> and CK<sub>BA</sub> are not selected by the I/O direction signal, data from data ports A and B can be stored in the corresponding flip flops at the rising edge of CK<sub>AB</sub> or CK<sub>BA</sub>.
- Note 2 : The output at data port B is given by:  
 $B = (\overline{A} \cdot S_{AB}) + (Q_A \cdot S_{AB})$
- Note 3 : The output at data port A is given by:  
 $A = (\overline{B} \cdot S_{BA}) + (Q_B \cdot S_{BA})$

OCTAL 3-STATE INVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP



**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 4)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 4 : M74HC648FP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC648DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

OCTAL 3-STATE INVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit		
			V <sub>CC</sub> (V)	25°C			-40~+85°C			
				Min	Typ	Max	Min		Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0					0.5	V	
			4.5				1.35	1.35		
			6.0				1.8	1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9		
			I <sub>OH</sub> = -6.0mA	4.5	4.18			4.13		
			I <sub>OH</sub> = -7.8mA	6.0	5.68			5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0				0.1	V	
			I <sub>OL</sub> = 20μA	4.5				0.1		
			I <sub>OL</sub> = 20μA	6.0				0.1		
			I <sub>OL</sub> = 6.0mA	4.5				0.26		0.33
			I <sub>OL</sub> = 7.8mA	6.0				0.26		0.33
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0				0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0				-0.1	-1.0	μA	
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub>	6.0				0.5	5.0	μA	
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> = GND	6.0				-0.5	-5.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0				4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 6)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 6)			10	ns
t <sub>THL</sub>					10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	C <sub>L</sub> = 50pF (Note 6)			30	ns
t <sub>PHL</sub>					30	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (C <sub>KAB</sub> - B, C <sub>KBA</sub> - A)	C <sub>L</sub> = 50pF (Note 6)			40	ns
t <sub>PHL</sub>					40	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S <sub>AB</sub> - B, S <sub>BA</sub> - A)	C <sub>L</sub> = 50pF (Note 6)			30	ns
t <sub>PHL</sub>					30	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (DIR - A, B)	C <sub>L</sub> = 5pF (Note 6)			30	ns
t <sub>PZH</sub>					30	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (DIR - A, B)	C <sub>L</sub> = 50pF (Note 6)			33	ns
t <sub>PZH</sub>					33	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level (OE - A, B)	C <sub>L</sub> = 5pF (Note 6)			30	ns
t <sub>PHZ</sub>					30	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level (OE - A, B)	C <sub>L</sub> = 50pF (Note 6)			33	ns
t <sub>PZH</sub>					33	ns

OCTAL 3-STATE INVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	5			4	MHz	
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 6)	2.0			60	75	ns	
			4.5			12	15		
			6.0			10	13		
$t_{THL}$	output transition time	$C_L = 50pF$ (Note 6)	2.0			60	75	ns	
			4.5			12	15		
			6.0			10	13		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 6)	2.0			170	214	ns	
			4.5			34	43		
			6.0			29	36		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A - B, B - A)	$C_L = 150pF$ (Note 6)	2.0			170	214	ns	
			4.5			34	43		
			6.0			29	36		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_{AB} - B$ , $CK_{BA} - A$ )	$C_L = 50pF$ (Note 6)	2.0			220	277	ns	
			4.5			44	55		
			6.0			37	47		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_{AB} - B$ , $CK_{BA} - A$ )	$C_L = 50pF$ (Note 6)	2.0			220	277	ns	
			4.5			44	55		
			6.0			37	47		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $S_{AB} - B$ , $S_{BA} - A$ )	$C_L = 150pF$ (Note 6)	2.0			270	340	ns	
			4.5			54	68		
			6.0			46	58		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $S_{AB} - B$ , $S_{BA} - A$ )	$C_L = 150pF$ (Note 6)	2.0			270	340	ns	
			4.5			54	68		
			6.0			46	58		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $S_{AB} - B$ , $S_{BA} - A$ )	$C_L = 50pF$ (Note 6)	2.0			170	214	ns	
			4.5			34	43		
			6.0			29	36		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $S_{AB} - B$ , $S_{BA} - A$ )	$C_L = 50pF$ (Note 6)	2.0			170	214	ns	
			4.5			34	43		
			6.0			29	36		
$t_{PLH}$	Output disable time from low-level and high-level	$C_L = 150pF$ (Note 6)	2.0			220	277	ns	
			4.5			44	55		
			6.0			37	47		
$t_{PHL}$	Output disable time from low-level and high-level	$C_L = 150pF$ (Note 6)	2.0			220	277	ns	
			4.5			44	55		
			6.0			37	47		
$t_{PLZ}$	Output disable time from low-level and high-level	$C_L = 50pF$ (Note 6)	2.0			175	221	ns	
			4.5			35	44		
			6.0			30	37		
$t_{PHZ}$	(DIR - A, B)	$C_L = 50pF$ (Note 6)	2.0			175	221	ns	
			4.5			35	44		
			6.0			30	37		



OCTAL 3-STATE INVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit		
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min		Max	
$t_{PZL}$	Output enable time to low-level and high-level (DIR - A, B)	$C_L = 50pF$ (Note 6)	2.0			175		221	ns	
			4.5			35		44		
			6.0			30		37		
$t_{PZH}$				2.0			175		221	ns
				4.5			35		44	
				6.0			30		37	
$t_{PZL}$			$C_L = 150pF$ (Note 6)	2.0			225		284	ns
				4.5			45		57	
				6.0			38		48	
$t_{PZH}$				2.0			225		284	ns
				4.5			45		57	
				6.0			38		48	
$t_{PLZ}$	Output disable time from low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 50pF$ (Note 6)	2.0			175		221	ns
				4.5			35		44	
				6.0			30		37	
$t_{PHZ}$				2.0			175		221	ns
				4.5			35		44	
				6.0			30		37	
$t_{PZL}$	Output enable time to low-level and high-level ( $\overline{OE} - A, B$ )		$C_L = 150pF$ (Note 6)	2.0			175		221	ns
				4.5			35		44	
				6.0			30		37	
$t_{PZH}$				2.0			175		221	ns
				4.5			35		44	
				6.0			30		37	
$t_{PZL}$				2.0			225		284	ns
				4.5			45		57	
				6.0			38		48	
$t_{PZH}$				2.0			225		284	ns
				4.5			45		57	
				6.0			38		48	
$C_I$	Input capacitance						10		10	pF
$C_O$	Off-state output capacitance		$\overline{OE} = V_{CC}$				15		15	pF
$C_{PD}$	Power dissipation capacitance (Note 5)									pF

Note 5 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipation during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_r + I_{CC} \cdot V_{CC}$$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_w$	$CK_{AB}, CK_{BA}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	A, B setup time with respect to $CK_{AB}, CK_{BA}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	A, B hold time with respect to $CK_{AB}, CK_{BA}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		

OCTAL 3-STATE INVERTING BUS TRANSCEIVER AND D-TYPE FLIP-FLOP


Note 6 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Closed	Open
$t_{PHZ}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC669P/FP/DP

## PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER

### DESCRIPTION

The M74HC669 is a semiconductor integrated circuit consisting of a 4-bit binary synchronous counter with up/down control and synchronous preset inputs.

### FEATURES

- Up/down control and synchronous preset inputs
- Enable input and ripple-carry output allow cascade connection
- High-speed: 45 MHz clock frequency typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC669 to maintain the low power dissipation and high noise margin of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS699.

The preset function, up/down control and enable function operate in synchronous with the rising edge of the clock. To preset the counter to a specific value, Load input  $\overline{\text{LOAD}}$  is set to low-level and the corresponding data is applied to data inputs P0 through P3, the new count appears at outputs Q0 through Q3 in synchronous with the rising edge of the next clock input at CK.

Up/down control is possible when  $\overline{\text{LOAD}}$  is high-level and count enable inputs  $\overline{E_P}$  and  $\overline{E_T}$  are both low-level. The count increases when control input  $U/\overline{D}$  is high-level, and

### PIN CONFIGURATION (TOP VIEW)



decreases when  $U/\overline{D}$  is low-level.

The ripple carry output  $\overline{\text{RCO}}$  will become low when the count reaches 15 ( $1111_2$ ) going up or 0 ( $0000_2$ ) going down.  $\overline{E_P}$ ,  $\overline{E_T}$  and  $\overline{\text{RCO}}$  are used in cascade connections of the counter in synchronous from when the counter is used as a 2<sup>n</sup> counter.

Counting is inhibited when  $\overline{\text{LOAD}}$  is high-level, and when either  $\overline{E_P}$  or  $\overline{E_T}$  is high-level.

### FUNCTION TABLE (Note 1)

Inputs					Outputs				
$\overline{\text{LOAD}}$	$\overline{E_P}$	$\overline{E_T}$	$U/\overline{D}$	CK	Q0	Q1	Q2	Q3	$\overline{\text{RCO}}^*$
L	X	X	X	↑	P0	P1	P2	P3	H
H	L	L	H	↑	Count up				H
H	L	L	L	↑	Count down				H
H	H	X	X	X	Count suppressed				H
H	X	H	X	X	Count suppressed				H

Note 1 : ↑ : Change from low to high

X : Irrelevant


\* :  $\overline{\text{RCO}}$  is normally high, but when  $\overline{E_T}$  is low, the count is increasing, and Q0, Q1, Q2 and Q3 are high, then  $\overline{\text{RCO}}$  will become low. It also will become low when the count is decreasing and Q0, Q1, Q2 and Q3 are low.

$$\overline{\text{RCO}} = \overline{Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot (U/\overline{D}) \cdot \overline{E_T}}$$

$$\text{RCO} = \overline{Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot (U/\overline{D}) \cdot \overline{E_T}}$$

**PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER**

**TIMING DIAGRAM**



**TIMING DIAGRAM**

- (1) Preset to 13
- (2) The count up sequence is 14, 15, 0, 1, 2
- (3) Count suppressed
- (4) The count down sequences is 1, 0, 15, 14, 13.

**PRELIMINARY**

Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC670P/FP/DP

## 4-BY-4 REGISTER FILE WITH 3-STATE OUTPUTS

### DESCRIPTION

The M74HC670 is a semiconductor integrated circuit consisting of a 4-word by 4-bit register file with 3-state outputs.

### FEATURES

- Independent inputs for read and write addresses allow simultaneous reading and writing.
- Read-enabled and output-control inputs
- High-speed: 21 ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$
- 3-state outputs

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC670 to maintain the low power dissipation and high noise margin the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS670.

The M74HC670 has sixteen flip flops for storage and has discrete enable, address and output-enable inputs for both reading and writing. One word can be read while another is written enabling high-speed data transfer. The use of 3-state outputs enables "AND" ties.

#### • Writing method


By selecting a word using write address input  $W_A$  and  $W_B$  and applying data to the data inputs  $D_0$ ,  $D_1$ ,  $D_2$  and  $D_3$ , writing into each bit is performed.

For writing the write-enable input  $\overline{E_W}$  must be held low. When  $\overline{E_W}$  is high, no data will be written.

#### • Reading method

When a word is selected by read address inputs  $R_A$  and  $R_B$ , the contents of each bit appear at the outputs  $Q_0$ ,  $Q_1$ ,  $Q_2$  and  $Q_3$ . For reading the output-enable input  $\overline{O_E}$  must be held low. When  $\overline{O_E}$  is high, all outputs will become high-impedance state irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1) WRITING FUNCTION

Inputs			Outputs			
$W_A$	$W_B$	$\overline{E_W}$	Word			
			0	1	2	3
X	X	H	$Q^0$	$Q^0$	$Q^0$	$Q^0$
L	L	L	$Q=D$	$Q^0$	$Q^0$	$Q^0$
H	L	L	$Q^0$	$Q=D$	$Q^0$	$Q^0$
L	H	L	$Q^0$	$Q^0$	$Q=D$	$Q^0$
H	H	L	$Q^0$	$Q^0$	$Q^0$	$Q=D$

### READING FUNCTION

Inputs			Outputs			
$R_A$	$R_B$	$\overline{O_E}$	$Q_0$	$Q_1$	$Q_2$	$Q_3$
			X	X	H	Z
L	L	L	$W_0B_0$	$W_0B_1$	$W_0B_2$	$W_0B_3$
H	L	L	$W_1B_0$	$W_1B_1$	$W_1B_2$	$W_1B_3$
L	H	L	$W_2B_0$	$W_2B_1$	$W_2B_2$	$W_2B_3$
H	H	L	$W_3B_0$	$W_3B_1$	$W_3B_2$	$W_3B_3$

Note 1 :  $Q^0$  : The contents of the word do not change.  
 $Q=D$  : The input data is written to the specified word.  
 $W_xB_y$  : Word X bit Y  
 X : Irrelevant  
 Z : High impedance

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC688P/FP/DWP**

**8-BIT EQUALITY COMPARATOR**

**DESCRIPTION**

The M74HC688 is a semiconductor integrated circuit consisting of an 8-bit digital comparator with a cascade input.

**FEATURES**

- High-speed: 28ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC,\text{min}}$  ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.


**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC688 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS688.

When cascade input  $\bar{C}$  is low and two 8-bit binary A and B are applied to comparison inputs A0~A7 and B0~B7, the output  $A=B$  will become low when  $A=B$  and the output will become high when  $A>B$  or  $A<B$ .

When  $\bar{C}$  is high,  $A=B$  will become high irrespective of A0~A7 or B0~B7.

**PIN CONFIGURATION (TOP VIEW)**




**FUNCTION TABLE (Note 1)**

Inputs		Output
A, B	C	$A=B$
$A=B$	L	L
$A>B$	L	H
$A<B$	L	H
X	H	H

Note 1 : X : Irrelevant

**LOGIC DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC688P/FP/DWP

## 8-BIT EQUALITY COMPARATOR

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC688FP,  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 80^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC688DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			$25^\circ\text{C}$					
			$V_{CC}(V)$	Min	Typ	Max	$-40 \sim +85^\circ\text{C}$	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0		0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0		-0.1	-1.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0		4.0	40.0	$\mu A$	

8-BIT EQUALITY COMPARATOR

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A, B - $A=B$ )				38	ns
$t_{PHL}$					38	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{C} - A=B$ )				22	ns
$t_{PHL}$					22	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{THL}$			2.0			75		95		
			4.5			15		19		
			6.0			13		16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A, B - $A=B$ )	$C_L = 50pF$ (Note 4)	2.0			210		265	ns	
			4.5			42		53		
			6.0			36		45		
$t_{PHL}$			2.0			210		265		
			4.5			42		53		
			6.0			36		45		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{C} - A=B$ )	$C_L = 50pF$ (Note 4)	2.0			120		151	ns	
			4.5			24		30		
			6.0			20		26		
$t_{PHL}$			2.0			120		151		
			4.5			24		30		
			6.0			20		26		
$C_i$	Input capacitance					10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)				32					pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.



8-BIT EQUALITY COMPARATOR

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC4002P/FP/DP

## DUAL 4-INPUT POSITIVE NOR GATE

### DESCRIPTION

The M74HC4002 is a semiconductor integrated circuit consisting of two 4-input positive-logic NOR gates, usable as negative-logic NAND gates.

### FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4002 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the I.STTL.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.


When all inputs A, B, C and D are low, the output Y will become high, and when at least one of the inputs is high, the output Y will become low.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	L
L	H	L
H	H	L

$$N = B + C + D$$


### PIN CONFIGURATION (TOP VIEW)



14P4  
Outline 14P2N  
14P2P

NC : NO CONNECTION

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC4002FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4002DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**MITSUBISHI HIGH SPEED CMOS  
M74HC4002P/FP/DP**

**DUAL 4-INPUT POSITIVE NOR GATE**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$				
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$	

DUAL 4-INPUT POSITIVE NOR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				20	ns
$t_{PHL}$					20	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			120		151	ns
			4.5			24		30	
			6.0			20		26	
$t_{PHL}$	output propagation time	2.0			120		151	ns	
		4.5			24		30		
		6.0			20		26		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			31				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from the operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parametric limits are Subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4017P/FP/DP

## DECADE COUNTER/DIVIDER

### DESCRIPTION

The M74HC4017 is a semiconductor integrated circuit consisting of a decimal counter with direct reset input and decode output.

### FEATURES

- High-speed: (clock frequency) 40MHz typ.  
 ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max  
 ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4017 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS4017.

The M74HC4017 is a decade Johnson counter with decoded outputs, in which only one output is high at any time, the other outputs remaining at low.

When clock enable input  $\overline{\text{CK}}_E$  and direct reset input  $R_D$  are both held low, a pulse is applied to clock input CK, one output of Q0 through Q9 which corresponds to the number of counting pulses will become high. Counting takes place when CK changes from low-level to high-level.


### PIN CONFIGURATION (TOP VIEW)



When  $R_D$  is held low and CK is high, a clock pulse is applied to  $\overline{\text{CK}}_E$ , one output of Q0 through Q9 which corresponds to number of counting pulses will become high. Counting takes place when  $\overline{\text{CK}}_E$  changes from high-level to low-level.

When  $R_D$  is high, Q0 and carry-output CO both will become high, and Q1 through Q9 will become low, irrespective of other inputs.

When Q0 through Q4 are high, CO will become high, and when Q5 through Q9 are high, CO will become low, providing an output waveform with a 50% duty cycle.




DECADE COUNTER/DIVIDER

FUNCTION TABLE (Note 1)

Inputs			High-level output pin
CK	CK <sub>E</sub>	R <sub>D</sub>	
X	X	H	Q0
X	H	L	Qn
L	X	L	
↑	L	L	Q <sub>n+1</sub> (Counter operation)
↑	H	L	Qn
↓	X	L	
X	↑	L	
L	↓	L	
H	↓	L	Q <sub>n+1</sub> (Counter operation)

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 ↓ : Change from high to low  
 Qn : Indicates output pin which is high before the input condition is set.  
 n : 0 through 9, but when n is 9, Q<sub>n+1</sub> becomes Q0.

OPERATIONAL TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC4017FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC4017DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

# MITSUBISHI HIGH SPEED CMOS M74HC4017P/FP/DP

## DECADE COUNTER/DIVIDER

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit		
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $^\circ\text{C}$ ~ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min		Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V	
			4.5				1.35	1.35		
			6.0				1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
				4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
				$I_{OH} = -4.0\text{mA}$	4.5	4.18				4.13
					6.0	5.68				5.63
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V	
				4.5			0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1		
				$I_{OL} = 4.0\text{mA}$	4.5			0.26		0.33
					6.0			0.26		0.33
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$		

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				40	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - CO)				40	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $R_D - Q$ )				40	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $R_D - CO$ )				40	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK}_E - Q$ )				44	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK}_E - CO$ )				44	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK}_E - Q$ )				44	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK}_E - CO$ )				44	ns

# MITSUBISHI HIGH SPEED CMOS M74HC4017P/FP/DP

## DECADE COUNTER/DIVIDER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max}$	Maximum clock frequency		2.0	4			3	MHz	
			4.5	20			16		
			6.0	24			19		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{THL}$	output transition time		2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			230	290	ns	
			4.5			46	58		
			6.0			39	49		
$t_{PHL}$	output propagation time (CK - Q)		2.0			230	290	ns	
			4.5			46	58		
			6.0			39	49		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 4)	2.0			230	290	ns	
			4.5			46	58		
			6.0			39	49		
$t_{PHL}$	output propagation time (CK - CO)		2.0			230	290	ns	
			4.5			46	58		
			6.0			39	49		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			230	290	ns	
			4.5			46	58		
			6.0			39	49		
$t_{PHL}$	output propagation time ( $R_D - Q$ )		2.0			230	290	ns	
			4.5			46	58		
			6.0			39	49		
$t_{PLH}$	Low-level to high-level output propagation time		2.0			230	290	ns	
			4.5			46	58		
			6.0			39	49		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			250	315	ns	
			4.5			50	63		
			6.0			43	54		
$t_{PHL}$	output propagation time ( $CK_E - Q$ )		2.0			250	315	ns	
			4.5			50	63		
			6.0			43	54		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			250	315	ns	
			4.5			50	63		
			6.0			43	54		
$t_{PHL}$	output propagation time ( $CK_E - CO$ )		2.0			250	315	ns	
			4.5			50	63		
			6.0			43	54		
$C_i$	Input capacitance				10	10	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)						pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$




# MITSUBISHI HIGH SPEED CMOS M74HC4017P/FP/DP

## DECADE COUNTER/DIVIDER

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_w$	$CK, \overline{CK}_E, R_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	$\overline{CK}_E$ setup time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{su}$	CK setup time with respect to $\overline{CK}_E$		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	$\overline{CK}_E$ hold time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	CK hold time with respect to $\overline{CK}_E$		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{rec}$	$R_D$ recovery time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_{rec}$	$R_D$ recovery time with respect to $\overline{CK}_E$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		

Note 4 : Test Circuit










- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



DECADE COUNTER/DIVIDER



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4020P/FP/DP

## 14-STAGE BINARY RIPPLE COUNTER

### DESCRIPTION

The M74HC4020 is a semiconductor integrated circuit consisting of an asynchronous 14-stage binary counter with a direct reset input.

### FEATURES

- High-speed: (clock-frequency) 40MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4020 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to LSTTL. The M74HC4020 contains a 14-stage master-slave flip-flop with independent outputs Q1 and Q4~Q14 at each flip-flop. When operated as a counter, the direct reset input  $R_D$  should be held low and a clock pulse applied at clock input  $\overline{\text{CK}}$ .

Counting takes place when  $\overline{\text{CK}}$  changes from high-level to low-level. When  $R_D$  is set high, all flip-flops will be cleared

### PIN CONFIGURATION (TOP VIEW)




and all outputs Q1 and Q4~Q14 will become low irrespective of  $\overline{\text{CK}}$ .

### FUNCTION TABLE (Note 1)

Inputs		Output state
CK	$R_D$	
X	H	All outputs are low-level
↑	L	No change
↓	L	Advance counter

Note 1 : X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

### LOGIC DIAGRAM



14-STAGE BINARY RIPPLE COUNTER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC4020FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4020DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -4.0mA$	4.5	4.18		4.13	
			$I_{OH} = -5.2mA$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 4.0mA$	4.5		0.26	0.33	
			$I_{OL} = 5.2mA$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_i = 6V$	6.0		0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_i = 0V$	6.0		-0.1	-1.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_o = 0\mu A$	6.0		4.0	40.0	$\mu A$	

14-STAGE BINARY RIPPLE COUNTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				35	ns
$t_{PHL}$	output propagation time ( $\overline{CK} - Q1$ )				35	ns
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q1, Q4 \sim Q14$ )				40	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2 \sim 6V, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	4			3		MHz
			4.5	20			16		
			6.0	24			19		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			210		265	ns	
		4.5			42		53		
		6.0			36		45		
$t_{PHL}$	output propagation time ( $\overline{CK} - Q1$ )	2.0			210		265	ns	
		4.5			42		53		
		6.0			36		45		
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q1, Q4 \sim Q14$ )	2.0			240		302	ns	
		4.5			48		60		
		6.0			41		51		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ( $V_{CC} = 2 \sim 6V, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, R_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{rec}$	$R_D$ recovery time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		


14-STAGE BINARY RIPPLE COUNTER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parametric limits are Subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4022P/FP/DP

## OCTAL COUNTER/DIVIDER

### DESCRIPTION

The M74HC4022 is a semiconductor integrated circuit consisting of an octal counter with reset input and decode output.

### FEATURES

- High-speed: (clock frequency) 40MHz typ.  
 ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max  
 ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4022 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS4022.

The M74HC4022 is an octal Johnson counter with a decoded outputs, in which only one output is high at any time, the other outputs remaining at low.

When clock enable input  $\overline{CK_E}$  and direct reset input  $R_D$  are both held low, a clock pulse is applied to clock input CK, one output of Q0 through Q7 which corresponds to the number of counting pulses will become high. Counting takes place when CK changes from low-level to high-level.

### PIN CONFIGURATION (TOP VIEW)




When  $R_D$  is held low and CK is high, a clock pulse is applied to  $\overline{CK_E}$ , one output of Q0 through Q7 which corresponds to the number of counting pulses will become high. Counting takes place when  $\overline{CK_E}$  changes from high-level to low-level.

When  $R_D$  is high, Q0 and carry-output CO will become high, and Q1 through Q7 will become low, irrespective of other inputs.

When Q0 through Q3 are high, CO will become high, and when Q4 through Q7 are high, CO will become low, providing an output waveform with a 50% duty cycle.

### LOGIC DIAGRAM




FUNCTION TABLE (Note 1)

Inputs			High-level output pin
CK	CK <sub>E</sub>	R <sub>D</sub>	
X	X	H	Q0
X	H	L	Qn
L	X	L	Qn+1 (Counter operation)
↑	L	L	Qn
↑	H	L	
↓	L	L	
X	↑	L	Qn+1 (Counter operation)
L	↓	L	
H	↓	L	

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 ↓ : Change from high to low  
 Qn : Indicates output pin which is high before the input condition is set.  
 n : 0 through 7, but when n is 7, Qn+1 becomes Q0.

OPERATIONAL TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC4022FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC4022DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.



OCTAL COUNTER/DIVIDER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
$V_{IL}$	Low-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33	0.33	
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0		0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0		-0.1	-1.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0		4.0	40.0	$\mu\text{A}$		

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				40	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				40	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - CO)				40	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (CK - CO)				40	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $R_D - Q$ )				40	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $R_D - CO$ )				40	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_E - Q$ )				44	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_E - Q$ )				44	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_E - CO$ )				44	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $CK_E - CO$ )				44	ns

OCTAL COUNTER/DIVIDER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	4			3		MHz
			4.5	20			16		
			6.0	24			19		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHL}$	output propagation time (CK - Q)		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHL}$	output propagation time (CK - CO)		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHL}$	output propagation time ( $R_D - Q$ )		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PLH}$	Low-level to high-level output propagation time ( $R_D - CO$ )		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			250		315	ns
			4.5			50		63	
			6.0			43		54	
$t_{PHL}$	output propagation time ( $CK_E - Q$ )		2.0			250		315	ns
			4.5			50		63	
			6.0			43		54	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			250		315	ns
			4.5			50		63	
			6.0			43		54	
$t_{PHL}$	output propagation time ( $CK_E - CO$ )		2.0			250		315	ns
			4.5			50		63	
			6.0			43		54	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


# MITSUBISHI HIGH SPEED CMOS M74HC4022P/FP/DP

## OCTAL COUNTER/DIVIDER

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ , $T_A = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	CK, $\overline{CK_E}$ , $R_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	$\overline{CK_E}$ setup time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{su}$	CK setup time with respect to $\overline{CK_E}$		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	$\overline{CK_E}$ hold time with respect to CK		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_h$	CK hold time with respect to $\overline{CK_E}$		2.0	50			63		ns
			4.5	10			13		
			6.0	9			11		
$t_{rec}$	$R_D$ recovery time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_{rec}$	$R_D$ recovery time with respect to $\overline{CK_E}$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



OCTAL COUNTER/DIVIDER



# MITSUBISHI HIGH SPEED CMOS M74HC4024P/FP/DP

## 7-STAGE BINARY RIPPLE COUNTER

### DESCRIPTION

The M74HC4024 is a semiconductor integrated circuit consisting of an asynchronous 7-stage binary counter with direct reset input.

### FEATURES

- High-speed: (clock frequency) 70MHz typ.  
( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max  
( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4024 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.


The M74HC4024 consists of a 7-stage master-slave flip-flop with independent output signals at each flip-flop.

When used as a counter, the direct reset input  $R_D$  is maintained low and the clock pulse applied at clock input  $CK$ .

The counter operates when  $CK$  changes from high-level to low-level, and pure binary codes will appear at each output  $Q$ .

When direct reset input  $R_D$  is high, all flip-flop will be cleared and  $Q_1$  through  $Q_7$  all will become low irrespective of  $CK$ .

### PIN CONFIGURATION (TOP VIEW)



### FUNCTION TABLE (Note 1)


Inputs		Output state
CK	$R_D$	
X	H	All outputs are low-level
↑	L	No change
↓	L	Proceed to next state (counter operation)

Note 1 : X : Irrelevant

↑ : Change from low-level to high-level

↓ : Change from high-level to low-level

### LOGIC DIAGRAM



7-STAGE BINARY RIPPLE COUNTER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_I$	Input voltage		-0.5~ $V_{CC}+0.5$	V
$V_O$	Output voltage		-0.5~ $V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65~+150	$^\circ\text{C}$

Note 2 : M74HC4024FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4024DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40~+85 $^\circ\text{C}$			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -4.0mA$	4.5	4.18			4.13	
			$I_{OH} = -5.2mA$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 4.0mA$	4.5			0.26	0.33	
			$I_{OL} = 5.2mA$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$	

# MITSUBISHI HIGH SPEED CMOS M74HC4024P/FP/DP

## 7-STAGE BINARY RIPPLE COUNTER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_A = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				35	ns
$t_{PHL}$	output propagation time ( $\overline{CK} - Q1$ )				35	ns
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q1 \sim Q7$ )				35	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2 \sim 6V, T_A = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			210		265	ns	
		4.5			42		53		
		6.0			36		45		
$t_{PHL}$	output propagation time ( $\overline{CK} - Q1$ )	2.0			210		265	ns	
		4.5			42		53		
		6.0			36		45		
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q1 \sim Q7$ )	2.0			210		265	ns	
		4.5			42		53		
		6.0			36		45		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			60				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load condition is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

### TIMING REQUIREMENT ( $V_{CC} = 2 \sim 6V, T_A = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, R_D$ clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{rec}$	$R_D$ recovery time with respect to $\overline{CK}$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		



**7-STAGE BINARY RIPPLE COUNTER**

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4040P/FP/DP

## 12-STAGE BINARY RIPPLE COUNTER

### DESCRIPTION

The M74HC4040 is a semiconductor integrated circuit consisting of an asynchronous 12-stage binary counter with a direct reset input.

### FEATURES

- High-speed: (clock frequency) 40MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4040 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to LSTTL. The M74HC4040 contains a 12-stage master-slave flip-flop with independent outputs Q1~Q12 at each flip-flop.

When operated as a counter, the direct reset input  $R_D$  should be held low and a clock pulse applied at clock input  $\overline{\text{CK}}$ .

Counting takes place when  $\overline{\text{CK}}$  changes from high-level to low-level, and pure binary code outputs appear at each

### PIN CONFIGURATION (TOP VIEW)



outputs Q1~Q12.


When  $R_D$  is set high, all flip-flops will be cleared and all outputs Q1~Q12 will become low irrespective of  $\overline{\text{CK}}$ .

### FUNCTION TABLE (Note 1)

Inputs		Output state
CK	$R_D$	
X	H	All outputs are low-level
↑	L	No change
↓	L	Advance counter

Note 1 : X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level

### LOGIC DIAGRAM



12-STAGE BINARY RIPPLE COUNTER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC4040FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4040DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$	

# MITSUBISHI HIGH SPEED CMOS M74HC4040P/FP/DP

## 12-STAGE BINARY RIPPLE COUNTER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				35	ns
$t_{PHL}$	output propagation time ( $\overline{CK} - Q1$ )				35	ns
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q1 \sim Q12$ )			40	ns	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2 \sim 6V, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	4			3		MHz
			4.5	20			16		
			6.0	24			19		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			210		265	ns	
		4.5			42		53		
		6.0			36		45		
$t_{PHL}$	output propagation time ( $\overline{CK} - Q1$ )	2.0			210		265	ns	
		4.5			42		53		
		6.0			36		45		
$t_{PHL}$	High-level to low-level output propagation time ( $R_D - Q1 \sim Q12$ )	2.0			240		302	ns	
		4.5			48		60		
		6.0			41		51		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

### TIMING REQUIREMENTS ( $V_{CC} = 2 \sim 6V, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, R_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{rec}$	$R_D$ recovery time with respect to $\overline{CK}$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		


**12-STAGE BINARY RIPPLE COUNTER**

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# MITSUBISHI HIGH SPEED CMOS M74HC4049BP/FP/DP

## HEX INVERTING BUFFER/LOGIC-LEVEL DOWN CONVERTER

### DESCRIPTION

The M74HC4049B is a semiconductor integrated circuit consisting of 6 built-in buffer/converter circuits with inverting outputs.

### FEATURES

- High-speed: 12ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4049B to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.


Unlike ordinary input protection circuits, inputs can be applied up to  $\text{GND}+15\text{V}$ , irrespective of  $V_{CC}$ , allowing the circuit to be used as logic-level converter from CMOS to high-speed CMOS/LSTTL logic circuits.

When input A is high, the output Y will become low, and when input A is low, the output Y will become high.

### FUNCTION TABLE

Input	Output
A	Y
L	H
H	L

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH BUFFER)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim +18$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC4049BFP,  $T_a = -40\sim +70^\circ\text{C}$  and  $T_a = 70\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$   
M74HC4049BDP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$

HEX INVERTING BUFFER/LOGIC-LEVEL DOWN CONVERTER

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		15	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0			0.5 1.35 1.8		0.5 1.35 1.8	V
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1		0.1	
			$I_{OL} = 6.0\text{mA}$	4.5		0.26		0.33	
			$I_{OL} = 7.8\text{mA}$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0		0.1		1.0	$\mu\text{A}$	
		$V_I = 15\text{V}$	6.0		0.5		5.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0		-0.1		-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = 15\text{V}, GND, I_O = 0\mu\text{A}$	6.0		1.0		10.0	$\mu\text{A}$	

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50\text{pF}$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	ns
$t_{PHL}$	output propagation time				15	ns

# MITSUBISHI HIGH SPEED CMOS M74HC4049BP/FP/DP


## HEX INVERTING BUFFER/LOGIC-LEVEL DOWN CONVERTER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$		$C_L = 50pF$ (Note 3)	2.0			85		100	ns
			4.5			17		20	
			6.0			15		18	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$		$C_L = 50pF$ (Note 3)	2.0			127		150	ns
			4.5			25		30	
			6.0			22		27	
$t_{PHL}$		$C_L = 50pF$ (Note 3)	2.0			112		142	ns
			4.5			22		28	
			6.0			19		24	
$C_I$	Input capacitance						10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			34				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC4050BP/FP/DP

## HEX NONINVERTING BUFFER/LOGIC-LEVEL DOWN CONVERTER

### DESCRIPTION

The M74HC4050B is a semiconductor integrated circuit consisting of 6 built-in buffer/converter circuits with noninverting outputs.

### FEATURES

- High-speed: 12ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4050B to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.


Unlike ordinary input protection circuits, inputs can be applied up to  $\text{GND}+15\text{V}$ , irrespective of  $V_{CC}$ , allowing the circuit to be used as logic-level converter from CMOS to high-speed CMOS/LSTTL logic circuits.

When input A is high, the output Y will become high, and when input A is low, the output Y will become low.

### FUNCTION TABLE

Input	Output
A	Y
L	L
H	H

### PIN CONFIGURATION (TOP VIEW)



16P4  
Outline 16P2N  
16P2P

NC : NO CONNECTION

### LOGIC DIAGRAM (EACH BUFFER)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-0.5\sim +18$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC4050BFP,  $T_a = -40\sim +70^\circ\text{C}$  and  $T_a = 70\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4050BDP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC4050BP/FP/DP**

**HEX NONINVERTING BUFFER/LOGIC-LEVEL DOWN CONVERTER**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		15	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_o = V_{CC} - 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_o = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_i = V_{IH}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_i = V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
		$V_i = 15\text{V}$	6.0			0.5		5.0		
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_i = 15\text{V}, \text{GND}, I_o = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50\text{pF}$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	ns
$t_{PHL}$	output propagation time				15	


HEX NONINVERTING BUFFER/LOGIC-LEVEL DOWN CONVERTER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 3)	2.0			85		100	ns
			4.5			17		20	
			6.0			15		18	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 3)	2.0			127		150	ns
			4.5			25		30	
			6.0			22		27	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 3)	2.0			112		142	ns
			4.5			22		28	
			6.0			19		24	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			32				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4051P/FP/DP

## 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

### DESCRIPTION

The M74HC4051 is a semiconductor integrated circuit consisting of a multiplexer/demultiplexer which is capable of selecting between 8 analog switches with 3-input digital signal.

### FEATURES

- Low on-state resistance
- High off-state resistance: more than  $10^9 \Omega$ , typ.
- Excellent conductance linearity. Distortion 0.05% typ.
- Enable input
- High-speed: 18ns typ. ( $C_L = 50\text{pF}$ ,  $V_{CC} = 4.5\text{V}$ ,  $V_{EE} = \text{GND}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC} = 5\text{V}$ ,  $V_{EE} = \text{GND}$ ,  $T_a = 25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC} = 4.5\text{V}, 6\text{V}$ )
- Wide operating voltage range:  $V_{CC} - V_{EE} = 2 \sim 12\text{V}$   
 $V_{CC} - \text{GND} = 2 \sim 6\text{V}$
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ\text{C}$


### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4051 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.


### PIN CONFIGURATION (TOP VIEW)



When a three-bit binary code is applied at control inputs A, B and C, the impedance between the common pin X and the selected channel X0 through X7 will become low-impedance state, and the other channels will become high-impedance state. In this case, when enable input  $\bar{E}$  is high, all channels X0 through X7 will become high-impedance state, irrespective of other inputs.

Analog signals of amplitude  $V_{CC} - V_{EE}$  greater than logic amplitude  $V_{CC} - \text{GND}$  at A, B and C can be switched.

### LOGIC DIAGRAM



8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

FUNCTION TABLE (Note 1)

Enable input	Control Inputs			Switch between channel input/output and common pin							
				X0	X1	X2	X3	X4	X5	X6	X7
$\bar{E}$	C	B	A	X0	X1	X2	X3	X4	X5	X6	X7
L	L	L	L	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	L	H	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF
L	L	H	L	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF
L	L	H	H	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF
L	H	L	L	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF
L	H	L	H	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF
L	H	H	L	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF
L	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
H	X	X	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Note 1 : X : Irrelevant  
ON : Impedance between Xn and X is low. (n : 0~7)  
OFF : Impedance between Xn and X is high. (n : 0~7)

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_{EE}$			-7.0~+0.5	V
$V_i$	Input voltage	Control inputs, enable input	-0.5~ $V_{CC}+0.5$	V
$V_{i/O}$		I/O channels, common pin	$V_{EE}-0.5 \sim V_{CC}+0.5$	V
$V_{i/O}$	Input to output voltage		$\pm 0.5$	V
$V_o$	Output voltage		$V_{EE}-0.5 \sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_o$	Output current per gate		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature		-65~+150	$^\circ\text{C}$

Note 2 : M74HC4051FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4051DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2.0		6.0	V
$V_{EE}$		0		-6.0	
$V_i$	Input voltage	$V_{EE}$		$V_{CC}$	V
	Control input, enable input				
$V_o$	Output voltage	$V_{EE}$		$V_{CC}$	V
	Channel input/output, common pin				
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

MITSUBISHI HIGH SPEED CMOS  
M74HC4051P/FP/DP

8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit			
					25°C			-40~+85°C				
			V <sub>EE</sub> (V)	V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max		
V <sub>IH</sub>	High-level input voltage	Refer to R <sub>ON</sub> specification	—	2.0	1.5			1.5		V		
			—	4.5	3.15			3.15				
			—	6.0	4.2			4.2				
V <sub>IL</sub>	Low-level input voltage	Refer to R <sub>ON</sub> specification	—	2.0			0.5		0.5	V		
			—	4.5			1.35		1.35			
			—	6.0			1.8		1.8			
R <sub>ON</sub>	On-state resistance	V <sub>I</sub> = V <sub>IH</sub> V <sub>IL</sub> , I <sub>S</sub> = 0.1mA V <sub>IS</sub> = GND~V <sub>CC</sub> (Test circuit 1)	GND	4.5			170		215	Ω		
			-4.5	4.5			85		106			
			-6.0	6.0			50		63			
				V <sub>I</sub> = V <sub>IH</sub> V <sub>IL</sub> , I <sub>S</sub> = 0.1mA V <sub>IS</sub> = GND, V <sub>CC</sub> (Test circuit 1)	GND	2.0						Ω
					GND	4.5			85		106	
					-4.5	4.5			63		78	
			-6.0	6.0			37		47			
ΔR <sub>ON</sub>	On-state resistance variation (switch-to-switch in the same package)	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> V <sub>IS</sub> = GND~V <sub>CC</sub>	GND	4.5						Ω		
			-4.5	4.5								
			-6.0	6.0								
I <sub>I2(OFF)</sub>	Switch-off leakage current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>IS</sub> = GND, V <sub>CC</sub> V <sub>OS</sub> = V <sub>CC</sub> , GND	GND	6.0			±0.1		±1.0	μA		
			-6.0	6.0			±0.2		±2.0			
I <sub>I2(ON)</sub>	Switch-on leakage current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>IS</sub> = GND, V <sub>CC</sub>	GND	6.0			±0.2		±2.0	μA		
			-6.0	6.0			±0.4		±4.0			
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	—	6.0			0.1		1.0	μA		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	—	6.0			-0.1		-1.0	μA		
I <sub>CC</sub>	Quiescent power dissipation	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	GND	6.0			4.0		40.0	μA		
			-6.0	6.0			8.0		80.0			

8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			25°C			-40~+85°C				
			$V_{EE}(V)$	$V_{CC}(V)$	Min	Typ	Max	Min		Max
$f_{max}$	Maximum propagation frequency $R_L = 1k\Omega$ , $V_{IS} = 1.6VRMS$	$C_L = 50pF$ (Test circuit 2)	-4.5	4.5						MHz
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (X0~X7 - X, X - X0~X7)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 3)	GND	2.0			60		75	ns
			GND	4.5			12		15	
			-4.5	4.5						
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A, B, C - X)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 8)	GND	2.0			60		75	ns
			GND	4.5			12		15	
			-4.5	4.5						
$t_{PLZ}$	Low-level and high-level output disable time (A, B, C - X0~X7)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			370		465	ns
			GND	4.5			74		93	
			-4.5	4.5						
$t_{PHZ}$	Low-level and high-level output disable time ( $\bar{E}$ - X, X0~X7)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			370		465	ns
			GND	4.5			74		93	
			-4.5	4.5						
$t_{PZL}$	Low-level and high-level output enable time (A, B, C - X0~X7)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			290		365	ns
			GND	4.5			58		73	
			-4.5	4.5						
$t_{PZH}$	Low-level and high-level output enable time ( $\bar{E}$ - X, X0~X7)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			290		365	ns
			GND	4.5			58		73	
			-4.5	4.5						
	Sine wave propagation dissipation	$V_{IS} = 1.6VRMS$ $R_L = 10k\Omega$ (Test circuit 5)	-4.5	4.5						%
	Feedthrough (switch off)	$V_{IS} = 1.6VRMS$ $R_L = 10k\Omega$ $C_L = 50pF$ (Test circuit 2)	-4.5	4.5						MHz
	Crosstalk (control input, enable input-to-switch output)	$R_L = 10k\Omega$ $R_I = 1k\Omega$ $C_L = 50pF$ (Test circuit 6)	-4.5	4.5						mV <sub>P-P</sub>
$C_i$	Input capacitance	Control input					10	10	pF	
		Channel input/output								
		Common pin								
$C_i$	Feedthrough capacitance								pF	
$C_{PD}$	Power dissipation capacitance (Note 3)								pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

# MITSUBISHI HIGH SPEED CMOS M74HC4051P/FP/DP

## 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER


### Test Circuit

#### 1. On-state resistance




$$R_{ON} = \frac{V_{I-O}}{10^{-4}} (\Omega)$$


#### 2. Maximum propagation frequency, fiedthrough (switch off)




#### 5. Sine wave propagation distortion




#### 6. Crosstalk (control input enable input)




#### 3. Low-level to high-level and high-level to low-level propagation time (X0~X7 / X - X / X0~X7)



#### 4. Low-level to high-level and high-level to low-level output propagation time, output enable, disable time (A, B, C, E - X0 ~ X7 / X)







#### 8. Low-level to high-level and high-level to low-level propagation time (A, B, C - X)



**8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER**

**TIMING DIAGRAM**





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4052P/FP/DP

## DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULIPLEXER

### DESCRIPTION

The M74HC4052 is a semiconductor integrated circuit consisting of two multiplexer/demultiplexers capable of selecting between 4 analog switches with 2-input digital signal.

### FEATURES

- Low on-state resistance
- High off-state resistance: more than  $10^9 \Omega$ , typ.
- Excellent conductance linearity
- Enable input
- High-speed: 28ns typ. ( $C_L = 50\text{pF}$ ,  $V_{CC} = 4.5\text{V}$ ,  $V_{EE} = \text{GND}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC} = 5\text{V}$ ,  $V_{EE} = \text{GND}$ ,  $T_a = 25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC} = 4.5\text{V}, 6\text{V}$ )
- Wide operating voltage range:  $V_{CC} - V_{EE} = 2 \sim 12\text{V}$   
 $V_{CC} - \text{GND} = 2 \sim 12\text{V}$
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4052 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

When a two-bit binary code is applied at control inputs A and B, the impedance between common pin X and the selected channel X0 through X3 will become low, and the other channels will become high-impedance state. The impedance between common pin Y and channels Y0 through Y3 is controlled in the same way. In this case, when enable input  $\bar{E}$  is high, all channels X0 through X3 and Y0 through Y3 will become high-impedance state, irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)




Analog signals of amplitude  $V_{CC} - V_{EE}$  greater than logic amplitude  $V_{CC} - \text{GND}$  at A and B can be switched.

### FUNCTION TABLE (Note 1)

Enable input	Control inputs		Switch between channel input/output and common pin				
	$\bar{E}$	B	A	X0, Y0	X1, Y1	X2, Y2	X3, Y3
L	L	L	L	ON	OFF	OFF	OFF
L	L	H	H	OFF	ON	OFF	OFF
L	H	L	L	OFF	OFF	ON	OFF
L	H	H	H	OFF	OFF	OFF	ON
H	X	X	X	OFF	OFF	OFF	OFF

Note 1 : X : Irrelevant  
 ON : Impedance between  $X_n$  and X, and between  $Y_n$  and Y is low. (n : 0~3)  
 OFF : Impedance between  $X_n$  and X, and between  $Y_n$  and Y is high. (n : 0~3)

### LOGIC DIAGRAM



DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>EE</sub>			-7.0~+0.5	V
V <sub>I</sub>	Input voltage	Control inputs, enable inputs	-0.5~V <sub>CC</sub> +0.5	V
V <sub>I/O</sub>	Input to output voltage	I/O channels, common pins	V <sub>EE</sub> -0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		±0.5	V
			V <sub>EE</sub> -0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per gate		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature		-65~+150	°C

Note 2 : M74HC4052FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC4052DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2.0		6.0	V
V <sub>EE</sub>		0		-6.0	V
V <sub>I</sub>	Input voltage	Control input, enable input	0	V <sub>CC</sub>	V
		Channel input/output, common pin	V <sub>EE</sub>	V <sub>CC</sub>	
V <sub>O</sub>	Output voltage	V <sub>EE</sub>		V <sub>CC</sub>	V
T <sub>opr</sub>	Ambient operating temperature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit		
			25°C			-40~+85°C					
			V <sub>EE</sub> (V)	V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max	
V <sub>IH</sub>	High-level input voltage	Refer to R <sub>ON</sub> specification	-	2.0	1.5			1.5		V	
			-	4.5	3.15			3.15			
			-	6.0	4.2			4.2			
V <sub>IL</sub>	Low-level input voltage	Refer to R <sub>ON</sub> specification	-	2.0				0.5	0.5	V	
			-	4.5				1.35	1.35		
			-	6.0				1.8	1.8		
R <sub>ON</sub>	On-state resistance	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , I <sub>S</sub> = 0.1mA V <sub>IS</sub> = GND~V <sub>CC</sub> (Test circuit 1)	GND	4.5				170	215	Ω	
			-4.5	4.5				85	106		
			-6.0	6.0				50	63		
		V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , I <sub>S</sub> = 0.1mA V <sub>IS</sub> = GND, V <sub>CC</sub> (Test circuit 1)	GND	2.0							Ω
			GND	4.5				85	106		
			-4.5	4.5				63	78		
-6.0	6.0				37	47					
ΔR <sub>ON</sub>	On-state resistance variation (switch-to-switch in the same package)	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> V <sub>IS</sub> = GND~V <sub>CC</sub>	GND	4.5						Ω	
			-4.5	4.5							
			-6.0	6.0							
I <sub>Iz(OFF)</sub>	Switch-off leakage current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>IS</sub> = GND, V <sub>CC</sub> V <sub>OS</sub> = V <sub>CC</sub> , GND	GND	6.0				±0.1	±1.0	μA	
			-6.0	6.0				±0.2	±2.0		
I <sub>Iz(ON)</sub>	Switch-on leakage current	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub> , V <sub>IS</sub> = GND, V <sub>CC</sub>	GND	6.0				±0.2	±2.0	μA	
			-6.0	6.0				±0.4	±4.0		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	-	6.0				0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	-	6.0				-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent power dissipation	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	GND	6.0				4.0	40.0	μA	
			-6.0	6.0				8.0	80.0		

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC4052P/FP/DP**

**DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{EE}(V)$	$V_{CC}(V)$	25°C			-40~+85°C		
					Min	Typ	Max	Min		Max
$f_{max}$	Maximum propagation frequency $R_L = 1k\Omega$ , $V_{IS} = 1.6V_{RMS}$	$C_L = 50pF$ (Test circuit 2)	-4.5	4.5						MHz
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 3)	GND	2.0			60		75	ns
			GND	4.5			12		15	
$t_{PHL}$	(X0~X3-X, X-X0~X3) (Y0~Y3-Y, Y-Y0~Y3)	(Test circuit 3)	GND	2.0			60		75	ns
			GND	4.5			12		15	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 8)	GND	2.0			370		465	ns
			GND	4.5			74		93	
$t_{PHL}$	(A, B-X, Y)	(Test circuit 8)	GND	2.0			370		465	ns
			GND	4.5			74		93	
$t_{PLZ}$	Low-level and high-level output disable time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			290		365	ns
			GND	4.5			58		73	
$t_{PHZ}$	(A, B-X0~X3, Y0~Y3) (E-X, X0~X3, Y, Y0~Y3)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			290		365	ns
			GND	4.5			58		73	
$t_{PZL}$	Low-level and high-level output enable time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			345		435	ns
			GND	4.5			69		87	
$t_{PZH}$	(A, B-X0~X3, Y0~Y3) (E-X, X0~X3, Y, Y0~Y3)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			345		435	ns
			GND	4.5			69		87	
	Sine wave propagation distortion	$V_{IS} = 1.6V_{RMS}$ $R_L = 10k\Omega$ (Test circuit 5)	-4.5	4.5						%
	Feedthrough (switch off)	$V_{IS} = 1.6V_{RMS}$ $R_L = 10k\Omega$ $C_L = 50pF$ (Test circuit 2)	-4.5	4.5						MHz
	Crosstalk (control input, enable input-to-switch outputs)	$R_L = 10k\Omega$ $R_I = 1k\Omega$ $C_L = 50pF$ (Test circuit 6)	-4.5	4.5						$mV_{p-p}$
	Crosstalk (switch-to-switch)	$R_L = 1k\Omega$ , $C_L = 50pF$ (Test circuit 7)	-4.5	4.5						MHz
$C_i$	Input capacitance	Control Input					10		10	pF
		Channel input/output								
		Common pin								
$C_f$	Feedthrough capacitance									pF
$C_{PD}$	Power dissipation capacitance (Note 2)									pF

Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$

DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER


Test Circuit

1. On-state resistance




$$R_{ON} = \frac{V_{1-0}}{10^{-4}} (\Omega)$$


2. Maximum propagation frequency, fieldthrough (switch off)




5. Sine wave propagation distortion




6. Crosstalk (control input, enable input)




3. Low-level to high-level and high-level to low-level propagation time




7. Crosstalk (switch-to-switch)



4. Low-level to high-level and high-level to low-level output propagation time, output enable, disable time







8. Low-level to high-level and high-level to low-level propagation time



MITSUBISHI HIGH SPEED CMOS  
M74HC4052P/FP/DP

DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4053P/FP/DP

## TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

### DESCRIPTION

The M74HC4053 is a semiconductor integrated circuit consisting of three multiplexers/demultiplexers capable of selecting between 2 analog switches.

### FEATURES

- Low on-state resistance
- High off-state resistance: more than  $10^9 \Omega$ , typ.
- Excellent conductance linearity
- Enable input
- High-speed: 28ns typ. ( $C_L = 50\text{pF}$ ,  $V_{CC} = 4.5\text{V}$ ,  $V_{EE} = \text{GND}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC} = 5\text{V}$ ,  $V_{EE} = \text{GND}$ ,  $T_a = 25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC} = 4.5\text{V}$ ,  $6\text{V}$ )
- Wide operating voltage range:  $V_{CC} - V_{EE} = 2 \sim 6\text{V}$   
 $V_{CC} - \text{GND} = 2 \sim 6\text{V}$
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4053 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS4053.

When a one-bit binary code is applied at control inputs A, B and C, the impedance between the common pin and the selected channel will become low, and the other channels will become high-impedance state.

In this case, when enable input  $\bar{E}$  is high, all channels will become high-impedance state, irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)




Analog signals of amplitude  $V_{CC} - V_{EE}$  greater than logic amplitude  $V_{CC} - \text{GND}$  at A, B and C can be switched.

### FUNCTION TABLE (Note 1)

Enable Input	Control Inputs	Switches between channel inputs/outputs and common pin	
$\bar{E}$	A, B, C	X0, Y0, Z0	X1, Y1, Z1
L	L	ON	OFF
L	H	OFF	ON
H	X	OFF	OFF

Note 1 : X : Irrelevant  
 ON : Impedance between  $X_n$  and X,  $Y_n$  and Y, and  $Z_n$  and Z is low ( $n : 0, 1$ )  
 OFF : Impedance between  $X_n$  and X,  $Y_n$  and Y, and  $Z_n$  and Z is high ( $n : 0, 1$ )

### LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC4053P/FP/DP**

**TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_{EE}$			$-7.0 \sim +0.5$	V
$V_i$	Input voltage	Control input, enable input	$-0.5 \sim V_{CC} + 0.5$	V
		Channel input/output, common pin	$V_{EE} - 0.5 \sim V_{CC} + 0.5$	V
$V_{I/O}$	Input to output voltage		$\pm 0.5$	V
$V_O$	Output voltage		$V_{EE} - 0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_O$	Output current per gate		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC4053FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4053DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2.0		6.0	V
$V_{EE}$		0		-6.0	V
$V_i$	Input voltage	Control input, enable input	0	$V_{CC}$	V
		Channel input/output, common pin	$V_{EE}$	$V_{CC}$	
$V_O$	Output voltage	$V_{EE}$		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit			
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$						
			$V_{EE}(V)$	$V_{CC}(V)$	Min	Typ	Max	Min		Max		
$V_{IH}$	High-level input voltage	Refer to $R_{ON}$ specification	-	2.0	1.5			1.5		V		
			-	4.5	3.15			3.15				
			-	6.0	4.2			4.2				
$V_{IL}$	Low-level input voltage	Refer to $R_{ON}$ specification	-	2.0				0.5	0.5	V		
			-	4.5				1.35	1.35			
			-	6.0				1.8	1.8			
$R_{ON}$	On-state resistance	$V_i = V_{IH}, V_{iL}, I_S = 0.1\text{mA}$ $V_{IS} = \text{GND} \sim V_{CC}$ (Test circuit 1)	GND	4.5				170	215	$\Omega$		
			-4.5	4.5				85	106			
			-6.0	6.0				50	63			
		$\Delta R_{ON}$	On-state resistance variation (switch-to-switch in the same package)	$V_i = V_{IH}, V_{iL}$ $V_{IS} = \text{GND} \sim V_{CC}$	GND	2.0						$\Omega$
					GND	4.5				85	106	
					-4.5	4.5				63	78	
$I_{IZ(OFF)}$	Switch-off leakage current	$V_i = V_{IH}, V_{iL}, V_{IS} = \text{GND}, V_{CC}$ $V_{OS} = V_{CC}, \text{GND}$	GND	6.0				$\pm 0.1$	$\pm 1.0$	$\mu\text{A}$		
			-6.0	6.0				$\pm 0.2$	$\pm 2.0$			
			GND	6.0				$\pm 0.2$	$\pm 2.0$			
$I_{IZ(ON)}$	Switch-on leakage current	$V_i = V_{IH}, V_{iL}, V_{IS} = \text{GND}, V_{CC}$	GND	6.0				$\pm 0.2$	$\pm 2.0$	$\mu\text{A}$		
			-6.0	6.0				$\pm 0.4$	$\pm 4.0$			
			GND	6.0				$\pm 0.4$	$\pm 4.0$			
$I_{IH}$	High-level input current	$V_i = 6V$	-	6.0				0.1	1.0	$\mu\text{A}$		
$I_{iL}$	Low-level input current	$V_i = 0V$	-	6.0				-0.1	-1.0	$\mu\text{A}$		
$I_{CC}$	Quiescent power dissipation	$V_i = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	GND	6.0				4.0	40.0	$\mu\text{A}$		
			-6.0	6.0				8.0	80.0			

TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit		
					25°C		-40~+85°C			
			$V_{EE}(V)$	$V_{CC}(V)$	Min	Typ	Max		Min	Max
$f_{max}$	Maximum propagation frequency $R_L = 1k\Omega$ , $V_{IS} = 1.6VRMS$	$C_L = 50pF$ (Test circuit 2)	-4.5	4.5						MHz
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 3)	GND	2.0			60		75	ns
			GND	4.5			12		15	
			-4.5	4.5						
$t_{PHL}$	(X0, X1-X/X-X0, X1) (Y0, Y1-Y/Y-Y0, Y1) (Z0, Z1-Z/Z-Z0, Z1)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 3)	GND	2.0			60		75	ns
			GND	4.5			12		15	
			-4.5	4.5						
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 8)	GND	2.0			370		465	ns
			GND	4.5			74		93	
			-4.5	4.5						
$t_{PHL}$	(A-X) (B-Y) (C-Z)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 8)	GND	2.0			370		465	ns
			GND	4.5			74		93	
			-4.5	4.5						
$t_{PLZ}$	Low-level and high-level output disable time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			290		365	ns
			GND	4.5			58		73	
			-4.5	4.5						
$t_{PHZ}$	(A-X0, X1/E-X, X0, X1) (B-Y0, Y1/E-Y, Y0, Y1) (C-Z0, Z1/E-Z, Z0, Z1)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			290		365	ns
			GND	4.5			58		73	
			-4.5	4.5						
$t_{PZL}$	Low-level and high-level output enable time	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			345		435	ns
			GND	4.5			69		87	
			-4.5	4.5						
$t_{PZH}$	(A-X0, X1/E-X, X0, X1) (B-Y0, Y1/E-Y, Y0, Y1) (C-Z0, Z1/E-Z, Z0, Z1)	$R_L = 1k\Omega$ $C_L = 50pF$ (Test circuit 4)	GND	2.0			345		435	ns
			GND	4.5			69		87	
			-4.5	4.5						
	Sine wave propagation dissipation	$V_{IS} = 1.6VRMS$ $R_L = 10k\Omega$ (Test circuit 5)	-4.5	4.5						%
	Feedthrough (switch off)	$V_{IS} = 1.6VRMS$ $R_L = 10k\Omega$ $C_L = 50pF$ (Test circuit 2)	-4.5	4.5						MHz
	Crosstalk (control input, enable input-to-switch output)	$R_L = 10k\Omega$ $R_i = 1k\Omega$ $C_L = 50pF$ (Test circuit 6)	-4.5	4.5						mV <sub>P-P</sub>
	Crosstalk (switch-to-switch)	$R_L = 1k\Omega$ , $C_L = 50pF$ (Test circuit 7)	-4.5	4.5						MHz
$C_i$	Input capacitance	Control input					10		10	pF
		Channel input/output								
		Common pin								
$C_f$	Feedthrough capacitance									pF
$C_{PD}$	Power dissipation capacitance (Note 2)									pF

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$$



TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER


Test Circuit

1. On-state resistance




$$R_{ON} = \frac{V_{I-O}}{10^{-4}} (\Omega)$$


2. Maximum propagation frequency, fieldthrough (switch off)




3. Low-level to high-level and high-level to low-level propagation time




4. Low-level to high-level and high-level to low-level output propagation time, output enable, disable time




5. Sine wave propagation distortion




6. Crosstalk (control input, enable input)



7. Crosstalk (switch-to-switch)







8. Low-level to high-level and high-level to low-level propagation time



TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC4066P/FP/DP

QUADRUPLE ANALOG SWITCH/MULTIPLEXER/DEMULTIPLEXER  
WITH ENHANCED ON-RESISTANCE LINEARITY

## DESCRIPTION

The M74HC4066 is a semiconductor integrated circuit consisting of four independent bidirectional analog switches.

## FEATURES

- Low on-state resistance  $60\ \Omega$  typ. ( $V_{CC}=6V$ )
- High off-state resistance: more than  $10^9\ \Omega$ , typ.
- Excellent conductance linearity: Variation 0.05% typ.
- High speed: 12ns typ. ( $C_L=50pF$ ,  $V_{CC}=6V$ )
- Low power dissipation:  $5\ \mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V, 6V$ )
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.


## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4066 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

On/off control inputs  $C_A$ ,  $C_B$ ,  $C_C$  and  $C_D$  change the impedance between the switch inputs/outputs  $X_A$ - $Y_A$ ,  $X_B$ - $Y_B$ ,  $X_C$ - $Y_C$ , and  $X_D$ - $Y_D$ .

When control input  $C_A$ ,  $C_B$ ,  $C_C$ , and  $C_D$  are high, the impedance between the corresponding switch inputs/outputs will become low, and when  $C_A$ ,  $C_B$ ,  $C_C$ , and  $C_D$  are low, the impedance will become high.


## PIN CONFIGURATION (TOP VIEW)




## FUNCTION TABLE (Note 1)

Inputs	Input/output-to-output/input impedance ( $V_{CC}=4.5, 6V$ )
C	
H	$60\sim 100\ \Omega$
L	$>10^9\ \Omega$ (typ.)

## LOGIC DIAGRAM (EACH SWITCH)



## CIRCUIT DIAGRAM (EACH SWITCH)



# MITSUBISHI HIGH SPEED CMOS M74HC4066P/FP/DP

## QUADRUPLE ANALOG SWITCH/MULTIPLEXER/DEMULTIPLEXER WITH ENHANCED ON-RESISTANCE LINEARITY

### ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>I/O</sub>	Input to output voltage		±0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per gate		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 1)	500	mW
T <sub>stg</sub>	Storage temperature		-65~+150	°C

Note 2 : M74HC4066FP, T<sub>a</sub> = -40~+60°C and T<sub>a</sub> = 60~85°C are derated at -6mW/°C.  
M74HC4066DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Ambient operating temperature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	
V <sub>IH</sub>	High-level input voltage (control)	Refer to R <sub>ON</sub> specification	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
V <sub>IL</sub>	Low-level input voltage (control)	I <sub>OFF</sub>   ≤ 1.0μA	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
R <sub>ON</sub>	On-state resistance	V <sub>CTL</sub> = V <sub>IH</sub> V <sub>IS</sub> = 0~V <sub>CC</sub> (Test circuit 1) I <sub>S</sub> = 100μA	2.0		1000			Ω
			4.5		100	170	215	
			6.0		70	140	180	
ΔR <sub>ON</sub>	On-state resistance variation (switch-to-switch in the same package)	V <sub>CTL</sub> = V <sub>IH</sub> I <sub>S</sub> = 100μA Switch-to-switch	2.0		50			Ω
			4.5		3			
			6.0		2			
I <sub>Iz(OFF)</sub>	Switch-off leakage current	V <sub>CTL</sub> = V <sub>IL</sub> V <sub>IS</sub> = 6V, V <sub>OS</sub> = 0V V <sub>IS</sub> = 0V, V <sub>OS</sub> = 6V	6.0			±0.1	±1.0	μA
I <sub>Iz(ON)</sub>	Switch-on leakage current	V <sub>CTL</sub> = V <sub>IH</sub> V <sub>IS</sub> = 0V~6V V <sub>OS</sub> = OPEN	6.0			±0.1	±1.0	μA
I <sub>IH</sub>	High-level input current (control)		6.0			0.1	1.0	μA
I <sub>IL</sub>	Low-level input current (control)		6.0			-0.1	-1.0	μA
I <sub>CC</sub>	Quiescent power dissipation	V <sub>CTL</sub> = V <sub>CC</sub> , GND	6.0			1.0	10.0	μA

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC4066P/FP/DP**

**QUADRUPLE ANALOG SWITCH/MULTIPLEXER/DEMULTIPLEXER**  
**WITH ENHANCED ON-RESISTANCE LINEARITY**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$f_{max(I/O)}$	Maximum propagation frequency	$V_{SS} = -2.5V$ $V_{IS} = 0.88V\ RMS$ $R_L = 1k\ \Omega$ (Test circuit 2) $C_L = 50pF$ $20\log_{10}V_O/V_I = -3dB$	2.5		30			MHz	
$f_{max(C)}$	Maximum control frequency	$R_L = 1k\ \Omega$ $C_L = 15pF$ (Test circuit 3) $V_{OS} = 1/2V_{CC}$	2.0 4.5 6.0		29 30 35			MHz	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (X - Y, Y - X)	$R_L = 10k\ \Omega$ $C_L = 50pF$ (Test circuit 4)	2.0 4.5 6.0		14 5 4	50 10 9		65 13 11	ns
$t_{PHL}$			2.0 4.5 6.0		11 5 4	50 10 9		65 13 11	ns
$t_{PLZ}$	Low-level and high-level output disable time (C - X, C - Y)	$R_L = 1k\ \Omega$ $C_L = 50pF$ (Test circuit 5)	2.0 4.5 6.0		16 11 10	115 23 20		145 29 25	ns
$t_{PHZ}$			2.0 4.5 6.0		21 13 12	115 23 20		145 29 25	ns
$t_{PZL}$	Low-level and high-level output enable time (C - X, C - Y)	$R_L = 1k\ \Omega$ $C_L = 50pF$ (Test circuit 5)	2.0 4.5 6.0		29 10 8	115 23 20		145 29 25	ns
$t_{PZH}$			2.0 4.5 6.0		27 10 8	115 23 20		145 29 25	ns
	Sine wave propagation distortion	$V_{SS} = -2.5V$ $V_{IS} = 0.88V\ RMS$ $R_L = 10k\ \Omega$ $f_i = 1kHz$ (Test circuit 6)	2.5		0.02				%
	Feedthrough (switch off)	$V_{SS} = -2.5V$ $V_{IS} = 0.88V\ RMS$ $R_L = 1k\ \Omega$ (Test circuit 2) $C_L = 50pF$ $20\log_{10}V_{OS}/V_{IS} = -50dB$	2.5		1.0				MHz
	Crosstalk (control input-to-switch outputs)	$R_i = 1k\ \Omega$ $R_L = 10k\ \Omega$ (Test circuit 7) $C_L = 50pF$	2.0 4.5 6.0		10 20 25				mV
	Crosstalk (switch-to-switch)	$V_{SS} = -2.5V$ $V_{IS} = 0.88V\ RMS$ $R_L = 1k\ \Omega$ (Test circuit 8) $C_L = 50pF$ $20\log_{10}V_{OS}/V_{IS} = -50dB$	2.5		1.5				MHz
$C_{I(C)}$	Input capacitance	Control input			4	10		10	pF
$C_{I(X,Y)}$		Input/output, output/input (Test circuit 9)							pF
$C_{X-Y,Y-X}$	Feedthrough capacitance	(Test circuit 9)							pF
$C_{PD}$	Power dissipation capacitance (Note 2)				9				pF


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

# MITSUBISHI HIGH SPEED CMOS M74HC4066P/FP/DP


## QUADRUPLE ANALOG SWITCH/MULTIPLEXER/DEMULTIPLEXER WITH ENHANCED ON-RESISTANCE LINEARITY

### Test Circuit


#### 1. On-state resistance




#### 2. Maximum propagation frequency, fieldthrough (switch off)




#### 6. Sine wave propagation distortion




#### 7. Crosstalk (control input-to-switch-input)




#### 3. Maximum control frequency



#### 8. Crosstalk (switch-to-switch)




#### 4. Low-level to high-level and high-level to low-level output propagation time (X-Y, Y-X)



(1) The pulse generator (PG) has the following characteristics (10%~90%) :  $t_r=6ns, t_f=6ns$

(2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

#### 5. Output enable, disable time (C-X, C-Y)




(1) The pulse generator (PG) has the following characteristics (10%~90%) :  $t_r=6ns, t_f=6ns$

(2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

Parameter	S1	S2
$t_{PLZ}$	2	1
$t_{PHZ}$	1	2
$t_{PZL}$	2	1
$t_{PZH}$	1	2



#### 9. Input capacitance, fieldthrough capacitance




# MITSUBISHI HIGH SPEED CMOS M74HC4066P/FP/DP

## QUADRUPLE ANALOG SWITCH/MULTIPLEXER/DEMULTIPLEXER WITH ENHANCED ON-RESISTANCE LINEARITY

### TIMING DIAGRAM




ON-STATE RESISTANCE  
— INPUT VOLTAGE (TYP.)




INPUT VOLTAGE  $V_1 - (V_{CC}/2)$  (V)

PROPAGATION TIME  
— SUPPLY VOLTAGE (TYP.)




SUPPLY VOLTAGE  $V_{CC}$  (V)

OUTPUT DISABLE TIME  
— SUPPLY VOLTAGE (TYP.)



SUPPLY VOLTAGE ( $V_{CC}$ ) (V)

OUTPUT ENABLE TIME  
— SUPPLY VOLTAGE (TYP.)



SUPPLY VOLTAGE  $V_{CC}$  (V)

# MITSUBISHI HIGH SPEED CMOS M74HC4075P/FP/DP

TRIPLE 3-INPUT OR GATE

## DESCRIPTION

The M74HC4075 is a semiconductor integrated circuit consisting of three 3-input positive-logic OR gates, usable as negative-logic AND gates.

## FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

## APPLICATION

General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4075 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.


When all inputs A, B and C are low, the output Y will become low, and when at least one of the inputs is high, the output Y will become high.

## FUNCTION TABLE


Inputs		Output
A	N	Y
L	L	L
H	L	H
L	H	H
H	H	H

$N = B + C$

## PIN CONFIGURATION (TOP VIEW)



## LOGIC DIAGRAM (EACH GATE)



## ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{iK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{oK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC4075FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4075DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .



**MITSUBISHI HIGH SPEED CMOS  
M74HC4075P/FP/DP**

**TRIPLE 3-INPUT OR GATE**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit		
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$				
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max	
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$	

TRIPLE 3-INPUT OR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				20	ns
$t_{PHL}$					20	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
$t_{PHL}$	output propagation time	2.0			115		145		
		4.5			23		29		
		6.0			20		25		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			31				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipation during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC4078P/FP/DP

## 8-INPUT POSITIVE NOR/OR GATE

### DESCRIPTION

The M74HC4078 is a semiconductor integrated circuit consisting of an 8-input positive-logic NOR/OR gates, usable as a negative-logic NAND/AND gate.

### FEATURES

- High-speed: 16ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4078 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

Buffered outputs Y and X improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When all inputs A through H are low, output Y will become high and output X will become low. When at least one of the inputs is high, output Y will become low and output X will become high.

### FUNCTION TABLE

Inputs		Outputs	
A	N	Y	X
L	L	H	L
H	L	L	H
L	H	L	H
H	H	L	H


$$N = B + C + D + E + F + G + H$$

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 : M74HC4078FP,  $T_a = -40\sim +60^\circ\text{C}$  and  $T_a = 60\sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4078DP,  $T_a = -40\sim +50^\circ\text{C}$  and  $T_a = 50\sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .


### PIN CONFIGURATION (TOP VIEW)



Outline 14P4  
14P2N  
14P2P

NC : NO CONNECTION

### LOGIC DIAGRAM



8-INPUT POSITIVE NOR/OR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IL}, V_{IH}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0		0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0		-0.1	-1.0	$\mu\text{A}$		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0		1.0	10.0	$\mu\text{A}$		

**MITSUBISHI HIGH SPEED CMOS  
M74HC4078P/FP/DP**

**8-INPUT POSITIVE NOR/OR GATE**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A~H - Y)				22	ns
$t_{PHL}$					22	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A~H - X)				24	ns
$t_{PHL}$					24	


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A~H - Y)		2.0			130		165	ns
			4.5			26		33	
			6.0			22		28	
$t_{PHL}$	output propagation time (A~H - X)		2.0			130		165	ns
			4.5			26		33	
			6.0			22		28	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A~H - Y)	2.0			140		175	ns	
		4.5			28		35		
		6.0			24		30		
$t_{PHL}$	output propagation time (A~H - X)	2.0			140		175	ns	
		4.5			28		35		
		6.0			24		30		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			75				pF	

Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load condition is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$


8-INPUT POSITIVE NOR/OR GATE

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4511P/FP/DP

## BCD-TO SEVEN-SEGMENT LATCH/DECODER/DISPLAY DRIVER

### DESCRIPTION

The M74HC4511 is a semiconductor integrated circuit consisting of a BCD seven-segment decoder/driver.

### FEATURES

- Contained latch for BCD input
- Blanking input
- High-speed: 55ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4511 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

When BCD code is applied to BCD (binary coded decimal) inputs A through D, the corresponding segment outputs a through g will become high. When each output is connected to a seven-segment display device, numeric characters are displayed as shown in the displayed character





table.

When latch enable input LE changes from low-level to high-level, the signals existing immediately prior to the change at A through D will be stored in the latch. When the blanking input  $\overline{BI}$  is low, a through g will become low, and display will be put out, irrespective of A through D.

When lamp test input LT is low, a through g will become high irrespective of other inputs, and all display segments will be lighted for visual inspection.




BCD-TO SEVEN-SEGMENT LATCH/DECODER/DISPLAY DRIVER

FUNCTION TABLE (Note 1)

Decimal value or function	Inputs							Outputs						
	LE	LT	Bi	D	C	B	A	a	b	c	d	e	f	g
0	L	H	H	L	L	L	L	H	H	H	H	H	H	L
1	L	H	H	L	L	L	H	L	H	H	L	L	L	L
2	L	H	H	L	L	H	L	H	H	L	H	H	L	H
3	L	H	H	L	L	H	H	H	H	H	H	L	L	H
4	L	H	H	L	H	L	L	L	H	H	L	L	H	H
5	L	H	H	L	H	L	H	H	L	H	H	L	H	H
6	L	H	H	L	H	H	L	L	L	H	H	H	H	H
7	L	H	H	L	H	H	H	H	H	H	L	L	L	L
8	L	H	H	H	L	L	L	H	H	H	H	H	H	H
9	L	H	H	H	L	L	H	H	H	H	L	L	H	H
10	L	H	H	H	L	H	L	L	L	L	L	L	L	L
11	L	H	H	H	L	H	H	L	L	L	L	L	L	L
12	L	H	H	H	H	L	L	L	L	L	L	L	L	L
13	L	H	H	H	H	L	H	L	L	L	L	L	L	L
14	L	H	H	H	H	H	L	L	L	L	L	L	L	L
15	L	H	H	H	H	H	H	L	L	L	L	L	L	L
Latch	↑	H	H	X	X	X	X	a <sup>0</sup>	b <sup>0</sup>	c <sup>0</sup>	d <sup>0</sup>	e <sup>0</sup>	f <sup>0</sup>	g <sup>0</sup>
Blanking	X	H	L	X	X	X	X	L	L	L	L	L	L	L
Lamp test	X	L	X	X	X	X	X	H	H	H	H	H	H	H

Note 1 : X : Irrelevant  
 ↑ : Change from low to high  
 a<sup>0</sup>~g<sup>0</sup> : Output state of a~g when latch enable pulse is applied.

Definition of character segments



DISPLAYED CHARACTERS

Decimal number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Displayed character	0	1	2	3	4	5	6	7	8	9						

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin	When output is high	-35	mA
		When output is low	25	
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub>	150	mA
		GND	-50	
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC4511FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
 M74HC4511DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.



**MITSUBISHI HIGH SPEED CMOS  
M74HC4511P/FP/DP**

**BCD-TO SEVEN-SEGMENT LATCH/DECODER/DISPLAY DRIVER**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$						
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15\text{pF}$ (Note 4)			10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A~D - a~g)				100	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (A~D - a~g)				100	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LE - a~g)				100	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (LE - a~g)				100	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (BI - a~g)				100	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (BI - a~g)				100	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (LT - a~g)				100	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (LT - a~g)				100	ns

**MITSUBISHI HIGH SPEED CMOS  
M74HC4511P/FP/DP**

**BCD-TO SEVEN-SEGMENT LATCH/DECODER/DISPLAY DRIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			600		756	ns
			4.5			120		151	
			6.0			102		129	
$t_{PHL}$	output propagation time (A~D - a~g)		2.0			600		756	ns
			4.5			120		151	
			6.0			102		129	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			600		756	ns
			4.5			120		151	
			6.0			102		129	
$t_{PHL}$	output propagation time (LE - a~g)	2.0			600		756	ns	
		4.5			120		151		
		6.0			102		129		
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			600		756	ns	
		4.5			120		151		
		6.0			102		129		
$t_{PHL}$	output propagation time ( $\bar{B}$ I - a~g)	2.0			600		756	ns	
		4.5			120		151		
		6.0			102		129		
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			600		756	ns	
		4.5			120		151		
		6.0			102		129		
$t_{PHL}$	output propagation time ( $\bar{L}$ T - a~g)	2.0			600		756	ns	
		4.5			120		151		
		6.0			102		129		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	LE pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	A~D setup time with respect to LE		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	A~D hold time with respect to LE		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		


BCD-TO SEVEN-SEGMENT LATCH/DECODER/DISPLAY DRIVER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4514P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("H" LEVEL OUTPUT)

### DESCRIPTION

The M74HC4514 is a semiconductor integrated circuit consisting of a 4-bit binary to 16-line decoder/demultiplexer with address latch.

### FEATURES

- High-speed: 24ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$


### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4514 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

The M74HC4514 consists of a 4-bit binary to 16-line decoder/demultiplexer with an address latch to store the signals of inputs A0 through A3. When latch-enable input  $\overline{LE}$  is high, a 4-bit binary code, applied to inputs A0 through A3, goes through the latch and will become a decoder input signal, the corresponding output Y0 through Y15 will be-



come high, and all the other outputs will become low. When  $\overline{LE}$  is low, the signals existing immediately prior to the change at A0 through A3 will be stored in the latch, and the latch contents do not change even if A0 through A3 are changed. In this case, chip select input  $\overline{CS}$  is maintained low. When  $\overline{CS}$  is high, Y0 through Y15 all will become low. When operated as a 1-of-16 demultiplexer,  $\overline{CS}$  is used as the data input and A0 through A3 are used as the select inputs.


### FUNCTION TABLE (Note 1)

Inputs						Outputs																
$\overline{LE}$	$\overline{CS}$	A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	
H	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	L	H	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	L	H	H	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	H	L	H	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L
H	L	L	H	H	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L
H	L	L	H	H	H	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
H	L	H	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L
H	L	H	L	L	H	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L
H	L	H	L	H	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L
H	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L
H	L	H	H	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L
H	L	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L
H	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H
X	H	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	X	X	X	X	Y0 <sup>0</sup>	Y1 <sup>0</sup>	Y2 <sup>0</sup>	Y3 <sup>0</sup>	Y4 <sup>0</sup>	Y5 <sup>0</sup>	Y6 <sup>0</sup>	Y7 <sup>0</sup>	Y8 <sup>0</sup>	Y9 <sup>0</sup>	Y10 <sup>0</sup>	Y11 <sup>0</sup>	Y12 <sup>0</sup>	Y13 <sup>0</sup>	Y14 <sup>0</sup>	Y15 <sup>0</sup>	

Note 1 : X : Irrelevant  
 Y<sup>0</sup> : Output state Y before  $\overline{LE}$  change to low-level

# MITSUBISHI HIGH SPEED CMOS M74HC4514P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("H" LEVEL OUTPUT)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC4514FP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
M74HC4514DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC4514P/FP/DWP**

**1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("H" LEVEL OUTPUT)**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Typ	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	high-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15\text{pF}$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{\text{CS}} - Y$ )				30	ns
$t_{PHL}$					30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $A - Y$ )				40	ns
$t_{PHL}$					30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\text{LE} - Y$ )				40	ns
$t_{PHL}$				30	ns	

# MITSUBISHI HIGH SPEED CMOS M74HC4514P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("H" LEVEL OUTPUT)

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time ( $\overline{CS} - Y$ )		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHL}$	output propagation time ( $A - Y$ )	2.0			175		221	ns	
		4.5			35		44		
		6.0			30		37		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
$t_{PHL}$	output propagation time ( $\overline{LE} - Y$ )	2.0			175		221	ns	
		4.5			35		44		
		6.0			30		37		
$C_i$	input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_w$	$\overline{LE}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	A setup time with respect to $\overline{LE}$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	A hold time with respect to $\overline{LE}$		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		





Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("H" LEVEL OUTPUT)**

**TIMING DIAGRAM**





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4515P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("L" LEVEL OUTPUT)

### DESCRIPTION

The M74HC4515 is a semiconductor integrated circuit consisting of a 4-bit binary to 16-line decoder/demultiplexer with address latch.

### FEATURES

- High-speed: 24ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$


### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4515 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

The M74HC4515 consists of a 4-bit binary to 16-line decoder/demultiplexer with an address latch to store the signals of inputs A0 through A3. When latch enable input  $\overline{LE}$  is high, a 4-bit binary code, applied to inputs A0 through A3, goes through the latch and will become a decoder input signal, the corresponding output  $\overline{Y0}$  through  $\overline{Y15}$  will become low and all the other outputs will become high. When  $\overline{LE}$  is high, the signals existing immediately prior to the change at A0 through A3 will be stored in the latch, and the



latch contents do not change even if A0 through A3 are changed. In this case, chip select input  $\overline{CS}$  is maintained low.


When  $\overline{CS}$  is high,  $\overline{Y0}$  through  $\overline{Y15}$  all will become high. When operated as a 1-of-16 demultiplexer,  $\overline{CS}$  is used as the data input and A0 through A3 are used as the select inputs.

### FUNCTION TABLE (Note 1)

Inputs					Outputs																	
LE	CS	A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	
H	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
H	L	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
H	L	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
H	L	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
H	L	H	L	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
H	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
H	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L
X	H	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
L	L	X	X	X	X	Y0°	Y1°	Y2°	Y3°	Y4°	Y5°	Y6°	Y7°	Y8°	Y9°	Y10°	Y11°	Y12°	Y13°	Y14°	Y15°	

Note 1: X : Irrelevant  
 Y° : Output state Y before  $\overline{LE}$  changed to low-level

**1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("L" LEVEL OUTPUT)**



**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC4515FP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .  
 M74HC4515DWP,  $T_a = -40 \sim +80^\circ\text{C}$  and  $T_a = 80 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ .

# MITSUBISHI HIGH SPEED CMOS M74HC4515P/FP/DWP

## 1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("L" LEVEL OUTPUT)

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0					0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15\text{pF}$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{\text{CS}} - \overline{\text{Y}}$ )				30	ns
$t_{PHL}$					30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\text{A} - \overline{\text{Y}}$ )				40	ns
$t_{PHL}$					30	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{\text{LE}} - \overline{\text{Y}}$ )				40	ns
$t_{PHL}$				30	ns	

1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("L" LEVEL OUTPUT)

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time ( $\overline{CS} - \overline{Y}$ )		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			230		290	ns
			4.5			46		58	
			6.0			39		49	
$t_{PHL}$	output propagation time ( $A - \overline{Y}$ )	2.0			175		221	ns	
		4.5			35		44		
		6.0			30		37		
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
$t_{PHL}$	output propagation time ( $\overline{LE} - \overline{Y}$ )	2.0			175		221	ns	
		4.5			35		44		
		6.0			30		37		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Powerdissipation capacitance (Note 3)							pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		Max
$t_w$	$\overline{LE}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	A setup time with respect to $\overline{LE}$		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	A hold time with respect to $\overline{LE}$		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		

Note 4 : Test Circuit







- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

MITSUBISHI HIGH SPEED CMOS  
**M74HC4515P/FP/DWP**

**1-OF-16 DECODER/DEMULTIPLEXER WITH ADDRESS LATCH("L" LEVEL OUTPUT)**

**TIMING DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# M74HC4538P/FP/DP

## DUAL PRECISION MONOSTABLE MULTIVIBRATOR (RETRIGGERABLE RESETTABLE)

### DESCRIPTION

The M74HC4538 is a semiconductor integrated circuit, consisting of two retriggerable monostable multivibrators with direct reset inputs.

### FEATURES

- Retriggerable multivibrator can generate wide output pulses.
- Direct reset input can interrupt output pulses.
- High speed: 30ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4538 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

Trigger input with built-in Schmitt trigger circuit prevents the occurrence of incorrect oscillations even when input signals having slow rise and fall times are applied.


When external resistor  $R_x$  and electrostatic capacitor  $C_x$  are connected to timing terminals  $R_x/C_x$  and  $C_x$  as shown

### PIN CONFIGURATION (TOP VIEW)



in Fig. 1, and trigger pulses are applied at input A or  $\bar{B}$ , positive pulses will appear at Q and negative pulses, at  $\bar{Q}$ . (Fig.2-(a)) The pulse width  $t_{wQ}$  is set by  $R_x$  and  $C_x$ . The trigger is applied when A changes from low-level to high-level or when  $\bar{B}$  changes from high-level to low-level. The retrigger function is used to obtain longer pulse width and output pulses can be extended by retriggering at A or  $\bar{B}$  before the output pulse is completed. (Fig.2-(b)). When direct reset input  $\bar{R}_D$  is low, Q will be reset low and  $\bar{Q}$  will be reset high, irrespective of the output state, allowing output pulses to be narrower by  $R_D$ . (Fig.2-(c)).

### LOGIC DIAGRAM (EACH MONOSTABLE MULTIVIBRATOR)



DUAL PRECISION MONOSTABLE  
MULTIVIBRATOR (RETRIGGERABLE RESETTABLE)

FUNCTION TABLE (Note 1)

Inputs			Outputs	
A	B	$\overline{R_D}$	Q	$\overline{Q}$
↑	H	H	⌈	⌋
X	L	H	L	H
H	X	H	L	H
L	↓	H	⌈	⌋
X	X	L	L	H

Note 1 : X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 ⌈ : Positive one-shot operation  
 ⌋ : Negative one-shot operation

OPERATION

1. How to use the timing terminals

Resistor  $R_x$  and capacitor  $C_x$  are connected to timing terminals  $R_x/C_x$  and  $C_x$ , as shown in Fig. 1. If  $C_x$  is polar, the positive lead should be connected to the  $R_x/C_x$  side, and the negative lead to the  $C_x$  side. A diode is connected to prevent latchup.




Fig.1 Connection of external resistor  $R_x$  and capacitor  $C_x$  to timing terminals  $C_x$  and  $R_x/C_x$

2. Output pulse width  $t_{wQ}$

The output pulse width  $t_{wQ}$  is determined as follows:

When  $C_x > 100000\text{pF}$ ,  $R_x \geq 10\text{k}\Omega$

$$t_{wQ} = 0.72 C_x \cdot R_x \text{ (ns)}$$

$C_x$  is given in pF, and  $R_x$  in k $\Omega$ .

3. Output pulse width control

The output pulse width can be controlled in the following three ways.

3-1 Normal use

Fig.2-(a) is the directions as ordinary monostable multi-vibrator operation and the output pulse width  $t_{wQ}$  can be set by using the formula and figure shown in section 2 above.

3-2 Extension of the output pulse width with retrigger function

As shown in Fig.2-(b), the output pulse width can be extended at will by applying additional trigger pulses before the output pulse is completed.

3-3 Shortening of the output pulse width with  $\overline{R_D}$  signal

As shown in Fig.2-(c), the output pulse which has been generated by the trigger signal can be terminated with the  $\overline{R_D}$  signal and it is possible to shorten its width as required.




Fig.2 Output pulse width control

**DUAL PRECISION MONOSTABLE  
MULTIVIBRATOR (RETRIGGERABLE RESETTABLE)**

---

**4. Precautions for use**

- 4-1 Additional trigger pulses must be applied at least  $t_{rr}$  later after the previous trigger pulse has been applied. The retrigger pulse during this period is ineffective.
- 4-2 The lead lengths of external resistor  $R_x$  and capacitor  $C_x$  should be as short as possible (less than 3cm) to minimize stray wiring capacitance and to prevent misoperation due to noise. Care should also be taken to isolate this circuit from noise sources as far as possible.
- 4-3 Insert a capacitor of  $0.01 \sim 0.1 \mu F$  with good high-frequency characteristics between  $V_{CC}$  and GND.
- 4-4 Output pulses may be generated when power is switched on.
- 4-5 Capacitor discharge when the power is turned off may cause thermal breakdown or latchup, so a diode should be connected as shown in Fig. 1.



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC4543P/FP/DP**

**BCD-TO SEVEN-SEGMENT**  
**LATCH/DECODER/DISPLAY DRIVER FOR LIQUID-CRYSTAL DISPLAYS**

**DESCRIPTION**

The M74HC4543 is a semiconductor integrated circuit consisting of a seven-segment BCD decoder/driver, enable to drive liquid-crystal displays.

**FEATURES**

- Contained latch for BCD input
- Blanking input
- High-speed: 45ns typ. ( $C_L=15pF, V_{CC}=5V$ )
- Low power dissipation:  $20\mu W/\text{package}$ , max ( $V_{CC}=5V, T_a=25^\circ C$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5V, 6V$ )
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

**APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

When BCD code is applied to BCD (binary coded decimal) inputs A through D, the corresponding segment outputs a through g will become high. When each output is connected to a seven-segment display device, numeric characters are displayed as shown in the displayed character table.

When latch enable input  $\overline{LE}$  changes from high-level to low-level, the signals existing immediately prior to the change at A through D will be stored in the latch. When


**PIN CONFIGURATION (TOP VIEW)**



blanking input B1 is high, a~g will become low irrespective of A through D, and display will be put out.

When phase input Ph is high, outputs a through g will be changed. To drive a liquid-crystal display device, the common square wave signal must be applied to Ph and the common backplane of display device. (See Application Example.) To drive other display devices, Ph must be set to low or high, and additional components must be connected to the segment outputs to increase the drive current.

**LOGIC DIAGRAM**




**BCD-TO SEVEN-SEGMENT  
LATCH/DECODER/DISPLAY DRIVER FOR LIQUID-CRYSTAL DISPLAYS**

**FUNCTION TABLE** (Note 1)

Decimal value or function	Inputs							Outputs						
	LE	Ph	BI	D	C	B	A	a	b	c	d	e	f	g
0	H	L	L	L	L	L	L	H	H	H	H	H	H	L
1	H	L	L	L	L	L	H	L	H	H	L	L	L	L
2	H	L	L	L	L	H	L	H	H	L	H	H	L	H
3	H	L	L	L	L	H	H	H	H	H	H	L	L	H
4	H	L	L	L	H	L	L	L	H	H	L	L	H	H
5	H	L	L	L	H	L	H	H	L	H	H	L	H	H
6	H	L	L	L	H	H	L	H	L	H	H	H	H	H
7	H	L	L	L	H	H	H	H	H	H	L	L	L	L
8	H	L	L	H	L	L	L	H	H	H	H	H	H	H
9	H	L	L	H	L	L	H	H	H	H	H	L	H	H
10	H	L	L	H	L	H	L	L	L	L	L	L	L	L
11	H	L	L	H	L	H	H	L	L	L	L	L	L	L
12	H	L	L	H	H	L	L	L	L	L	L	L	L	L
13	H	L	L	H	H	L	H	L	L	L	L	L	L	L
14	H	L	L	H	H	H	L	L	L	L	L	L	L	L
15	H	L	L	H	H	H	H	L	L	L	L	L	L	L
Latch	L	L	L	X	X	X	X	a <sup>0</sup>	b <sup>0</sup>	c <sup>0</sup>	d <sup>0</sup>	e <sup>0</sup>	f <sup>0</sup>	g <sup>0</sup>
Blanking	X	L	H	X	X	X	X	L	L	L	L	L	L	L
DITTO	†	H	†				†	The output levels shown above are inverted.						

Note 1 : X : Irrelevant  
a<sup>0</sup>~g<sup>0</sup> : Output state of a~g when latch enable pulse is applied.  
† : Same combination as above

Definitions of character segments



**DISPLAYED CHARACTERS**

Decimal value	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Displayed character	0	1	2	3	4	5	6	7	8	9						

**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC4543FP, T<sub>a</sub> = -40~+70°C and T<sub>a</sub> = 70~85°C are derated at -6mW/°C.  
M74HC4543DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC4543P/FP/DP**

**BCD-TO SEVEN-SEGMENT**  
**LATCH/DECODER/DISPLAY DRIVER FOR LIQUID-CRYSTAL DISPLAYS**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit		
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min		Max	
$V_{IH}$	High-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V		
$V_{IL}$	Low-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0 4.5 6.0				0.5 1.35 1.8	0.5 1.35 1.8	V	
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -0.4\text{mA}$	4.5	3.98			3.84		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0				0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5				0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0				0.1	0.1	
			$I_{OL} = 0.4\text{mA}$	4.5				0.26	0.33	
		$I_{OL} = 0.52\text{mA}$	6.0				0.26	0.33		
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0				0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0				-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0				4.0	40.0	$\mu\text{A}$	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15\text{pF}$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A~D - a~g)				66	ns
$t_{PHL}$					66	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{L}\bar{E}$ - a~g)				66	ns
$t_{PHL}$					66	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (BI - a~g)				41	ns
$t_{PHL}$					41	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (Ph - a~g)				30	ns
$t_{PHL}$				30	ns	

**BCD-TO SEVEN-SEGMENT  
LATCH/DECODER/DISPLAY DRIVER FOR LIQUID-CRYSTAL DISPLAYS**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			385		480	ns
			4.5			77		96	
			6.0			66		82	
t <sub>PHL</sub>	output propagation time (A~D - a~g)		2.0			385		480	ns
			4.5			77		96	
			6.0			66		82	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			385		480	ns
			4.5			77		96	
			6.0			66		82	
t <sub>PHL</sub>	(LE - a~g)	2.0			385		480	ns	
		4.5			77		96		
		6.0			66		82		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	2.0			240		300	ns	
		4.5			48		60		
		6.0			41		51		
t <sub>PHL</sub>	(BI - a~g)	2.0			240		300	ns	
		4.5			48		60		
		6.0			41		51		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time	2.0			175		220	ns	
		4.5			35		44		
		6.0			30		37		
t <sub>PHL</sub>	(Ph - a~g)	2.0			175		220	ns	
		4.5			35		44		
		6.0			30		37		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)							pF	


Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>w</sub>	LE pulse width		2.0	75			95		ns
			4.5	15			19		
			6.0	13			16		
t <sub>su</sub>	A~D setup time with respect to LE		2.0	75			95		ns
			4.5	15			19		
			6.0	13			16		
t <sub>h</sub>	A~D hold time with respect to LE		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		


**BCD-TO SEVEN-SEGMENT  
LATCH/DECODER/DISPLAY DRIVER FOR LIQUID-CRYSTAL DISPLAYS**

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**APPLICATION EXAMPLE**

LIQUID-CRYSTAL DISPLAY DRIVER





# CONTACT ADDRESSES FOR FURTHER INFORMATION

## JAPAN

Semiconductor Marketing Division  
Mitsubishi Electric Corporation  
2-3, Marunouchi 2-chome  
Chiyoda-ku, Tokyo 100, Japan  
Telex: 24532 MELCO J  
Telephone: (03) 218-3473  
(03) 218-3499  
Facsimile: (03) 214-5570

Overseas Marketing Manager  
Kita-Itami Works  
4-1, Mizuhara, Itami-shi,  
Hyogo-ken 664, Japan  
Telex: 526408 KMELCO J  
Telephone: (0727) 82-5131  
Facsimile: (0727) 72-2329

## HONG KONG

Ryoden Electric Engineering Co., Ltd.  
22nd fl., Leighton Centre  
77, Leighton Road  
Causeway Bay, Hong Kong  
Telex: 73411 RYODEN HX  
Telephone: (5) 7907021  
Facsimile: (852) 123-4344

## SINGAPORE

MELCO SALES SINGAPORE PTE.  
LTD.  
230 Upper Bukit Timah Road # 03-01/  
15  
Hock Soon Industrial Complex  
Singapore 2158  
Telex: RS 20845 MELCO  
Telephone: 4695255  
Facsimile: 4695347

## TAIWAN

MELCO-TAIWAN CO., Ltd.  
1st fl., Chung-Ling Bldg.,  
363, Sec. 2, Fu-Hsing S Road,  
Taipei R.O.C.  
Telephone: (02) 735-3030  
Facsimile: (02) 735-6771  
Telex: 25433 CHURYO "MELCO-  
TAIWAN"

## U.S.A.

### NORTHWEST

Mitsubishi Electronics America, Inc.  
1050 East Arques Avenue  
Sunnyvale, CA 94086, U.S.A.  
Telex: 172296 MELA SUVL  
Twx: 910-339-9549  
Telephone: (408) 730-5900  
Facsimile: (408) 730-4972

### SOUTHWEST

Mitsubishi Electronics America, Inc.  
991 Knox Street  
Torrance, CA 90502, U.S.A.  
Telex: 664787 MELA TRNC  
Telephone: (213) 515-3993  
Facsimile: (213) 324-6578

## SOUTH CENTRAL

Mitsubishi Electronics America, Inc.  
2105 Luna Road, Suite 320  
Carrollton, TX 75006, U.S.A.  
Telephone: (214) 484-1919  
Facsimile: (214) 243-0207

## NORTHERN

Mitsubishi Electronics America, Inc.  
15612 Highway 7 #243  
Minnetonka, MN 55345, U.S.A.  
Telex: 291115 MELA MTKA  
Telephone: (612) 938-7779  
Facsimile: (612) 938-5125

## NORTH CENTRAL

Mitsubishi Electronics America, Inc.  
800 N. Bierman Circle  
Mt. Prospect, IL 60056, U.S.A.  
Telex: 270636 MESA CHIMPCT  
Telephone: (312) 298-9223  
Facsimile: (312) 298-0567

## NORTHEAST

Mitsubishi Electronics America, Inc.  
200 Unicorn Park Drive  
Woburn, MA 01801, U.S.A.  
Telex: 951796 MELA WOBN  
Twx: 710-348-1229  
Telephone: (617) 938-1220  
Facsimile: (617) 938-1075

## MID ATLANTIC

Mitsubishi Electronics America, Inc.  
Two University Plaza  
Hackensack, NJ 07601, U.S.A.  
Telex: 132205 MELA HAKI  
Twx: 710-991-0080  
Telephone: (201) 488-1001  
Facsimile: (201) 488-0059

## SOUTH ATLANTIC

Mitsubishi Electronics America, Inc.  
6575 The Corners Parkway  
Suite 100  
Norcross, GA 30092, U.S.A.  
Twx: 910-380-9555  
Telephone: (404) 662-0813  
Facsimile: (404) 662-5208

## SOUTHEAST

Mitsubishi Electronics America, Inc.  
Town Executive Center  
6100 Glades Road #210  
Boca Raton, FL 33433, U.S.A.  
Twx: 510-953-7608  
Telephone: (305) 487-7747  
Facsimile: (305) 487-2046

## WEST GERMANY

Mitsubishi Electric Europe GmbH  
Headquarters:  
Gotheer Str. 6  
4030 Ratingen 1, West Germany  
Telex: 8585070 MED D  
Telephone: (02102) 4860  
Facsimile: (02102) 486-115

Munich Office:  
Arabellastraße 31  
8000 München 81, West Germany  
Telex: 5214820  
Telephone: (089) 919006-09  
Facsimile: (089) 9101399

## FRANCE

Mitsubishi Electric Europe GmbH  
65 Avenue de Colmar Tour Albert 1er  
F-92507 Rueil Malmaison Cedex,  
France  
Telex: 202267 (MELCAM F)  
Telephone: (01) 7329234  
Facsimile: (01) 7080405

## ITALY

Mitsubishi Electric Europe GmbH  
Centro Direzionale Colleoni  
Palazzo Cassiopea 1  
20041 Agrate Brianza I-Milano  
Telephone: (039) 636011  
Facsimile: (039) 6360120

## SWEDEN

Mitsubishi Electric Europe GmbH  
Lastbilsvägen 6B  
5-19149 Sollentuna, Sweden  
Telex: 10877 (meab S)  
Telephone: (08) 960468  
Facsimile: (08) 966877

## U.K.

Mitsubishi Electric (U.K.) Ltd.  
Hertford Place, Denham Way,  
Maple Cross, Rickmanworth, Herts,  
WD3 2BJ, England, U.K.  
Telex: 916756 MEUKG  
Telephone: (923) 770000  
Facsimile: (923) 775282

## AUSTRALIA

Mitsubishi Electric Australia Pty. Ltd.  
73-75, Epping Road, North Ryde,  
P.O. Box 1567, Macquarie Centre,  
N.S.W., 2113, Australia  
Telex: MESYD AA 26614  
Telephone: (02) (888) 5777  
Facsimile: (02) (887) 3635

**MITSUBISHI SEMICONDUCTORS  
HIGH SPEED CMOS LOGIC**

---

Jun, First Edition 1987

Edited by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

---

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

© 1987 MITSUBISHI ELECTRIC CORPORATION Printed in Japan