



mitsubishi 1992
SEMICONDUCTORS


SINGLE-CHIP 8-BIT
MICROCOMPUTERS Vol. **2**

DATA BOOK

QCI

ASSOCIATES
2216 O'Toole Avenue
San Jose, CA 95131
Phone (408) 432-1070

 **MITSUBISHI
ELECTRIC**



MITSUBISHI 1992 **SEMICONDUCTORS**

SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol. **2**

DATA
BOOK



All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

GUIDANCE

1

SERIES 38000

2

SERIES 7450

3

SERIES 7470

4

MELPS 740 CPU CORE BASIC FUNCTIONS

5

APPENDICES

6

1 GUIDANCE

| | |
|---|------|
| Index by Function | 1-3 |
| Development Support Systems | 1-8 |
| Ordering Information | 1-14 |
| Package Outlines | 1-17 |
| Letter Symbols for The Dynamic Parameters | 1-30 |
| Symbology | 1-33 |
| Quality Assurance and Reliability Testing | 1-36 |
| Precautions in Handling MOS IC/LSIs | 1-43 |

2 SERIES 38000

| | | |
|--------------------------------------|--|-------|
| Series 38000 Index by Function | 2-3 | |
| M3800x Group | Single-Chip 8-Bit CMOS Microcomputer | 2-4 |
| M3806x Group | Single-Chip 8-Bit CMOS Microcomputer | 2-37 |
| M3810x Group | Single-Chip 8-Bit CMOS Microcomputer | 2-75 |
| M3811x Group | Single-Chip 8-Bit CMOS Microcomputer | 2-112 |
| M3817x Group | Single-Chip 8-Bit CMOS Microcomputer | 2-160 |
| M3818x Group | Single-Chip 8-Bit CMOS Microcomputer | 2-209 |

3 SERIES 7450

| | | |
|--|--|-------|
| 3-1 Mask ROM type microcomputers | | |
| M37450M2-XXXSP/FP, M37450M4-XXXSP/FP, M37450M8-XXXSP/FP | Single-Chip 8-Bit CMOS Microcomputer | 3-3 |
| M37450S1SP/FP, M37450S2SP/FP, M37450S4SP/FP | 8-Bit CMOS Microcomputer | 3-43 |
| M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP, M37451MC-XXXSP/FP/GP | Single-Chip 8-Bit CMOS Microcomputer | 3-59 |
| M37451SSP/FP/GP | 8-Bit CMOS Microcomputer | 3-106 |
| 3-2 Extended Operating Temperature Version of microcomputers | | |
| M37450M4TXXXSP/J | Extended Operating Temperature Version of M37450M4-XXXSP | 3-125 |
| M37451M4DXXXSP/FP, M37451M8DXXXSP/FP | Extended Operating Temperature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP | 3-139 |
| 3-3 Piggyback type microcomputers | | |
| M37450PSS | Piggyback for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP | 3-141 |
| M37450PFS | Piggyback for M37450M2-XXXFP, M37450M4-XXXFP, M37450M8-XXXFP | 3-148 |
| 3-4 Built-in PROM type microcomputers | | |
| M37450E4-XXXSP/FP, M37450E4SS/FS | PROM Version of M37450M4-XXXSP/FP | 3-156 |
| M37450E8-XXXSP/FP, M37450E8SS/FS | PROM Version of M37450M8-XXXSP/FP | 3-174 |
| M37450E4TXXXSP/J | PROM Version of M37450M4TXXXSP/J | 3-192 |
| M37451E4-XXXSP/FP/GP, M37451E8-XXXSP/FP/GP, M37451EC-XXXSP/FP/GP, M37451E4SS/FS, M37451E8SS/FS, M37451ECSS/FS | PROM Version of M37451 GROUP | 3-210 |
| M37451E4DXXXSP/FP, M37451E8DXXXSP/FP | PROM Version of M37451M4DXXXSP/FP, M37451M8DXXXSP/FP | 3-222 |

4 SERIES 7470

4 - 1 Mask ROM type microcomputers

M37470M2-XXXSP, M37470M4-XXXSP, M37470M8-XXXSP

Single-Chip 8-bit CMOS Microcomputer4-3

M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

Single-Chip 8-bit CMOS Microcomputer4-30

4 - 2 Built-in PROM type microcomputers

M37470E4-XXXSP, M37470E8-XXXSP PROM Version of M37470M4-XXXSP, M37470M8-XXXSP4-64

M37471E4-XXXSP/FP, M37471E8-XXXSP/FP, M37471E8SS
 PROM Version of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP4-72

5 MELPS 740 CPU CORE BASIC FUNCTIONS5-3

6 APPENDICES

Series MELPS 740 Mask ROM Ordering Method6-3

Mark Specification Form6-57

GUIDANCE

1

MITSUBISHI MICROCOMPUTERS INDEX BY FUNCTION

■Series MELPS 740 single-chip microcomputers

| Type | Circuit function and organization | Structure | Supply voltage (V) | Electrical characteristics | | | Package | Page |
|--------------------|---|-----------|--------------------|----------------------------|----------------------------|---------------------|----------------------|-------|
| | | | | Typ pwr dissipation (mW) | Min. cycle time (μ s) | Max frequency (MHz) | | |
| M50708-XXXSP/FP* | 6K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50740A-XXXSP/FP* | 3K-Byte Mask-Prog. ROM, 96-Byte RAM | C, Si | 5 \pm 10% | 15 | 2 | 4 | 52P4B/50P6 | Note1 |
| M50740ASP* | External ROM Type, 96-Byte RAM | C, Si | 5 \pm 10% | 15 | 2 | 4 | 52P4B | Note1 |
| M50741-XXXSP/FP* | 4K-Byte Mask-Prog. ROM, 96-Byte RAM | C, Si | 5 \pm 10% | 15 | 2 | 4 | 52P4B/50P6 | Note1 |
| M50742-XXXSP/FP* | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50743-XXXSP/FP* | 4K-Byte Mask-Prog. ROM, 128-Byte RAM | C, Si | 5 \pm 10% | 30 | 1 | 8 | 64P4B/72P6 | Note1 |
| M50744-XXXSP/FP* | 4K-Byte Mask-Prog. ROM, 144-Byte RAM | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50745-XXXSP/FP* | 6K-Byte Mask-Prog. ROM, 192-Byte RAM | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/60P6 | Note1 |
| M50746-XXXSP/FP* | 6K-Byte Mask-Prog. ROM, 144-Byte RAM | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50747-XXXSP/FP* | 8K-Byte Mask-Prog. ROM, 256-Byte RAM | C, Si | 5 \pm 10% | 30 | 1 | 8 | 64P4B/72P6 | Note1 |
| M50747H-XXXSP/FP | 8K-Byte Mask-Prog. ROM, 256-Byte RAM | C, Si | 5 \pm 5% | 45 | 0.67 | 12 | 64P4B/72P6 | Note1 |
| M50752-XXXSP* | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, High Voltage Port, CR Oscillation Type | C, Si | 5 \pm 10% | 15 | 2 | 4 | 52P4B | Note1 |
| M50753-XXXSP/FP | 6K-Byte Mask-Prog. ROM, 96-Byte RAM, 8-Bit A-D Converter | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/60P6 | Note1 |
| M50754-XXXSP/FP/GP | 6K-Byte Mask-Prog. ROM, 160-Byte RAM, PWM, High Voltage Port, Serial I/O | C, Si | 4~5.5 | 20 | 1.90 | 4.2 | 64P4B/72P6/ 64P6W | Note1 |
| M50757-XXXSP* | 3K-Byte Mask-Prog. ROM, 96-Byte RAM, High Voltage Port, CR Oscillation Type | C, Si | 5 \pm 10% | 15 | 2 | 4 | 52P4B | Note1 |
| M50758-XXXSP* | 3K-Byte Mask-Prog. ROM, 96-Byte RAM, High Voltage Port, Ceramic Oscillation Type | C, Si | 5 \pm 10% | 15 | 2 | 4 | 52P4B | Note1 |
| M50930-XXXFP | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, LCD Controller/Driver, Serial I/O | C, Si | 5 \pm 10% | 15 | 1.86 | 4.3 | 80P6 | Note2 |
| M50931-XXXFP | 4K-Byte Mask-Prog. ROM, 512-Byte RAM, LCD Controller/Driver, Serial I/O | C, Si | 5 \pm 10% | 15 | 1.86 | 4.3 | 80P6 | |
| M50932-XXXFP | 8K-Byte Mask-Prog. ROM, 512-Byte RAM, LCD Controller/Driver, Serial I/O | C, Si | 5 \pm 10% | 15 | 1.86 | 4.3 | 80P6 | |
| M50933-XXXFP | 6K-Byte Mask-Prog. ROM, 192-Byte RAM, LCD Controller/Driver, Serial I/O | C, Si | 3.8~5.5 | 15 | 1.86 | 4.3 | 80P6 | Note2 |
| M50934-XXXFP | 8K-Byte Mask-Prog. ROM, 256-Byte RAM, LCD Controller/Driver, Serial I/O | C, Si | 3.8~5.5 | 15 | 1.86 | 4.3 | 80P6 | Note2 |
| M50940-XXXSP/FP | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, 8-Bit A-D Converter, High Voltage Port, Serial I/O | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | |
| M50941-XXXSP/FP | 8K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-Bit A-D Converter, High Voltage Port, Serial I/O | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note2 |
| M50943-XXXSP/FP | 8K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-Bit A-D Converter, Serial I/O | C, Si | 5 \pm 10% | 30 | 1 | 8 | 64P4B/60P6 | |
| M50944-XXXSP/FP | 12K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-Bit A-D Converter, Two Serial I/Os | C, Si | 3~5.5 | 15 | 1.91 | 4.19 | 64P4B/64P6S | Note2 |
| M50945-XXXSP/FP | 16K-Byte Mask-Prog. ROM, 256-Byte RAM, 8-Bit A-D Converter, High Voltage Port, Serial I/O | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note2 |
| M50950-XXXSP | 6K-Byte Mask-Prog. ROM, 144-Byte RAM, High Voltage Port, Two Serial I/Os | C, Si | 5 \pm 10% | 20 | 1.6 | 5 | 52P4B | Note1 |
| M50951-XXXSP | 4K-Byte Mask-Prog. ROM, 144-Byte RAM, High Voltage Port, Two Serial I/Os | C, Si | 5 \pm 10% | 20 | 1.6 | 5 | 52P4B | Note1 |
| M50954-XXXSP/FP/GP | 8K-Byte Mask-Prog. ROM, 192-Byte RAM, PWM, High Voltage Port, Serial I/O | C, Si | 4~5.5 | 20 | 1.90 | 4.2 | 64P4B/72P6/ 64P6W | Note1 |
| M50955-XXXSP/FP/GP | 10K-Byte Mask-Prog. ROM, 192-Byte RAM, PWM, High Voltage Port, Serial I/O | C, Si | 4~5.5 | 20 | 1.90 | 4.2 | 64P4B/72P6/ 64P6W | Note1 |

* : New product ** : Under development

Note1 : Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS)"

2 : Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

3 : Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 1."

※ : The production of this product is no longer planned due to announcement of new series or upgrades.

MITSUBISHI MICROCOMPUTERS INDEX BY FUNCTION

■Series MELPS 740 single-chip microcomputers (continued)

| Type | Circuit function and organization | Structure | Supply voltage (V) | Electrical characteristics | | | Package | Page |
|----------------------|---|-----------|--------------------|----------------------------|----------------------------|----------------------|-------------|-------|
| | | | | Typ pwr dissipation (mW) | Min. cycle time (μ s) | Max. frequency (MHz) | | |
| M50957-XXXSP/FP | 10K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High Voltage Port, 4-Bit Comparator, Serial I/O | C, Si | 4~5.5 | 20 | 1.90 | 4.2 | 64P4B/72P6 | Note2 |
| M50958-XXXSP/FP * | 12K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High Voltage Port, 4-Bit Comparator, Serial I/O | C, Si | 4~5.5 | 20 | 1.90 | 4.2 | 64P4B/72P6 | |
| M50959-XXXSP/FP * | 16K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High Voltage Port, 4-Bit Comparator Serial I/O | C, Si | 4~5.5 | 20 | 1.90 | 4.2 | 64P4B/72P6 | |
| M50963-XXXSP/FP * | 10K-Byte Mask-Prog. ROM, 160-Byte RAM, 8-Bit A-D Converter, 5-Bit D-A Converter, PWM, Serial I/O | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50964-XXXSP/FP * | 6K-Byte Mask-Prog. ROM, 160-Byte RAM, 8-Bit A-D Converter, 5-Bit D-A Converter, PWM, Serial I/O | C, Si | 5 \pm 10% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50734SP/FP | External ROM, RAM Type, 5-Timer, 8-Bit A-D Converter, Serial I/O | C, Si | 5 \pm 10% | 30 | 1 | 8 | 64P4B/72P6 | Note2 |
| M50734SP/FP-10 | External ROM, RAM Type, 5-Timer, 8-Bit A-D Converter, Serial I/O | C, Si | 5 \pm 10% | 35 | 0.8 | 10 | 64P4B/72P6 | |
| M37100M8-XXXSP/FP | 16K-Byte Mask-Prog. ROM, 320-Byte RAM, Two Serial I/Os, A-D Converter, OSD Function | C, Si | 5 \pm 10% | 27.5 | 2 | 4 | 64P4B/80P6 | Note3 |
| M37102M8-XXXSP/FP * | 16K-Byte Mask-Prog. ROM, 320-Byte RAM, Two Serial I/Os, A-D Converter, PWM, OSD Function | C, Si | 5 \pm 10% | 110 | 1 | 4 | 64P4B/80P6N | Note3 |
| M37103M4-XXXSP * | 8K-Byte Mask-Prog. ROM, 320-Byte RAM, Serial I/O, A-D Converter, PWM, OSD Function | C, Si | 5 \pm 10% | 35 | 2 | 4 | 64P4B | Note3 |
| M37120M6-XXXFP * | 12K-Byte Mask-Prog. ROM, 256-Byte RAM, Serial I/O, A-D Converter, D-A Converter, OSD Function | C, Si | 5 \pm 10% | 75 | 1 | 4 | 80P6N | Note3 |
| M37201M6-XXXSP * | 24K-Byte Mask-Prog. ROM, 384-Byte RAM, Two Serial I/Os, A-D Converter, PWM, OSD Function | C, Si | 5 \pm 10% | 110 | 1 | 4 | 64P4B | Note3 |
| M37202M3-XXXSP ** | 12K-Byte Mask-Prog. ROM, 256-Byte RAM, Serial I/O, A-D Converter, PWM, OSD Function, Four Timers | C, Si | 5 \pm 10% | 110 | 1 | 4 | 64P4B | Note3 |
| M37204M8-XXXSP ** | 32K-Byte Mask-Prog. ROM, 512-Byte RAM, Serial I/O, A-D Converter, D-A Converter, PWM, OSD Function, Four Timers | C, Si | 5 \pm 10% | 110 | 1 | 4 | 64P4B | Note3 |
| M37250M6-XXXSP * | 24K-Byte Mask-Prog. ROM, 384-Byte RAM, Serial I/O, A-D Converter, PWM, OSD Function, PLL Function, Four Timers | C, Si | 5 \pm 10% | 137.5 | 1 | 4 | 64P4B | Note3 |
| M37260M6-XXXSP ** | 24K-Byte Mask-Prog. ROM, 320-Byte RAM, 8-Byte Serial I/O, OSD Function, Four Timers | C, Si | 5 \pm 10% | 110 | 1 | 4 | 52P4B | Note3 |
| M37408M2-XXXSP/FP ** | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, Dual-Port RAM, UART, Bus Interface, Timer | C, Si | 5 \pm 10% | 50 | 0.8 | 10 | 42P4B/44P6N | Note3 |
| M37409M2-XXXSP/FP | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, Dual-Port RAM, Three UARTs, Bus Interface, Timer | C, Si | 5 \pm 10% | 50 | 0.8 | 10 | 52P4B/56P6N | Note3 |
| M37410M3HXXXFP | 6K-Byte Mask-Prog. ROM, 192-Byte RAM, Serial I/O, A-D Converter, LCD Controller/Driver | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80P6S | Note3 |
| M37410M4HXXXFP | 8K-Byte Mask-Prog. ROM, 256-Byte RAM | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80P6S | |
| M37410M6HXXXFP | 12K-Byte Mask-Prog. ROM, 256-Byte RAM | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80P6S | |
| M37412M4-XXXFP | 8K-Byte Mask-Prog. ROM, 160-Byte RAM, Serial I/O, PWM, 8-Bit A-D Converter, 5-Bit D-A Converter | C, Si | 5 \pm 10% | 15 | 2 | 4 | 72P6 | Note3 |
| M37413M4HXXXFP | 8K-Byte Mask-Prog. ROM, 256-Byte RAM, Serial I/O, A-D Converter | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80P6S | Note3 |
| M37413M6HXXXFP ** | 12K-Byte Mask-Prog. ROM, 256-Byte RAM | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80P6S | Note3 |
| M37414M5-XXXFP * | 10K-Byte Mask-Prog. ROM, 160-Byte RAM, Serial I/O, PWM, 8-Bit A-D Converter, 5-Bit D-A Converter | C, Si | 5 \pm 10% | 15 | 2 | 4 | 72P6 | Note3 |
| M37415M4-XXXFP | 8K-Byte Mask-Prog. ROM, 512-Byte RAM, Serial I/O, LCD Controller/Driver, DTMF Generator | C, Si | 2.5~5.5 | 20 | 2.5 | 3.2 | 80P6 | Note3 |

* : New product ** : Under development

Note1 : Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS>"

2 : Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition>"

3 : Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS> Vol. 1."

※ : The production of this product is no longer planned due to announcement of new series or upgrades.

MITSUBISHI MICROCOMPUTERS INDEX BY FUNCTION

■Series MELPS 740 single-chip microcomputers (continued)

| Type | Circuit function and organization | Structure | Supply voltage (V) | Electrical characteristics | | | Package | Page |
|-------------------------|--|-----------|--------------------|----------------------------|----------------------------|----------------------|-------------------|-------|
| | | | | Typ pwr dissipation (mW) | Min. cycle time (μ s) | Max. frequency (MHz) | | |
| M37416M2-XXXSP/FP * | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, UART, Comparator, Bus interface, Key on wake up | C, Si | 5 \pm 10% | 50 | 1 | 8 | 52P4B/56P6N | Note3 |
| M37420M4-XXXSP | 8K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, Serial I/O, A-D Converter, D-A Converter, Timer | C, Si | 5 \pm 10% | 30 | 1 | 8 | 52P4B | Note3 |
| M37420M6-XXXSP | 12K-Byte Mask-Prog. ROM, 256-Byte RAM | C, Si | 5 \pm 10% | 30 | 1 | 8 | 52P4B | |
| M37421M6-XXXSP/FP | 12K-Byte Mask-Prog. ROM, 320-Byte RAM, PWM, Serial I/O, High Voltage Port, 4-Bit Comparator | C, Si | 5 \pm 10% | 25 | 0.95 | 4.2 | 64P4B/72P6 | Note3 |
| M37424M8-XXXSP** | 16K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, Serial I/O, 8-Bit A-D Converter, 5-Bit D-A Converter, Timer | C, Si | 5 \pm 10% | 30 | 1 | 4 | 64P4B | Note3 |
| M37524M4-XXXSP** | 16K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, Serial I/O, 8-Bit A-D Converter, 5-Bit D-A Converter, Timer | C, Si | 5 \pm 10% | 30 | 1 | 4 | 64P4B | Note3 |
| M37428M4-XXXFP** | 8K-Byte Mask-Prog. ROM, 384-Byte RAM, UART, LCD Controller/Driver, Timer | C, Si | 5 \pm 10% | 15 | 1 | 8 | 80P6N | Note3 |
| M37450M2-XXXSP/FP | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, 8-Bit A-D Converter, 8-Bit D-A Converter, UART, DBB, Three Timers, PWM | C, Si | 5 \pm 10% | 30 | 0.8 | 10 | 64P4B/80P6 | 3-3 |
| M37450M4-XXXSP/FP | 8K-Byte Mask-Prog. ROM, 256-Byte RAM | C, Si | 5 \pm 10% | 30 | 0.8 | 10 | 64P4B/80P6 | |
| M37450M8-XXXSP/FP | 16K-Byte Mask-Prog. ROM, 384-Byte RAM | C, Si | 5 \pm 10% | 30 | 0.8 | 10 | 64P4B/80P6 | |
| M37450S1SP/FP | External ROM, 128-Byte RAM | C, Si | 5 \pm 10% | 30 | 0.8 | 10 | 64P4B/80P6 | 3-43 |
| M37450S2SP/FP | External ROM, 256-Byte RAM | C, Si | 5 \pm 10% | 30 | 0.8 | 10 | 64P4B/80P6 | |
| M37450S4SP/FP | External ROM, 384-Byte RAM | C, Si | 5 \pm 10% | 30 | 0.8 | 10 | 64P4B/80P6 | |
| M37451M4-XXXSP/FP/GP * | 8K-Byte Mask-Prog. ROM, 256-Byte RAM, 8-Bit A-D Converter, 8-Bit D-A Converter, UART, DBB, Three Timers, PWM | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N/80P6S | 3-59 |
| M37451M8-XXXSP/FP/GP * | 16K-Byte Mask-Prog. ROM, 384-Byte RAM | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N/80P6S | |
| M37451MC-XXXSP/FP/GP ** | 24K-Byte Mask-Prog. ROM, 512-Byte RAM | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N/80P6S | |
| M37451SSP/FP/GP ** | External ROM, 1024-Byte RAM | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N/80P6S | 3-106 |
| M37470M2-XXXSP * | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O, A-D Converter | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 32P4B | 4-3 |
| M37470M4-XXXSP * | 8K-Byte Mask-Prog. ROM, 192-Byte RAM | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 32P4B | |
| M37470M8-XXXSP * | 16K-Byte Mask-Prog. ROM, 384-Byte RAM | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 32P4B | |
| M37471M2-XXXSP/FP * | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O, A-D Converter | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 42P4B/56P6N | 4-30 |
| M37471M4-XXXSP/FP * | 8K-Byte Mask-Prog. ROM, 192-Byte RAM | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 42P4B/56P6N | |
| M37471M8-XXXSP/FP * | 16K-Byte Mask-Prog. ROM, 384-Byte RAM | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 42P4B/56P6N | |

* : New product ** : Under development

Note1 : Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS)"

2 : Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

3 : Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 1."

※ : The production of this product is no longer planned due to announcement of new series or upgrades.

MITSUBISHI MICROCOMPUTERS INDEX BY FUNCTION

Extended operating temperature version of microcomputers

| Type | Circuit function and organization | Structure | Supply voltage (V) | Electrical characteristics | | | Package | Page |
|----------------------|--|-----------|--------------------|----------------------------|---------------------------|---------------------|-------------|-------|
| | | | | Typ pwr dissipation (mW) | Min cycle time (μ s) | Max frequency (MHz) | | |
| M50744T-XXXSP × | 4K-Byte Mask-Prog. ROM, 144-Byte RAM, Extended Operating Temperature Version of M50744-XXXSP | C, Si | 5±10% | 15 | 2 | 4 | 64P4B | Note1 |
| M50747T-XXXSP | 8K-Byte Mask-Prog. ROM, 256-Byte RAM, Extended Operating Temperature Version of M50747-XXXSP | C, Si | 5±10% | 30 | 1 | 8 | 64P4B | Note1 |
| M50753T-XXXSP | 6K-Byte Mask-Prog. ROM, 96-Byte RAM, Extended Operating Temperature Version of M50753-XXXSP | C, Si | 5±10% | 15 | 2 | 4 | 64P4B | Note1 |
| M50930T-XXXFP | 4K-Byte Mask-Prog. ROM, 128-Byte RAM, Extended Operating Temperature Version of M50930-XXXFP | C, Si | 5±10% | 20 | 1.86 | 4.3 | 80P6 | Note1 |
| M37450M4TXXXSP/J | 8K-Byte Mask-Prog. ROM, 256-Byte RAM, Extended Operating Temperature Version of M37450M4-XXXSP | C, Si | 5±10% | 30 | 0.8 | 10 | 64P4B/84P0 | 3—125 |
| M37451M4DXXXSP/FP ★★ | 8K-Byte Mask-Prog. ROM, 256-Byte RAM, Extended Operating Temperature Version of M37451M4-XXXSP/FP | C, Si | 5±10% | 40 | 0.64 | 12.5 | 64P4B/80P6N | 3—139 |
| M37451M8DXXXSP/FP ★★ | 16K-Byte Mask-Prog. ROM, 384-Byte RAM, Extended Operating Temperature Version of M37451M8-XXXSP/FP | C, Si | 5±10% | 40 | 0.64 | 12.5 | 64P4B/80P6N | |

Piggyback type microcomputers (EPROM mounted type)

| Type | Circuit function and organization | Structure | Supply voltage (V) | Electrical characteristics | | | Package | Page |
|--------------------------------|------------------------------------|-----------|--------------------|----------------------------|---------------------------|---------------------|---------|-------|
| | | | | Typ pwr dissipation (mW) | Min cycle time (μ s) | Max frequency (MHz) | | |
| M50740-PGYS | Piggyback for M50740/M50741 | C, Si | 5±5% | — | 2 | 4 | 52S1M | Note1 |
| M50742-PGYS | Piggyback for M50742/M50708 | C, Si | 5±5% | — | 2 | 4 | 64S1M | Note1 |
| M50743-PGYS | Piggyback for M50743 | C, Si | 5±5% | — | 1 | 8 | 64S1M | Note1 |
| M50745-PGYS | Piggyback for M50745 | C, Si | 5±5% | — | 2 | 4 | 64S1M | Note1 |
| M50752-PGYS | Piggyback for M50757/M50752 | C, Si | 5±5% | — | 2 | 4 | 52S1M | Note1 |
| M50753-PGYS | Piggyback for M50753 | C, Si | 5±5% | — | 2 | 4 | 64S1M | Note1 |
| M50931-PGYS | Piggyback for M50930/M50931/M50932 | C, Si | 5±5% | — | 2 | 4 | 80S6M | Note1 |
| M50945-PGYS | Piggyback for M50940/M50941/M50945 | C, Si | 5±5% | — | 2 | 4 | 64S1M | Note2 |
| M50950-PGYS | Piggyback for M50950/M50951 | C, Si | 5±5% | — | 1.6 | 5 | 52S1M | Note1 |
| M50955-PGYS | Piggyback for M50754/M50954/M50955 | C, Si | 5±5% | — | 1.9 | 4.2 | 64S1M | Note1 |
| M50957-PGYS | Piggyback for M50957/M50958/M50959 | C, Si | 5±5% | — | 1.9 | 4.2 | 64S1M | Note2 |
| M50964-PGYS | Piggyback for M50964/M50963 | C, Si | 5±5% | — | 2 | 4 | 64S1M | Note1 |
| M37409PSS ★ | Piggyback for M37409M2-XXXSP | C, Si | 5±5% | — | 0.8 | 10 | 52S1M | Note3 |
| M37415PFS | Piggyback for M37415M4-XXXFP | C, Si | 3.0~5.5 | — | 2.5 | 3.2 | 80S6M | Note3 |
| M37421P-000SS M37421P-001SS | Piggyback for M37421M6-XXXSP | C, Si | 5±5% | — | 0.95 | 4.2 | 64S1M | Note3 |
| M37450PSS | Piggyback for M37450M2/M4/M8-XXXSP | C, Si | 5±5% | — | 0.8 | 10 | 64S1M | 3—141 |
| M37450PFS | Piggyback for M37450M2/M4/M8-XXXFP | C, Si | 5±5% | — | 0.8 | 10 | 80S6M | 3—148 |

★ : New product ★★ : Under development

Note1 : Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS>"

2 : Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition>"

3 : Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS> Vol. 1"

※ : The production of this product is no longer planned due to announcement of new series or upgrades

MITSUBISHI MICROCOMPUTERS INDEX BY FUNCTION

■Built-in PROM type microcomputers

| Type | Circuit function and organization | Structure | Supply voltage (V) | Electrical characteristics | | | Package | Page |
|-------------------------|---|-----------|--------------------|----------------------------|----------------------------|---------------------|-------------------|-------|
| | | | | Typ. pwr dissipation (mW) | Min. cycle time (μ s) | Max frequency (MHz) | | |
| M50746E-XXXSP/FP | One Time Programmable Version of M50746-XXXSP/FP | C, Si | 5 \pm 5% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50746ES/EFS | PROM Version of M50746-XXXSP/FP | C, Si | 5 \pm 5% | 15 | 2 | 4 | 64S1B/72S6 | Note1 |
| M50747E-XXXSP/FP | One Time Programmable Version of M50747-XXXSP/FP | C, Si | 5 \pm 5% | 30 | 1 | 8 | 64P4B/72P6 | Note1 |
| M50747ES/EFS | PROM Version of M50747-XXXSP/FP | C, Si | 5 \pm 5% | 30 | 1 | 8 | 64S1B/72S6 | Note1 |
| M50944E-XXXSP/FP | One Time Programmable Version of M50944-XXXSP/FP | C, Si | 3~5.5 | 15 | 1.9 | 4.2 | 64P4B/64P6S | Note1 |
| M50944ES | PROM Version of M50944-XXXSP | C, Si | 3~5.5 | 15 | 1.9 | 4.2 | 64S1B | |
| M50957E-XXXSP | One Time Programmable Version of M50957-XXXSP | C, Si | 5 \pm 5% | 20 | 1.9 | 4.2 | 64P4B | Note1 |
| M50957ES | PROM Version of M50957-XXXSP | C, Si | 5 \pm 5% | 20 | 1.9 | 4.2 | 64S1B | |
| M50963E-XXXSP/FP | One Time Programmable Version of M50963-XXXSP | C, Si | 5 \pm 5% | 15 | 2 | 4 | 64P4B/72P6 | Note1 |
| M50963ES/EFS | PROM Version of M50963-XXXSP/FP | C, Si | 5 \pm 5% | 15 | 2 | 4 | 64S1B/72S6 | Note1 |
| M37102E8-XXXSP/FP * | One Time Programmable Version of M37102M8-XXXSP/FP | C, Si | 5 \pm 10% | 110 | 1 | 4 | 64P4B/80P6N | Note3 |
| M37120E6-XXXFP * | PROM Version of M37120M6-XXXFP | C, Si | 5 \pm 5% | 75 | 1 | 4 | 80P6N | Note3 |
| M37201E6-XXXSP * | One Time Programmable Version of M37201M6-XXXSP | | 5 \pm 10% | 110 | 1 | 4 | 64P4B | Note3 |
| M37410E6HXXXFP | One Time Programmable Version of M37410M6HXXXFP | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80P6S | Note3 |
| M37410E6HFS | PROM Version of M37410M6HXXXFP | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80S6 | |
| M37412E5-XXXFP | One Time Programmable Version of M37412M4-XXXFP | C, Si | 5 \pm 5% | 15 | 2 | 4 | 72P6 | Note3 |
| M37413E6HXXXFP ** | One Time Programmable Version of M37413M6HXXXFP | C, Si | 2.5~5.5 | 30 | 1 | 8 | 80P6S | Note3 |
| M37413E6HFS ** | PROM Version of M37413M6HXXXFP | C, Si | 5 \pm 5% | 30 | 1 | 8 | 80S6 | |
| M37414E5-XXXFP * | One Time Programmable Version of M37414M5-XXXFP | C, Si | 5 \pm 5% | 15 | 2 | 4 | 72P6 | Note3 |
| M37420E6-XXXSP * | One Time Programmable Version of M37420M6-XXXSP | C, Si | 5 \pm 5% | 30 | 1 | 8 | 52P4B | Note3 |
| M37420E6SS * | PROM Version of M37420M6-XXXSP | C, Si | 5 \pm 5% | 30 | 1 | 8 | 52S1 | |
| M37424E8-XXXSP ** | One Time Programmable Version of M37424M8-XXXSP | C, Si | 5 \pm 10% | 30 | 1 | 4 | 64P4B | Note3 |
| M37524E4-XXXSP ** | One Time Programmable Version of M37524M4-XXXSP | C, Si | 5 \pm 10% | 30 | 1 | 4 | 64P4B | Note3 |
| M37450E4-XXXSP/FP | One Time Programmable Version of M37450M4-XXXSP/FP | C, Si | 5 \pm 5% | 30 | 0.8 | 10 | 64P4B/80P6 | 3-156 |
| M37450E4SS/FS | PROM Version of M37450M4-XXXSP/FP | C, Si | 5 \pm 5% | 30 | 0.8 | 10 | 64S1B/80S6 | |
| M37450E8-XXXSP/FP * | One Time Programmable Version of M37450M8-XXXSP/FP | C, Si | 5 \pm 5% | 30 | 0.8 | 10 | 64P4B/80P6 | 3-174 |
| M37450E8SS/FS * | PROM Version of M37450M8-XXXSP/FP | C, Si | 5 \pm 5% | 30 | 0.8 | 10 | 64S1B/80D0 | |
| M37450E4TXXXSP/J * | One Time Programmable Version of M37450M4TXXXSP/J | C, Si | 5 \pm 5% | 30 | 0.8 | 10 | 64P4B/84P0 | 3-192 |
| M37451E4-XXXSP/FP/GP * | One Time Programmable Version of M37451M4-XXXSP/FP/GP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N/80P6S | 3-210 |
| M37451E4SS/FS * | PROM Version of M37451M4-XXXSP/FP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64S1B/80D0 | |
| M37451E8-XXXSP/FP/GP * | One Time Programmable Version of M37451M8-XXXSP/FP/GP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N/80P6S | |
| M37451E8SS/FS * | PROM Version of M37451M8-XXXSP/FP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64S1B/80D0 | |
| M37451EC-XXXSP/FP/GP ** | One Time Programmable Version of M37451MC-XXXSP/FP/GP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N/80P6S | 3-222 |
| M37451ECSS/FS ** | PROM Version of M37451MC-XXXSP/FP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64S1B/80D0 | |
| M37451E4DXXXSP/FP ** | One Time Programmable Version of M37451M4DXXXSP/FP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N | 3-222 |
| M37451E8DXXXSP/FP ** | One Time Programmable Version of M37451M8DXXXSP/FP | C, Si | 5 \pm 10% | 40 | 0.64 | 12.5 | 64P4B/80P6N | |
| M37470E4-XXXSP * | One Time Programmable Version of M37470M4-XXXSP | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 32P4B | 4-64 |
| M37470E8-XXXSP * | One Time Programmable Version of M37470M8-XXXSP | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 32P4B | |
| M37471E4-XXXSP/FP * | One Time Programmable Version of M37471M4-XXXSP/FP | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 42P4B/56P6N | 4-72 |
| M37471E8-XXXSP/FP * | One Time Programmable Version of M37471M8-XXXSP/FP | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 42P4B/56P6N | |
| M37471E8SS * | PROM Version of M37471M8-XXXSP | C, Si | 2.7~5.5 | 17.5 | 1 | 4 | 42S1B | |

* : New product ** : Under development

Note1 : Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS)"

2 : Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

3 : Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 1."

※ : The production of this product is no longer planned due to announcement of new series or upgrades.

■Series 38000 single-chip microcomputers

Refer to the "1991 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 3."

MITSUBISHI MICROCOMPUTERS DEVELOPMENT SUPPORT SYSTEMS

Development support systems (1)

| MELPS 740 | | Assembler | Debug system | | | For evaluation |
|---|---|-----------|--------------|--|------------------|---------------------------|
| Type name | Processor mode | | Debugger | Option board | Control software | |
| M50740A-XXXSP/FP M50741-XXXSP/FP M50740ASP | Single-chip mode | SRA74 | PC4000E | PCA4040 | RTT74 | M50740-PGYS |
| M50742-XXXSP/FP M50708-XXXSP/FP | Single-chip mode | | | PCA4042 | | M50742-PGYS |
| M50743-XXXSP/FP | Single-chip mode | | | PCA4043 or PCA4043R | | M50743-PGYS |
| M50744-XXXSP/FP M50744T-XXXSP M50746-XXXSP/FP M50746E-XXXSP/FP M50746ES/EFS | Single-chip mode Microprocessor mode | | | PCA4044G02 or PCA4044R PCA4044XG02 | | M50746ES/EFS (Note 2) |
| M50745-XXXSP/FP | Single-chip mode | | | PCA4045 or PCA4045R | | M50745-PGYS |
| M50747-XXXSP/FP M50747H-XXXSP/FP M50747T-XXXSP M50747E-XXXSP/FP M50747ES/EFS | Single-chip mode Microprocessor mode | | | PCA4047G02 or PCA4047RG02 PCA4047XG02 or PCA4047XRG02 | | M50747ES/EFS (Note 2) |
| M50752-XXXSP M50757-XXXSP M50758-XXXSP | Single-chip mode | | | PCA4057 | | M50752-PGYS |
| M50753-XXXSP/FP M50753T-XXXSP | Single-chip mode | | | PCA4053 | | M50753-PGYS (Note 2) |
| M50754-XXXSP/FP/GP M50954-XXXSP/FP/GP M50955-XXXSP/FP/GP | Single-chip mode | | | PCA4054G02 or PCA4054RG02 | | M50955-PGYS |
| M50930-XXXFP M50930T-XXXFP M50931-XXXFP M50932-XXXFP M50933-XXXFP M50934-XXXFP | Single-chip mode | | | PCA4093 or PCA4093R | | M50931-PGYS (Note 2,3) |
| M50940-XXXSP/FP M50941-XXXSP/FP M50945-XXXSP/FP | Single-chip mode | | | PCA4094 or PCA4094RG02 | | M50945-PGYS |
| M50943-XXXSP/FP | Single-chip mode | | | PCA4033 | | PCA4333G02 (Note 1) |
| M50944-XXXSP/FP M50944E-XXXSP/FP M50944ES | Single-chip mode | | | PCA7044 | | M50944ES |
| M50950-XXXSP M50951-XXXSP | Single-chip mode | | | PCA4095 | | M50950-PGYS |
| M50957E-XXXSP M50957ES M50958-XXXSP/FP M50959-XXXSP/FP | Single-chip mode | | | PCA4054G02 or PCA4054RG02 | | M50957-PGYS M50957ES |
| M50963-XXXSP/FP M50963E-XXXSP/FP M50963ES/EFS M50964-XXXSP/FP | Single-chip mode | | | PCA4064 or PCA4064R | | M50963ES/EFS |

★ : New products ★★ : Under development

Note 1 : Evaluation board

2 : Notes for operating temperature range about the extended operating temperature version microcomputer.

3 : Notes for supply voltage range about the M50932-XXXFP, M50933-XXXFP.

MITSUBISHI MICROCOMPUTERS DEVELOPMENT SUPPORT SYSTEMS

Development support systems (2)

| MELPS 740 | | Assembler | Debug system | | | For evaluation | |
|---|---|-----------|-------------------------|--|--------------------------------|--------------------------------|--------------|
| Type name | Processor mode | | Debugger | Option board | Control software | | |
| M37100M8-XXXSP/FP | Single-chip mode | SRA74 | PC4000E | M37100T-OPT or M37100T2-RTT | RTT74 | M37100P-000SS | |
| M37102M8-XXXSP/FP M37102E8-XXXSP/FP M37102E8SS/FS | Single-chip mode | | | M37102T-RTT | | M37102E8SS/FS** | |
| M37103M4-XXXSP | Single-chip mode | | | M37100T2-RTT | | — | |
| M37120M6-XXXFP M37120E6-XXXFP | Single-chip mode | | | M37120T-RTT | | M37120E6-XXXFP* | |
| M37201M6-XXXSP M37201E6-XXXSP M37201E6SS | Single-chip mode | | PC4000E + PC4600* | M37201T5-POD* | M37201E6SS** | | |
| M37202M3-XXXSP M37202E3-XXXSP M37202E3SS | | | | | M37202E3SS** | | |
| M37204M8-XXXSP M37204E8-XXXSP M37204E8SS | | | | | M37204E8SS** | | |
| M37250M6-XXXSP M37250E6-XXXSP M37250E6SS | | | | | Single-chip mode | PC4000E | M37250T-RTT* |
| M37260M6-XXXSP M37260E6-XXXSP M37260E6SS | Single-chip mode Microprocessor mode | | PC4000E + PC4600* | M37260T5-POD* | M37260E6SS** | | |
| M37408M2-XXXSP/FP | Single-chip mode | | PC4000E | M37260TX-OPT* (Be necessary to order producing this board) | — | — | |
| M37409M2-XXXSP/FP | Single-chip mode | | | | M37409T-OPT | M37409PSS* | |
| M37410M3HXXXFP M37410M4HXXXFP M37410M6HXXXFP M37410E6HXXXFP M37410E6HFS | Single-chip mode | | | | M37410T-OPT | M37410E6HFS | |
| M37412M4-XXXFP M37412E5-XXXFP | Single-chip mode | | | | M37412T-OPT | M37412E5-XXXFP | |
| M37413M4HXXXFP M37413M6HXXXFP M37413E6HXXXFP M37413E6HFS | Single-chip mode | | | | M37413T-RTT | M37413E6HFS** | |
| M37414M5-XXXFP M37414E5-XXXFP | Single-chip mode | | | | M37414T-RTT | M37414E5-XXXFP* | |
| M37415M4-XXXFP | Single-chip mode | | | | M37415T-OPT | M37415PFS | |
| M37416M2-XXXSP/FP | Single-chip mode | | | | M37416T-RTT* | — | |
| M37420M4-XXXSP M37420M6-XXXSP M37420E6-XXXSP M37420E6SS | Single-chip mode | | | | M37420T-OPT | M37420E6SS* | |
| M37421M6-XXXSP/FP | Single-chip mode | | | | M37421T-OPT | M37421P-000SS M37421P-001SS | |
| M37424M8-XXXSP M37424E8-XXXSP M37424E8SS | Single-chip mode | | | | M37424T-RTT* | M37424E8SS** | |
| M37524M4-XXXSP M37524E4-XXXSP M37524E4SS | Single-chip mode | | | | M37524T-RTT* | M37524E4SS** | |
| M37428M4-XXXFP | Single-chip mode | | | | PC4000E + PC4600*(Note2) | M37428RFS | — |

* : New products ** : Under development

Note 1 : Evaluation board Note 2 : Be necessary to order exchanging the monitor ROM.

MITSUBISHI MICROCOMPUTERS DEVELOPMENT SUPPORT SYSTEMS

Development support systems (3)

| MELPS 740 | | Assembler | Debug system | | | For evaluation |
|----------------------------|----------------|-----------|--------------|------------------------------|------------------|----------------|
| Type name | Processor mode | | Debugger | Option board | Control software | |
| M50734SP/FP M50734SP-10 | — | | PC4000E | PCA4034G02 or PCA4034RG02 | | — |

Development support systems (4) series 7450

| Series 7450 | | Assembler | Debug system | | | | | For evaluation | | |
|---|---|-----------|-------------------|--------------|------------------------------------|--|---|-------------------------|--|--|
| Type name | Processor mode | | Control software | Base PC4000E | | Base PC4600 | | | | |
| | | | | Debugger | Option board | Debugger | Emulator MCU | | | |
| M37450M2-XXXSP/FP M37450M4-XXXSP/FP M37450M4TXXXSP/J M37450M8-XXXSP/FP M37450E4-XXXSP/FP M37450E4TXXXSP/J M37450E4SS/FS M37450E8-XXXSP/FP M37450E8SS/FS | Single-chip mode Microprocessor mode | SRA74 | RTT74 (Note 1) | PC4000E | M37450T-OPT or M37450T-RTT | M37450RSS or M37450RFS (Note 2) | M37450PSS/PFS, M37450E4SS/FS or M37450E8SS/FS* (Note 3) | | | |
| M37450S1SP/FP M37450S2SP/FP M37450S4SP/FP | Microprocessor mode | | | | M37450TX-OPT or M37450TX-RTT | | | | | |
| M37451M4-XXXSP/FP/GP M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP M37451E4-XXXSP/FP/GP M37451E4SS/FS M37451E8-XXXSP/FP/GP M37451E8SS/FS M37451EC-XXXSP/FP/GP M37451ECSS/FS M37451M4DXXXSP/FP M37451M8DXXXSP/FP M37451E4DXXXSP/FP M37451E8DXXXSP/FP | Single-chip mode Microprocessor mode | | | | | | | PC4000E + PC4600* | M37451RSS or M37451RFS (Note 2) | M37451E4SS/FS*, M37451E8SS/FS* or M37451ECSS/FS** (Note 3) |
| M37451S1SP/FP/GP | Microprocessor mode | | | | | | | | | |

* : New products

Note 1 : PC4600 is supported by software version up.

2 : Pitch converter PCA4932 is necessary to RFS type.

3 : Notes for operating temperature range about the extended operating temperature version microcomputer

Development support systems (5) series 7470

| Series 7470 | | Assembler | Debug system | | | For evaluation |
|---|------------------|-----------|------------------|-------------------------|----------------------|------------------------------------|
| Type name | Processor mode | | Control software | Debugger | Emulator MCU | |
| M37470M2-XXXSP M37470M4-XXXSP M37470M8-XXXSP M37470E4-XXXSP M37470E8-XXXSP | Single-chip mode | SRA74 | RTT74 (Note 1) | PC4000E + PC4600* | M37471RSS (Note 2,3) | M37470E4-XXXSP* M37470E8-XXXSP* |
| M37471M2-XXXSP/FP M37471M4-XXXSP/FP M37471M8-XXXSP/FP M37471E4-XXXSP/FP M37471E8-XXXSP/FP M37471E8SS | | | | | | M37471E8SS* |

* : New products

Note 1 : PC4600 is supported by software version up.

2 : Pitch converter PCA4906 is necessary to M37470

3 : Pitch converter PCA4907 is necessary to QFP package type.

MITSUBISHI MICROCOMPUTERS DEVELOPMENT SUPPORT SYSTEMS

Development support systems (6) series 38000

| Type name | Assembler | Debug system | | | For evaluation | | | |
|---|-----------|------------------|-------------------------|--------------------|---|--------------------|--|--|
| | | Control software | Debugger | Emulation MCU | | | | |
| M38002M2-XXXSP/FP M38002E2-XXXSP/FP M38002E2SS/FS M38002M4-XXXSP/FP M38002E4-XXXSP/FP M38002E4SS/FS M38003M6-XXXSP/FP M38003E6-XXXSP/FP M38003E6SS/FS M38004M8-XXXSP/FP M38004E8-XXXSP/FP M38004E8SS/FS M38007M4-XXXSP/FP M38007E4-XXXSP/FP M38007E4SS/FS | SRA74 | RTT74 (Note 1) | PC4000E + PC4600* | M38007RSS (Note 2) | M38002E2SS/FS M38002E4SS/FS M38003E6SS/FS M38004E8SS/FS M38007E4SS/FS | | | |
| M38042M3-XXXFP M38042E3-XXXFP M38042E3FS | | | | Under development | M38042E3FS | | | |
| M38062M3-XXXFP/GP M38062E3-XXXFP/GP M38062E3FS M38062M4-XXXFP/GP M38062E4-XXXFP/GP M38062E4FS M38063M6-XXXFP/GP M38063E6-XXXFP/GP M38063E6FS M38064M8-XXXFP/GP M38064E8-XXXFP/GP M38064E8FS | | | | | | M38067RFS (Note 3) | M38062E3FS M38062E4FS M38063E6FS M38064E8FS | |
| M38102M5-XXXSP/FP M38102E5-XXXSP/FP M38102E5SS M38103M6-XXXSP/FP M38103E6-XXXSP/FP M38103E6SS | | | | | | | M38107RSS (Note 2) | M38102E5SS M38103E6SS |
| M38112M4-XXXSP/FP M38112E4-XXXSP/FP M38112E4SS | | | | | | | M38117RSS (Note 2) | M38112E4SS |
| M38172M4-XXXFP M38172E4-XXXFP M38172E4FS M38173M6-XXXFP M38173E6-XXXFP M38173E6FS M38174M8-XXXFP M38174E8-XXXFP M38174E8FS | | | | | | | M38177RFS (Note 3) | M38172E4FS M38173E6FS M38174E8FS |
| M38184M8-XXXFP M38184E8-XXXFP M38184E8FS | | | | | | | M38187RFS** (Note 3) | M38184E8FS |

* : New products ** : Under development

Note 1 : PC 4600 is supported by software version up

2 : Pitch converter M38007T-PRB is necessary to QFP package type.

3 : Pitch converter PCA4932 is necessary.

MITSUBISHI MICROCOMPUTERS DEVELOPMENT SUPPORT SYSTEMS

Program writing adapter for built-in PROM type microcomputers

| Built-in PROM type microcomputers type name | Program writing adapter |
|---|-------------------------|
| M50746E-XXXSP | PCA4700G02 |
| M50746ES | |
| M50746EFS | PCA4701G02 |
| M50746E-XXXFP | |
| M50747E-XXXSP | PCA4700G02 |
| M50747ES | |
| M50747E-XXXFP | PCA4701G02 |
| M50747EFS | |
| M50944E-XXXSP | PCA4715 |
| M50944ES | |
| M50944E-XXXFP | PCA4714 |
| M50957E-XXXSP | PCA4703 |
| M50957ES | |
| M50963E-XXXSP | PCA4700G02 |
| M50963ES | |
| M50963E-XXXFP | PCA4701G02 |
| M50963EFS | |
| M37102E8-XXXSP | PCA4724 |
| M37102E8SS | |
| M37102E8-XXXFP | PCA4725 |
| M37102E8FS | |
| M37120E6-XXXFP | PCA4716(Note 1) |
| M37201E6-XXXSP | PCA4723 |
| M37201E6SS | |
| M37202E3-XXXSP | PCA4726* |
| M37202E3SS | |
| M37204E8-XXXSP | PCA4726* |
| M37204E8SS | |
| M37250E6-XXXSP | PCA4736* |
| M37250E6SS | |
| M37260E6-XXXSP | PCA4737* |
| M37260E6SS | |
| M37260E6-XXXFP | PCA4705 |
| M37260E6FS | |
| M37410E6HXXXFP | PCA4706 |
| M37412E5-XXXFP | PCA4720 |
| M37413E6HXXXFP | PCA4728 |
| M37413E6HFS | PCA4729 |
| M37414E5-XXXFP | PCA4720 |
| M37420E6-XXXSP | PCA4727 |
| M37420E6SS | |
| M37424E8-XXXSP | PCA4721 |
| M37424E8SS | |
| M37524E8-XXXSP | PCA4710 |
| M37524E8SS | |
| M37450E4-XXXSP | PCA4710 |
| M37450E4SS | |
| M37450E8-XXXSP | PCA4710 |
| M37450E8SS | |
| M37451E4-XXXSP | PCA4710 |
| M37451E4SS | |
| M37451E8-XXXSP | PCA4710 |
| M37451E8SS | |
| M37451EC-XXXSP | PCA4710 |

Program writing adapter for built-in PROM type microcomputers (continued)

| Built-in PROM type microcomputers type name | Program writing adapter |
|---|-------------------------|
| M37451ECSS | PCA4710 |
| M37450E4TXXXSP | |
| M37450E4TXXXJ | PCA4712(Note 1) |
| M37450E4-XXXFP | PCA4711 |
| M37450E4FS | |
| M37450E8-XXXFP | PCA4719 |
| M37450E8FS | |
| M37451E4FS | PCA4719 |
| M37451E8FS | |
| M37451ECFS | PCA4751* |
| M37451E4-XXXFP | |
| M37451E8-XXXFP | PCA4751* |
| M37451EC-XXXFP | |
| M37451E4-XXXGP | PCA4752* |
| M37451E8-XXXGP | |
| M37451EC-XXXGP | PCA4710 |
| M37451E4DXXXSP | |
| M37451E8DXXXSP | PCA4751* |
| M37451E4DXXXFP | |
| M37451E8DXXXFP | PCA4713(Note 1) |
| M37460E8-XXXFP | |
| M37470E4-XXXSP | PCA4730 |
| M37470E8-XXXSP | |
| M37471E4-XXXSP | PCA4731 |
| M37471E8-XXXSP | |
| M37471E8SS | PCA4731 |
| M37471E4-XXXFP | |
| M37471E8-XXXFP | Under development |
| M38002E2-XXXSP | |
| M38002E2-XXXFP | Under development |
| M38002E2SS | |
| M38002E2FS | PCA4738S-64 |
| M38002E4-XXXSP | |
| M38002E4-XXXFP | PCA4738F-64 |
| M38002E4SS | PCA4738S-64 |
| M38002E4FS | PCA4738L-64** |
| M38003E6-XXXSP | Under development |
| M38003E6-XXXFP | |
| M38003E6SS | Under development |
| M38003E6FS | |
| M38004E8-XXXSP | Under development |
| M38004E8-XXXFP | |
| M38004E8SS | Under development |
| M38004E8FS | |
| M38007E4-XXXSP | Under development |
| M38007E4-XXXFP | |
| M38007E4SS | Under development |
| M38007E4FS | |
| M38042E3-XXXFP | Under development |
| M38042E3FS | |
| M38062E3-XXXFP | Under development |
| M38062E3-XXXGP | |
| M38062E3FS | Under development |

* : New product ** : Under development
Note 1 : Be necessary to order producing this board.

**Program writing adapter for built-in
PROM type microcomputers (continued)**

| Built-in PROM type microcomputers type name | Program writing adapter |
|--|-------------------------|
| M38062E4-XXXFP | Under development |
| M38062E4-XXXGP | |
| M38062E4FS | |
| M38063E6-XXXFP | PCA4738F-80 |
| M38063E6-XXXGP | PCA4738G-80 |
| M38063E6FS | PCA4738L-80 |
| M38064E8-XXXFP | Under development |
| M38064E8-XXXGP | |
| M38064E8FS | |
| M38102E5-XXXSP | PCA4738S-64 |
| M38102E5-XXXFP | PCA4738F-64 |
| M38102E5SS | PCA4738S-64 |
| M38103E6-XXXSP | Under development |
| M38103E6-XXXFP | |
| M38103E6SS | |
| M38112E4-XXXSP | PCA4738S-64 |
| M38112E4-XXXFP | PCA4738F-64 |
| M38112E4SS | PCA4738S-64 |
| M38172E4-XXXFP | Under development |
| M38172E4FS | |
| M38173E6-XXXFP | |
| M38173E6FS | |
| M38174E8-XXXFP | |
| M38174E8FS | |
| M38184E8-XXXFP | PCA4738F-100* |
| M38184E8FS | Under development |

* : New product ** : Under development


MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION

FUNCTION CODE

Mitsubishi integrated circuits may be ordered using the following simplified alphanumeric type-codes which define the function of the IC/LSIs and the package style.


1. Mitsubishi Original Products

Example 1. **M 5 07 40 - 001 SP -2**



MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION


Example 2. **M 3 74 50 E 4 - 001 SP**



2. PACKAGE CODE

Package style may be specified by using the following simplified alphanumeric code.

Example : **42 P 4 B**




MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES

32P4B

32pin molded plastic DIP


Dimension in mm





42P4B



42pin molded plastic DIP

Dimension in mm







MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES




**MITSUBISHI MICROCOMPUTERS
PACKAGE OUTLINES**



56P6N

56pin molded plastic QFP


Dimension in mm





60P6



60pin molded plastic QFP



Dimension in mm





MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES










80P6

80pin molded plastic QFP


Dimension in mm





80P6N



80pin molded plastic QFP

Dimension in mm



MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES






100P6S

Plastic 100pin QFP

Dimension in mm



LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

1. INTRODUCTION

A system of letter symbols to be used to represent the dynamic parameters of integrated circuit memories and other sequential circuits especially for single-chip microcomputers, microprocessors and LSIs for peripheral circuits has been discussed internationally in the TC47 of the International Electrotechnical Committee (IEC). Finally the IEC has decided on the meeting of TC47 in February 1980 that this system of letter symbols will be a Central Office document and circulated to all countries to vote which means this system of letter symbols will be a international standard.

The system is applied in this LSI data book for the new products only. Future editions of this data book will be applied this system. The IEC document which describes "Letter symbols for dynamic parameters of sequential integrated circuits, including memories" is introduced below. In this data book, the dynamic parameters in the IEC document are applied to timing requirements and switching characteristics.

2. LETTER SYMBOLS

The system of letter symbols outlined in this document enables symbols to be generated for the dynamic parameters of complex sequential circuits, including memories, and also allows these symbols to be abbreviated to simple mnemonic symbols when no ambiguity is likely to arise.

2.1. General Form

The dynamic parameters are represented by the general symbol of the form:-

$$t_{A(BC-DC)F} \dots\dots\dots (1)$$

where :

Subscript A indicates the type of dynamic parameter being represented, for example; cycle time, setup time, enable time, etc.

Subscript B indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval. If this event actually occurs last, that is, at the end of the time interval, the value of the time interval is negative.

Subscript C indicates the direction of the transition and/or the final state or level of the signal represented by B. When two letters are used, the initial state or level is also indicated.

Subscript D indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval. If this event actually occurs first, that is, at the beginning of the time interval, the value of the time interval is negative.

Subscript E indicates the direction of the transition and/or the final state or level of the signal represented by D. When two letters are used, the initial state or level is also indicated.

Subscript F indicates additional information such as mode of operation, test conditions, etc.

- Note 1 Subscripts A to F may each consists of one or more letters
 2 Subscripts D and E are not used for transition times
 3 The "-" in the symbol (1) above is used to indicate "to", hence the symbol represents the time interval from signal event B occurring to signal event D occurring, and it is important to note that this convention is used for all dynamic parameters including hold times. Where no misunderstanding can occur the hyphen may be omitted

2.2. Abbreviated Form

The general symbol given above may be abbreviated when no misunderstanding is likely to arise. For example to :

$$t_{A(B-D)}$$

or $t_{A(B)}$

or $t_{A(D)}$ — often used for hold times

or t_{AF} — no brackets are used in this case

or t_A

or t_{BC-DE} — often used for unclassified time intervals

2.3. Allocation of Subscripts

In allocating letter symbols for the subscripts, the most commonly used subscripts are given single letters where practicable and those less commonly used are designated by up to three letters. As far as possible, some form of mnemonic representation is used. Longer letter symbols may be used for specialised signals or terminals if this aids understanding.

3. SUBSCRIPT A

(For Type of Dynamic Parameter)

The subscript A represents the type of dynamic parameter to be designated by the symbol and, for memories, the parameters may be divided into two classes :

- a) those that are timing requirements for the memory and

LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

b) those that are characteristics of the memory.
 The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below.
 All subscripts A should be in lower-case.

| | |
|----------------------|-----|
| Erasure | ER |
| Output enable | G |
| Program | PR |
| Data output | Q |
| Read | R |
| Row address | RA |
| Row address strobe | RAS |
| Refresh | RF |
| Read/Write | RW |
| Chip select | S |
| Write (write enable) | W |

3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows :

| Term | Subscript |
|---|-----------|
| Cycle time | c |
| Time interval between two signal events | d |
| Fall time | f |
| Hold time | h |
| Precharging time | pc |
| Rise time | r |
| Recovery time | rec |
| Refresh time interval | rf |
| Setup time | su |
| Transition time | t |
| Pulse duration (width) | w |

- Note 1 In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used
- 2 It should be noted, when further letter symbols are chosen, that the subscript should not end with H, K, V, X, or Z (See clause 5)
- 3 If the same terminal, or signal, can be used for two functions (for example Data input/output, Read/Write) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter

3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows :

| Characteristic | Subscript |
|------------------|-----------|
| Access time | a |
| Disable time | dis |
| Enable time | en |
| Propagation time | P |
| Recovery time | rec |
| Transition time | T |
| Valid time | v |

Note Recovery time for use as a characteristic is limited to sense recovery time

4. SUBSCRIPTS B AND D (For Signal Name or Terminal Name)

The letter symbols for the signal name or the name of the terminal are as given below.
 All subscripts B and D should be in upper-case.

| Signal or terminal | Subscript |
|-----------------------|-----------|
| Address | A |
| Clock | C |
| Column address | CA |
| Column address strobe | CAS |
| Data input | D |
| Data input/output | DQ |
| Chip enable | E |

5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal :

| Transition of signal | Subscript |
|---|-----------|
| High logic level | H |
| Low logic level | L |
| Valid steady-state level (either low or high) | V |
| Unknown, changing, or 'don't care' level | X |
| High-impedance state of three-state output | Z |

The direction of transition is expressed by two letters, the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.

When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.

All subscripts C and E should be in upper-case.

| Examples | Subscript | |
|--|-----------|-------------|
| | Full | Abbreviated |
| Transition from high level to low level | HL | L |
| Transition from low level to high level | LH | H |
| Transition from unknown or changing state to valid state | XV | V |
| Transition from valid state to unknown or changing state | VX | X |
| Transition from high-impedance state to valid state | ZV | V |

Note Since subscripts C and E may be abbreviated, and since subscripts B and D may contain an indeterminate number of letters, it is necessary to put the restriction on the subscripts B and D that they should not end with H, L, V, X, or Z, so as to avoid possible confusion

LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

6. SUBSCRIPT F (For Additional Information)

If necessary, subscript F is used to represent any additional qualification of the parameter such as mode of operation, test conditions, etc. The letter symbols for subscript F are given below.

Subscript F should be in upper-case.

| Modes of operation | Subscript |
|---------------------------|------------------|
| Power-down | PD |
| Page-mode read | PGR |
| Page-mode write | PGW |
| Read | R |
| Refresh | RF |
| Read-modify-write | RMW |
| Read-write | RW |
| Write | W |

FOR DIGITAL INTEGRATED CIRCUITS

| New symbol | Former symbol | Parameter—definition |
|--------------|---------------|--|
| C_i | | Input capacitance |
| C_o | | Output capacitance |
| $C_{i/o}$ | | Input/output terminal capacitance |
| $C_i(\phi)$ | | Input capacitance of clock input |
| f | | Frequency |
| $f(\phi)$ | | Clock frequency |
| I | | Current—the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value |
| I_{BB} | | Supply current from V_{BB} |
| $I_{BB(AV)}$ | | Average supply current from V_{BB} |
| I_{CC} | | Supply current from V_{CC} |
| $I_{CC(AV)}$ | | Average supply current from V_{CC} |
| $I_{CC(PD)}$ | | Power down supply current from V_{CC} |
| I_{DD} | | Supply current from V_{DD} |
| $I_{DD(AV)}$ | | Average supply current from V_{DD} |
| I_{GG} | | Supply current from V_{GG} |
| $I_{GG(AV)}$ | | Average supply current from V_{GG} |
| I_i | | Input current |
| I_{IH} | | High-level input current—the value of the input current when V_{OH} is applied to the input considered |
| I_{iL} | | Low level input current—the value of the input current when V_{OL} is applied to the input considered |
| I_{LOAD} | | Built-in resistor current |
| I_{PEAK} | | Peak current |
| I_{OH} | | High-level output current—the value of the output current when V_{OH} is applied to the output considered |
| I_{OL} | | Low-level output current—the value of the output current when V_{OL} is applied to the output considered |
| I_{OZ} | | Off-state (high-impedance state) output current—the current into an output having a three-state capability with input condition so applied that it will establish according to the product specification, the off (high-impedance) state at the output |
| I_{OZH} | | Off-state (high-impedance state) output current, with high-level voltage applied to the output |
| I_{OZL} | | Off-state (high-impedance state) output current, with low-level voltage applied to the output |
| I_{OS} | | Short-circuit output current |
| I_{SS} | | Supply current from V_{SS} |
| P_d | | Power dissipation |
| NEW | | Number of erase/write cycles |
| NRA | | Number of read access unrefreshed |
| R_i | | Input resistance |
| R_L | | External load resistance |
| R_{OFF} | | Off-state output resistance |
| R_{ON} | | On-state output resistance |
| t_a | | Access time—the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output |
| $t_a(A)$ | $t_a(AD)$ | Address access time—the time interval between the application of an address input pulse and the availability of valid data signals at an output |
| $t_a(CAS)$ | | Column address strobe access time |
| $t_a(E)$ | $t_a(OE)$ | Chip enable access time |
| $t_a(G)$ | $t_a(OE)$ | Output enable access time |
| $t_a(PR)$ | | Data access time after program |
| $t_a(RAS)$ | | Row address strobe access time |
| $t_a(S)$ | $t_a(CS)$ | Chip select access time |
| t_c | | Cycle time |
| t_{cR} | $t_c(RD)$ | Read cycle time—the time interval between the start of a read cycle and the start of the next cycle |
| t_{cRF} | $t_c(REF)$ | Refresh cycle time—the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level |
| t_{cPG} | $t_c(PG)$ | Page-mode cycle time |

| New symbol | Former symbol | Parameter—definition |
|----------------|------------------|--|
| t_{CRMW} | $t_C(RMR)$ | Read-modify-write cycle time—the time interval between the start of a cycle in which the memory is read and new data is entered, and the start of the next cycle |
| t_{CW} | $t_C(WR)$ | Write cycle time—the time interval between the start of a write cycle and the start of the next cycle |
| t_d | | Delay time—the time between the specified reference points on two pulses |
| $t_d(\phi)$ | | Delay time between clock pulses—e.g., symbology, delay time, clock 1 to clock 2 or clock 2 to clock 1 |
| $t_d(CAS-RAS)$ | | Delay time, column address strobe to row address strobe |
| $t_d(CAS-W)$ | $t_d(CAS-WR)$ | Delay time, column address strobe to write |
| $t_d(RAS-CAS)$ | | Delay time, row address strobe to column address strobe |
| $t_d(RAS-W)$ | $t_d(RAS-WR)$ | Delay time, row address strobe to write |
| $t_{dis}(R-Q)$ | $t_{dis}(R-DA)$ | Output disable time after read |
| $t_{dis}(S)$ | $t_{PXZ}(CS)$ | Output disable time after chip select |
| $t_{dis}(W)$ | $t_{PXZ}(WR)$ | Output disable time after write |
| t_{DHL} | | High-level to low-level delay time |
| t_{DLH} | | Low-level to high-level delay time |
| $t_{en}(A-Q)$ | $t_{PZV}(A-DQ)$ | Output enable time after address |
| $t_{en}(R-Q)$ | $t_{PZV}(R-DQ)$ | Output enable time after read |
| $t_{en}(S-Q)$ | $t_{PZX}(CS-DQ)$ | Output enable time after chip select |
| t_f | | Fall time |
| t_h | | Hold time—the interval of time during which a signal at a specified input terminal appears after an active transition occurs at another specified input terminal |
| $t_h(A)$ | $t_h(AD)$ | Address hold time |
| $t_h(A-E)$ | $t_h(AD-CE)$ | Chip enable hold time after address |
| $t_h(A-PR)$ | $t_h(AD-PRO)$ | Program hold time after address |
| $t_h(CAS-CA)$ | | Column address hold time after column address strobe |
| $t_h(CAS-D)$ | $t_h(CAS-DA)$ | Data-in hold time after column address strobe |
| $t_h(CAS-Q)$ | $t_h(CAS-OUT)$ | Data-out hold time after column address strobe |
| $t_h(CAS-RAS)$ | | Row address strobe hold time after column address strobe |
| $t_h(CAS-W)$ | $t_h(CAS-WR)$ | Write hold time after column address strobe |
| $t_h(D)$ | $t_h(DA)$ | Data-in hold time |
| $t_h(D-PR)$ | $t_h(DA-PRO)$ | Program hold time after data-in |
| $t_h(E)$ | $t_h(CE)$ | Chip enable hold time |
| $t_h(E-D)$ | $t_h(CE-DA)$ | Data-in hold time after chip enable |
| $t_h(E-G)$ | $t_h(CE-OE)$ | Output enable hold time after chip enable |
| $t_h(R)$ | $t_h(RD)$ | Read hold time |
| $t_h(RAS-CA)$ | | Column address hold time after row address strobe |
| $t_h(RAS-CAS)$ | | Column address strobe hold time after row address strobe |
| $t_h(RAS-D)$ | $t_h(RAS-DA)$ | Data-in hold time after row address strobe |
| $t_h(RAS-W)$ | $t_h(RAS-WR)$ | Write hold time after row address strobe |
| $t_h(S)$ | $t_h(CS)$ | Chip select hold time |
| $t_h(W)$ | $t_h(WR)$ | Write hold time |
| $t_h(W-CAS)$ | $t_h(WR-CAS)$ | Column address strobe hold time after write |
| $t_h(W-D)$ | $t_h(WR-DA)$ | Data-in hold time after write |
| $t_h(W-RAS)$ | $t_h(WR-RAS)$ | Row address hold time after write |
| t_{PHL} | | High-level to low-level propagation time |
| t_{PLH} | | Low-level to high-level propagation time |
| t_r | | Rise time |
| $t_{rec}(W)$ | t_{wr} | Write recovery time—the time interval between the termination of a write pulse and the initiation of a new cycle |
| $t_{rec}(PD)$ | $t_R(PD)$ | Power-down recovery time |
| t_{su} | | Setup time—the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active transition at another specified input terminal |
| $t_{su}(A)$ | $t_{su}(AD)$ | Address setup time |

| New symbol | Former symbol | Parameter—definition |
|------------------|------------------|--|
| $t_{su}(A-E)$ | $t_{su}(AD-CE)$ | Chip enable setup time before address |
| $t_{su}(A-W)$ | $t_{su}(AD-WR)$ | Write setup time before address |
| $t_{su}(CA-RAS)$ | | Row address strobe setup time before column address |
| $t_{su}(D)$ | $t_{su}(DA)$ | Data-in setup time |
| $t_{su}(D-E)$ | $t_{su}(DA-CE)$ | Chip enable setup time before data-in |
| $t_{su}(D-W)$ | $t_{su}(DA-WR)$ | Write setup time before data in |
| $t_{su}(E)$ | $t_{su}(CE)$ | Chip enable setup time |
| $t_{su}(E-P)$ | $t_{su}(OE-P)$ | Precharge setup time before chip enable |
| $t_{su}(G-E)$ | $t_{su}(OE-CE)$ | Chip enable setup time before output enable |
| $t_{su}(P-E)$ | $t_{su}(P-CE)$ | Chip enable setup time before precharge |
| $t_{su}(PD)$ | | Power-down setup time |
| $t_{su}(R)$ | $t_{su}(RD)$ | Read setup time |
| $t_{su}(R-CAS)$ | $t_{su}(RA-CAS)$ | Column address strobe setup time before read |
| $t_{su}(RA-CAS)$ | | Column address strobe setup time before row address |
| $t_{su}(S)$ | $t_{su}(CS)$ | Chip select setup time |
| $t_{su}(S-W)$ | $t_{su}(CS-WR)$ | Write setup time before chip select |
| $t_{su}(W)$ | $t_{su}(WR)$ | Write setup time |
| t_{THL} | | High-level to low-level transition time } the time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and the output is loaded by another specified network |
| t_{TLH} | | |
| $t_v(A)$ | $t_{dv}(AD)$ | Data valid time after address |
| $t_v(E)$ | $t_{dv}(OE)$ | Data valid time after chip enable |
| $t_v(E)PR$ | $t_v(CE)PR$ | Data valid time after chip enable in program mode |
| $t_v(G)$ | $t_v(OE)$ | Data valid time after output enable |
| $t_v(PR)$ | | Data valid time after program |
| $t_v(S)$ | $t_v(CS)$ | Data valid time after chip select |
| t_w | | Pulse width (pulse duration) the time interval between specified reference points on the leading and trailing edges of the waveforms |
| $t_w(E)$ | $t_w(CE)$ | Chip enable pulse width |
| $t_w(EH)$ | $t_w(CEH)$ | Chip enable high pulse width |
| $t_w(EL)$ | $t_w(EL)$ | Chip enable low pulse width |
| $t_w(PR)$ | | Program pulse width |
| $t_w(R)$ | $t_w(RD)$ | Read pulse width |
| $t_w(S)$ | $t_w(CS)$ | Chip select pulse width |
| $t_w(W)$ | $t_w(WR)$ | Write pulse width |
| $t_w(\phi)$ | | Clock pulse width |
| T_a | | Ambient temperature |
| T_{opr} | | Operating temperature |
| T_{stg} | | Storage temperature |
| V_{BB} | | V_{BB} supply voltage |
| V_{CC} | | V_{CC} supply voltage |
| V_{DD} | | V_{DD} supply voltage |
| V_{GG} | | V_{GG} supply voltage |
| V_i | | Input voltage |
| V_{IH} | | High-level input voltage—the value of the permitted high-state voltage at the input |
| V_{IL} | | Low-level input voltage—the value of the permitted low-state voltage at the input |
| V_o | | Output voltage |
| V_{OH} | | High-level output voltage—the value of the guaranteed high-state voltage range at the output |
| V_{OL} | | Low-level output voltage—the value of the guaranteed low-state voltage range at the output |
| V_{SS} | | V_{SS} supply voltage |

Note 1. These letter symbols are based on the IEC publication 148 except a part of them

QUALITY ASSURANCE AND RELIABILITY TESTING

1 INTRODUCTION

IC & LSI have made rapid technical progress in electrical performances of high integration, high speed, and sophisticated functionality. And now they have got boundless wider applications in electronic systems and electrical appliances.

To meet the above trend of expanding utilization of IC & LSI, Mitsubishi considers that it is extremely important to supply stable quality and high reliable products to customers.

Mitsubishi Electric places great emphasis on quality as a basic policy "Quality First", and has striven always to improve quality and reliability.

Mitsubishi has already developed the Quality Assurance System covering design, manufacturing, inventory and delivery for IC & LSI, and has supplied highly reliable products to customers for many years. The following articles describe the Quality Assurance System and examples of reliability control for Mitsubishi Single-chip 8-bit Micro-computer.

2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System places emphasis on built-in reliability in designing and built-in quality in manufacturing. The System from development to delivery is summarized in Fig. 1.

2.1 Quality Assurance in Designing

The following steps are applied in the designing stage for a new product.

- (1) Setting of performance, quality and reliability target for new product.
- (2) Discussion of performance and quality for circuit design, device structure, process, material and package.
- (3) Verification of design by CAD system to meet standardized design rule.
- (4) Functional evaluation for bread-board device to confirm electrical performance.
- (5) Reliability evaluation for TEG (Test Element Group) chip to detect basic failure mode and investigate failure mechanism.
- (6) Reliability test (In-house qualification) for new product to confirm quality and reliability target.
- (7) Decision of pre-production from the standpoint of performance, reliability, production flow/conditions, production capability, delivery and etc.

2.2 Quality Assurance in Manufacturing

Quality assurance in manufacturing is performed as follows.

- (1) Environment control such as temperature, humidity and dust as well as deionized water and utility gases.
- (2) Maintenance and calibration control for automatized manufacturing equipments, automatic testing equipments, and measuring instruments.

- (3) Material control such as silicon wafer, lead frame, packaging material, mask and chemicals.
- (4) In-process inspections in wafer-fabrication, assembly and testing.
- (5) 100% final inspection of electrical characteristics, visual inspection and burn-in, if necessary.
- (6) Quality assurance test
 - Electrical characteristics and visual inspection, lot by lot sampling
 - Environment and endurance test, periodical sampling.
- (7) Inventory and shipping control, such as storage environment, date code identification, handling and ESD (Electro Static Discharge) preventive procedure.

2.3 Reliability Test

To verify the reliability of a product as described in the Mitsubishi Quality Assurance System, reliability tests are performed at three different stages in new product development, pre-production and mass-production.

At the development of a new product the reliability test plan is fixed corresponding to the quality and reliability target of each product, respectively. The test plan includes in-house qualification test and TEG evaluation, if necessary. TEG chips are designed and prepared for new device structure, new process and new material.

After the proto-type product has passed the in-house qualification test, the product advances to the pre-production. In the pre-production stage, the specific reliability tests are programmed and performed again to verify the quality of pre-production product.

In the mass production, the reliability tests are performed periodically to confirm the quality of the mass production product according to the quality assurance test program.

Table 1 shows an example of reliability test program for plastic encapsulated IC & LSI.

Table 1. TYPICAL RELIABILITY TEST PROGRAM FOR PLASTIC ENCAPSULATED IC & LSI

| Group | Test | Test condition |
|-------|------------------------------------|--|
| 1 | Solderability | 230°C, 5sec. Rosin flux |
| | Soldering heat | 260°C, 10sec |
| 2 | Thermal shock | -55°C, 125°C, 15cycles |
| | Temperature cycling | -65°C, 150°C, 100cycles |
| 3 | Lead fatigue | 250gr, 90°, 2arcs |
| 4 | Shock | 1500G, 0.5msec. |
| | Vibration | 20G, 100~2000Hz X, Y, Z direction 4min./cycle, 4cycles/direction |
| | Constant acceleration | 20000G, Y direction, 1min. |
| 5 | Operation life | T _a =125°C, V _{cc} max 1000hours |
| 6 | High temperature storage life | T _a =150°C, 1000hours |
| 7 | High temperature and high humidity | 85°C, 85%, 1000hours |
| | Pressure cooker | 121°C, 100%, 100hours |

MITSUBISHI MICROCOMPUTERS QUALITY ASSURANCE AND RELIABILITY TESTING




Fig.1 FLOW CHART OF QUALITY ASSURANCE SYSTEM

QUALITY ASSURANCE AND RELIABILITY TESTING

2.4 Returned Product Control

When failure analysis is requested by a customer, the failed devices are returned to Mitsubishi Electric via the sales office of Mitsubishi using the form of "Analysis Request of Returned Product"

Mitsubishi provides various failure analysis equipments to analyze the returned product. A failure analysis report is

generated to the customer upon completion of the analysis. The failure analysis result enforces taking corrective action for the design, fabrication, assembly or testing of the product to improve reliability and realize lower failure rate.

Fig. 2 shows the procedure of returned product control from customer.




Fig.2 PROCEDURE OF RETURNED PRODUCT CONTROL

QUALITY ASSURANCE AND RELIABILITY TESTING

3 RELIABILITY TEST RESULTS

The reliability test results for Mitsubishi Single-chip 8-bit Microcomputers are shown in Table 2, Table 3 and Table 4.

Table 2 shows the result of endurance tests of high temperature operation life and high temperature storage life test

for representative types of Single-chip 8-bit Microcomputers.

Table 2. ENDURANCE TEST RESULTS

| Test | Series | Type Number | Test Condition | Number of Samples | Device Hours (Hours) | Number of Failures |
|---------------------------------|----------------|----------------|----------------|-------------------|----------------------|--------------------|
| High Temperature Operation Life | 38000 Series | M38002M2-XXXFP | 125°C 7 V | 22 | 22000 | 0 |
| | | M38063M6-XXXFP | | 22 | 22000 | 0 |
| | | M38102M5-XXXSP | | 22 | 22000 | 0 |
| | | M38112M4-XXXSP | | 22 | 22000 | 0 |
| | | M38173M6-XXXFP | | 22 | 22000 | 0 |
| | | M38002E4-XXXFP | | 22 | 22000 | 0 |
| | | M38063E6-XXXFP | | 22 | 22000 | 0 |
| | | M38173E6-XXXFP | | 22 | 22000 | 0 |
| | 37450 Series | M37450M8-XXXFP | | 22 | 22000 | 0 |
| | | M37451M4-XXXSP | | 22 | 22000 | 0 |
| | | M37450M4TXXXSP | | 22 | 22000 | 0 |
| | | M37451M4DXXXSP | | 22 | 22000 | 0 |
| | | M37450E4-XXXSP | | 22 | 22000 | 0 |
| | | M37451E8-XXXSP | | 22 | 22000 | 0 |
| | | M37451E8DXXXSP | | 22 | 22000 | 0 |
| | | 37470 Series | | M37470M2-XXXSP | 22 | 22000 |
| | M37470M8-XXXSP | | | 22 | 22000 | 0 |
| | M37471M8-XXXSP | | | 22 | 22000 | 0 |
| | M37470E8-XXXSP | | | 22 | 22000 | 0 |
| | M37471E4-XXXSP | | | 22 | 22000 | 0 |
| | M37471E8-XXXSP | | | 22 | 22000 | 0 |
| High Temperature Storage Life | 38000 Series | M38002M2-XXXFP | 175°C | 22 | 22000 | 0 |
| | | M38063M6-XXXFP | | 22 | 22000 | 0 |
| | | M38102M5-XXXSP | | 22 | 22000 | 0 |
| | | M38112M4-XXXSP | | 22 | 22000 | 0 |
| | | M38173M6-XXXFP | | 22 | 22000 | 0 |
| | | M38002E4-XXXFP | | 22 | 22000 | 0 |
| | | M38063E6-XXXFP | | 22 | 22000 | 0 |
| | | M38173E6-XXXFP | | 22 | 22000 | 0 |
| | 37450 Series | M37450M8-XXXFP | | 22 | 22000 | 0 |
| | | M37451M4-XXXSP | | 22 | 22000 | 0 |
| | | M37450E4-XXXSP | | 22 | 22000 | 0 |
| | | M37451E8-XXXSP | | 22 | 22000 | 0 |
| | 37470 Series | M37470M8-XXXSP | | 22 | 22000 | 0 |
| | | M37471M8-XXXFP | | 22 | 22000 | 0 |
| | | M37470E4-XXXSP | | 22 | 22000 | 0 |
| M37471E8-XXXSP | | 22 | 22000 | 0 | | |
| Low Temperature Storage Life | | 38000 Series | M38063M6DXXXFP | -55°C 5.5V | 22 | 22000 |
| | M38063E6DXXXFP | | 22 | | 22000 | 0 |
| | 37450 Series | M37450M4TXXXSP | 22 | | 22000 | 0 |
| | | M37451E8DXXXSP | 22 | | 22000 | 0 |

QUALITY ASSURANCE AND RELIABILITY TESTING

Table 3 shows the results of the environment tests of thermal stress high temperature/high humidity and pressure cooker test for the same type of products in regards to en-

duration tests.

Table 4 shows the results of mechanical tests for representative products of various package types.

Table 3. ENVIRONMENTAL TEST RESULTS

| Test | Series | Type Number | Test Condition | Number of Samples | Device Hours (Hours) | Number of Failures |
|--|--------------|----------------|-----------------|-------------------|----------------------|--------------------|
| High Temperature High Humidity Life | 38000 Series | M38002M2-XXXFP | 85°C 85%RH 5.5V | 22 | 22000 | 0 |
| | | M38063M6-XXXFP | | 22 | 22000 | 0 |
| | | M38102M5-XXXSP | | 22 | 22000 | 0 |
| | | M38112M4-XXXSP | | 22 | 22000 | 0 |
| | | M38173M6-XXXFP | | 22 | 22000 | 0 |
| | | M38002E4-XXXFP | | 22 | 22000 | 0 |
| | | M38063E6-XXXFP | | 22 | 22000 | 0 |
| | | M38102E5-XXXFP | | 22 | 22000 | 0 |
| | 37450 Series | M38173E6-XXXFP | | 22 | 22000 | 0 |
| | | M37450M8-XXXFP | | 22 | 22000 | 0 |
| | | M37451M4-XXXSP | | 22 | 22000 | 0 |
| | | M37450E4-XXXSP | | 22 | 22000 | 0 |
| | | M37451E8-XXXSP | | 22 | 22000 | 0 |
| | | M37470M8-XXXSP | | 22 | 22000 | 0 |
| | 37470 Series | M37471M8-XXXFP | | 22 | 22000 | 0 |
| | | M37470E4-XXXFP | | 22 | 22000 | 0 |
| | | M37471E8-XXXSP | | 22 | 22000 | 0 |

| Test | Series | Type Number | Test Condition | 96Hours | 240Hours | 500Hours |
|-----------------|--------------|----------------|----------------|---------|----------|----------|
| Pressure Cooker | 38000 Series | M38002M2-XXXFP | 121°C 100%RH | 0/22 | 0/22 | — |
| | | M38063M6-XXXFP | | 0/22 | 0/22 | — |
| | | M38102M5-XXXSP | | 0/22 | 0/22 | — |
| | | M38112M4-XXXSP | | 0/22 | 0/22 | — |
| | | M38173M6-XXXFP | | 0/22 | 0/22 | — |
| | | M38002E4-XXXFP | | 0/22 | 0/22 | — |
| | | M38063E6-XXXFP | | 0/22 | 0/22 | — |
| | | M38173E6-XXXFP | | 0/22 | 0/22 | — |
| | 37450 Series | M37450M8-XXXFP | | 0/22 | 0/22 | — |
| | | M37451M4-XXXSP | | 0/22 | 0/22 | — |
| | | M37450E4-XXXSP | | 0/22 | 0/22 | — |
| | | M37451E8-XXXSP | | 0/22 | 0/22 | — |
| | | M37470M8-XXXSP | | 0/22 | 0/22 | — |
| | | M37471M8-XXXSP | | 0/22 | 0/22 | — |
| | 37470 Series | M37470E4-XXXSP | | 0/22 | 0/22 | — |
| | | M37471E8-XXXSP | | 0/22 | 0/22 | — |

| Test | Series | Type Number | Test Condition | 10Cycles | 100Cycles | 300Cycles |
|---------------------|--------------|----------------|----------------|----------|-----------|-----------|
| Temperature Cycling | 38000 Series | M38002M2-XXXFP | -65°C~150°C | 0/22 | 0/22 | 0/22 |
| | | M38063M6-XXXFP | | 0/22 | 0/22 | 0/22 |
| | | M38102M5-XXXSP | | 0/22 | 0/22 | 0/22 |
| | | M38112M4-XXXSP | | 0/22 | 0/22 | 0/22 |
| | | M38173M6-XXXFP | | 0/22 | 0/22 | 0/22 |
| | | M38002E4-XXXFP | | 0/22 | 0/22 | 0/22 |
| | | M38063E6-XXXFP | | 0/22 | 0/22 | 0/22 |
| | | M38173E6-XXXFP | | 0/22 | 0/22 | 0/22 |
| | 37450 Series | M37450M8-XXXFP | | 0/22 | 0/22 | 0/22 |
| | | M37451M4-XXXSP | | 0/22 | 0/22 | 0/22 |
| | | M37450E4-XXXSP | | 0/22 | 0/22 | 0/22 |
| | | M37451E8-XXXSP | | 0/22 | 0/22 | 0/22 |
| | | M37470M8-XXXSP | | 0/22 | 0/22 | 0/22 |
| | | M37471M8-XXXFP | | 0/22 | 0/22 | 0/22 |
| | 37470 Series | M37470E4-XXXSP | | 0/22 | 0/22 | 0/22 |
| | | M37471E8-XXXSP | | 0/22 | 0/22 | 0/22 |

QUALITY ASSURANCE AND RELIABILITY TESTING

Table 4. MECHANICAL TEST RESULTS

| Test | Test Condition | Package | | | | | | |
|-----------------------|---|---------|-------|-------|-------|-------|-------|-------|
| | | 32P4B | 42P4B | 64P4B | 64P6N | 80P6N | 80P6 | 80P6S |
| Soldering Heat | 260°C 10sec | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| Thermal Shock | -40°C~125°C 15cycle | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| Solderebility | 230°C 5sec Using a rosin-type Flux | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| Shock | 1500G 0.5msec X, Y, and Z directions 3times | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| Vibration | 20G X, Y, and Z directions 4times 100~2000Hz 4minutes/Cycle | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| Constant Acceleration | 20000G Y, direction 1minute | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| Free Fall | 75cm onto a maple wood board 3times | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| Lead Integrity | 250g 90° Berding 2times (QFP, 125g) | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |
| | 500g Tension 30sec (QFP, 250g) | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 | 0/110 |

4 FAILURE ANALYSIS

Accelerated reliability tests are applied to observe failures caused by temperature, voltage, humidity, current, mechanical stress and those combined stresses on chips and packages.

Examples of typical failure modes are shown below.

(1) Wire Bonding Failure by Thermal Stress

Fig. 3, Fig. 4 and Fig. 5 are example of a failure occurred by temperature storage test of 225°C, 1000hours.




Fig.3 Micrograph of lifted Au ball trace on Al bonding pad




Fig.4 Au-Al plague formation on bonding pad




Fig.5 Lifted Au wire ball base

Au-Al intermetallic formation so-called "Purple plague" by thermal overstress makes Au wire lift off from aluminum metallization. The activation energy of this failure mode is estimated approximately 1.0eV and no failure has been observed so far in practical uses.

(2) Aluminum Corrosion Failure by Temperature/Humidity Stress.

Fig. 6, Fig 7 and Fig. 8 are an example of corroded failure of aluminum metallization in plastic encapsulated IC after accelerated temperature/humidity storage test (pressure cooker test) of 121°C, 100% RH, 1000hours duration.

Aluminum bonding pad is dissolved by penetrated water from plastic package, and chlorine concentration is observed on corroded aluminum bonding pad as shown in Fig. 8.




Fig.6 Micrograph of corroded Aluminum metallization



Fig.7
Enlarged micrograph of corroded Aluminum bonding pad




Fig.8
Cl distribution on corroded Aluminum bonding pad

- (3) Destructive Failure by Electrical Overstress
 ESD have been performed to reproduce the electrical overstress failure in field uses.

Fig. 9 and Fig. 10 are an example of failure observed by surge voltage test. The trace of destruction is verified as the aluminum bridge by X-ray micro analysis.




Fig.9
Micrograph of surge voltage destruction




Fig.10
Aluminum trace of destructive spot

- (4) Aluminum Electromigration

Fig. 11 shows an open circuit of aluminum metallization in high current density region caused by accelerated operating life test. This failure is caused by the aluminum electromigration. Voids and hillock have been formed in aluminum metallization by high current density.




Fig.11
Voids and hillocks formation by Aluminum electromigration

5 SUMMARY

The Mitsubishi quality assurance system and examples of reliability control have been discussed. Customer's interest and requirement for high reliable IC & LSI are increasing significantly. To satisfy customer's expectancy, Mitsubishi as an IC vendor, would like to make perpetual efforts in the following areas.

- (1) Emphasis on built-in reliability at design stage and reliability evaluation to investigate latent failure modes and acceleration factors.
- (2) Execution of periodical endurance, environment and mechanical test to verify reliability target and realize higher reliability.
- (3) Focus on development of advanced failure analysis techniques. Detail failure analysis, intensive corrective action and quick response to customer's analysis request.
- (4) Collection of customer's quality data in qualification, incoming inspection, production and field use to improve PPM, fraction defective and FIT, failure rate.

Mitsubishi would highly appreciate if the customer would provide quality and reliability data of incoming inspection or field failure rate essential to verify and improve the quality/reliability of IC & LSI.

MITSUBISHI MICROCOMPUTERS
PRECAUTIONS IN HANDLING MOS IC/LSIs

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance (g_m) between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. Therefore the following recommendations should be followed in handling MOS devices.

1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS

1. The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
3. Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL

1. All electric equipment, work table surfaces and operat-

ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a $1\text{m}\Omega$ resistor. Be sure that the grounding meets national regulations on personnel safety.

2. Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs

1. The printed wiring lines between input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which can result in the destruction of the device.
2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to §2 above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
3. A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
4. Terminal connections should be made as described in the catalog while being careful to meet specifications.
5. Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.

SERIES 38000

2

MITSUBISHI MICROCOMPUTERS
Series 38000 Index by Function

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

■ **Typical type**

| Group name | Clock oscillation frequency (MHz) | Shortest instruction execution time (μ s) | I/O port (number) | | | Function | | | | | Interrupt cause | | Package |
|------------|-----------------------------------|--|-------------------|--------|-----|--------------------|-------------------------|-----------------------------|-----------------------------|-----------|-----------------|----------|-------------|
| | | | I/O | | | Serial I/O | | A-D converter (bitXchannel) | D-A converter (bitXchannel) | 8-bit PWM | External | Internal | |
| | | | Input | Output | I/O | Timer (bitXnumber) | UART/Clock-synchronized | | | | | | |
| M3800x | 8 | 0.5 | 58 | 8X4 | 8X4 | 1 | — | — | — | — | 8 | 6 | 64P4B/64P6N |
| M3806x | 8 | 0.5 | 72 | 8X4 | 8X4 | 1 | 8X1 | 8X8 | 8X2 | — | 7 | 8 | 80P6N/80P6S |

■ **Internal high-breakdown-voltage port type**

| Group name | Clock oscillation frequency (MHz) | Shortest instruction execution time (μ s) | I/O port (number) | | | Timer (bitXnumber) | Function | | | | | | | | | | Interrupt cause | | Package | |
|------------|-----------------------------------|--|-------------------|--------|-----|--------------------|---------------------------------|---|-----------------------------|--------------------------|-------|--------|--------------------------------------|--------|----------------|---------|-----------------|----------|---------|-----------------|
| | | | I/O | | | | Serial I/O | | A-D converter (bitXchannel) | Comparator (bitXchannel) | PWM | | High-breakdown-voltage port (number) | | FLP controller | | External | Internal | | |
| | | | Input | Output | I/O | | Clock-synchronized (bitXnumber) | With an automatic data transfer function (bitXnumber) | | | 8-bit | 14-bit | Sub clock | Output | I/O | Segment | | | | Digit |
| M3810x | 4.2 | 0.95 | 1 | 28 | 28 | 8X4 | 8X2 | — | — | 4X1 | — | 1 | ○ | 28 | — | — | — | 4 | 6 | 64P4B/ 64P6N |
| M3811x | 4.2 | 0.95 | 1 | 28 | 28 | 8X4 | 8X1 | 8X1 | — | 4X1 | — | 1 | ○ | 28 | — | 8~16 | 8~16 | 4 | 9 | 64P4B/ 64P6N |
| M3817x | 6.3 | 0.63 | 1 | 24 | 45 | 8X6 | 8X1 | 8X1 | 8X8 | — | 1 | 1 | ○ | 24 | 8 | 8~24 | 4~16 | 5 | 12 | 80P6N |
| M3818x | 6.3 | 0.63 | 3 | 20 | 67 | 8X6 | 8X1 | 8X1 | 8X8 | — | 1 | 1 | ○ | 20 | 12 | 8~24 | 4~16 | 5 | 12 | 100P6S |

M3800x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M3800x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3800x group is designed for office automation equipment, household appliances and include four timers, serial I/O function.

The various microcomputers in the M3800x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3800x group, see the section on group expansion.


FEATURES

- Basic machine-language instructions 71
- Instruction execution time 0.5 μ s
(shortest instruction at 8MHz oscillation frequency)
- Memory size
ROM 4K to 32K bytes
RAM 192 to 1024 bytes
- Programmable input/output ports 58
- Interrupts 15 sources, 15 vectors
- Timers 8 bit \times 4
- Serial I/O 8-bit \times 1 (UART or Clock-synchronized)
- Clock generation circuit Internal feedback amplifier
(connect to external ceramic resonator or quartz crystal)
- Supply voltage 3.0 to 5.5V
- Low power dissipation 32mW
- Memory expansion possible
- Operating temperature range -20 to 85°C

APPLICATIONS

Office automation, factory automation, household appliances, and other consumer applications, etc.


PIN CONFIGURATION (TOP VIEW)



Package type : 64P6N
64-pin plastic-molded QFP


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN CONFIGURATION (TOP VIEW)



Package type : 64P4B
64-pin shrink plastic-molded DIP

FUNCTIONAL BLOCK DIAGRAM (Package : 64P4B)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M3800x Group


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function |
|--|-------------------|--|-------------------------------|
| | | | |
| V _{CC} | Power supply | Power supply inputs 3.0 to 5.5V to V _{CC} , and 0V to V _{SS} | |
| V _{SS} | | | |
| CNV _{SS} | CNV _{SS} | This pin controls the operation mode of the chip. Normally connected to V _{SS} . If this pin is connected to V _{CC} , the internal ROM is inhibited and external memory is accessed. | |
| RESET | Reset input | To reset the microcomputer, this pin should be kept at an "L" level for more than 2μs under normal operating conditions. | |
| X _{IN} | Clock input | Input and output signals for the internal clock generation circuit. Connect a ceramic resonator or quartz crystal between the X _{IN} and X _{OUT} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X _{IN} pin and leave the X _{OUT} pin open. | |
| X _{OUT} | Clock output | | |
| P0 ₀ —P0 ₇ | I/O port P0 | An 8-bit CMOS I/O port. An I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. In modes other than single-chip, these pins are used as address, data, and control bus I/O pins. | |
| P1 ₀ —P1 ₇ | I/O port P1 | | |
| P2 ₀ —P2 ₇ | I/O port P2 | | |
| P3 ₀ —P3 ₇ | I/O port P3 | | |
| P4 ₀ , P4 ₁ | I/O port P4 | An 8-bit CMOS I/O port with the same function as port P0. | External interrupt input pins |
| P4 ₂ /INT ₀ , P4 ₃ /INT ₁ | | | Serial I/O I/O pins |
| P4 ₄ /R _x D, P4 ₅ /T _x D, P4 ₆ /S _{CLK} , P4 ₇ /S _{RDY} | | | |
| P5 ₀ /INT ₂ — P5 ₃ /INT ₅ | I/O port P5 | An 8-bit CMOS I/O port with the same function as port P0. | External interrupt input pins |
| P5 ₄ /CNTR ₀ , P5 ₅ /CNTR ₁ | | | Timer X and Timer Y I/O pins |
| P5 ₆ , P5 ₇ | | | |
| P6 ₀ —P6 ₇ | I/O port P6 | An 8-bit CMOS I/O port with the same function as port P0. | |
| P7 ₀ , P7 ₁ | I/O port P7 | An 2-bit CMOS I/O port with the same function as port P0. | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PART NUMBERING



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GROUP EXPANSION


Mitsubishi plans to expand the M3800x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- ROM/PROM capacity 8K to 32K bytes
- RAM capacity 384 to 1024 bytes

(2) Packages

- 64P4B Shrink plastic molded DIP
- 64P6N Plastic molded QFP
- 64S1B Shrink ceramic DIP
- 64D0 Ceramic LCC

Memory expansion plan



The development schedule and other details of products under development may be revised without notice
 Currently supported products are listed below

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

As of March 1992

| Product name | (P) ROM size (bytes) | RAM size (bytes) | Package | Remarks | | | |
|----------------|---------------------------------------|---------------------------------------|---------------|---------------------------------------|-------|---------------------------------------|-------------------------------|
| M38002M4-XXXSP | 16K | 384 | 64P4B | Mask ROM version | | | |
| M38002E4-XXXSP | | | | One-time programmable version | | | |
| M38002E4SP | | | | One-time programmable version (blank) | | | |
| M38002M4-XXXFP | | | 16K | 384 | 64P6N | Mask ROM version | |
| M38002E4-XXXFP | | | | | | One-time programmable version | |
| M38002E4FP | | | | | | One-time programmable version (blank) | |
| M38002E4SS | | | | | 64S1B | EPROM version | |
| M38002E4FS | | | | | | 64D0 | EPROM version |
| M38002M2-XXXSP | | | | | | | Mask ROM version |
| M38002E2-XXXSP | 8K | 384 | 64P4B | One-time programmable version | | | |
| M38002E2SP | | | | One-time programmable version (blank) | | | |
| M38002M2-XXXFP | | | | Mask ROM version | | | |
| M38002E2-XXXFP | | | 8K | 384 | 64P6N | One-time programmable version | |
| M38002E2FP | | | | | | One-time programmable version (blank) | |
| M38002E2SS | | | | | | 64S1B | EPROM version |
| M38002E2FS | | | | | 64D0 | | EPROM version |
| M38004M8-XXXSP | | | | | | | Mask ROM version |
| M38004E8-XXXSP | | | | | 32K | 640 | 64P4B |
| M38004E8SP | One-time programmable version (blank) | | | | | | |
| M38004M8-XXXFP | Mask ROM version | | | | | | |
| M38004E8-XXXFP | 32K | 640 | 64P6N | One-time programmable version | | | |
| M38004E8FP | | | | One-time programmable version (blank) | | | |
| M38004E8SS | | | | 64S1B | | | EPROM version |
| M38004E8FS | | | 64D0 | | | | EPROM version |
| M38007M4-XXXSP | | | | | | | Mask ROM version |
| M38007E4-XXXSP | | | 8K | 1024 | | | 64P4B |
| M38007E4SP | One-time programmable version (blank) | | | | | | |
| M38007M4-XXXFP | Mask ROM version | | | | | | |
| M38007E4-XXXFP | 8K | 1024 | | | 64P6N | One-time programmable version | |
| M38007E4FP | | | | | | One-time programmable version (blank) | |
| M38007E4SS | | | | | | 64S1B | EPROM version |
| M38007E4FS | | | | | 64D0 | | EPROM version |
| M38003E6-XXXSP | | | | | | | One-time programmable version |
| M38003E6SP | | | | | 24K | 512 | 64P4B |
| M38003E6-XXXFP | 64P6N | One-time programmable version | | | | | |
| M38003E6FP | | One-time programmable version (blank) | | | | | |
| M38003E6SS | | 64S1B | EPROM version | | | | |
| M38003E6FS | 64D0 | | EPROM version | | | | |
| | | | | | | | |

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

Microcomputers of the M3800x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

The FST and SLW instructions are not available for use.

The STP, WIT, MUL, and DIV instructions can be used.

CPU Mode Register

The CPU mode register (address 003B₁₆) contains processor mode bits that specify the operating mode of the chip. The CPU mode register also contains the stack page select bit.




Fig. 1 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

• Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

• RAM

RAM is used for data storage as well for stack area.

• ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

• Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

• Zero Page

The 256 bytes from addresses 0000₁₆ to 00FF₁₆ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

• Special Page

The 256 bytes from addresses FF00₁₆ to FFFF₁₆ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|--------------------------------------|--------------------|---|
| 0000 ₁₆ | Port P0 (P0) | 0020 ₁₆ | Prescaler 12 (PRE12) |
| 0001 ₁₆ | Port P0 direction register (P0D) | 0021 ₁₆ | Timer 1 (T1) |
| 0002 ₁₆ | Port P1 (P1) | 0022 ₁₆ | Timer 2 (T2) |
| 0003 ₁₆ | Port P1 direction register (P1D) | 0023 ₁₆ | Timer XY mode register (TM) |
| 0004 ₁₆ | Port P2 (P2) | 0024 ₁₆ | Prescaler X (PREX) |
| 0005 ₁₆ | Port P2 direction register (P2D) | 0025 ₁₆ | Timer X (TX) |
| 0006 ₁₆ | Port P3 (P3) | 0026 ₁₆ | Prescaler Y (PREY) |
| 0007 ₁₆ | Port P3 direction register (P3D) | 0027 ₁₆ | Timer Y (TY) |
| 0008 ₁₆ | Port P4 (P4) | 0028 ₁₆ | |
| 0009 ₁₆ | Port P4 direction register (P4D) | 0029 ₁₆ | |
| 000A ₁₆ | Port P5 (P5) | 002A ₁₆ | |
| 000B ₁₆ | Port P5 direction register (P5D) | 002B ₁₆ | |
| 000C ₁₆ | Port P6 (P6) | 002C ₁₆ | |
| 000D ₁₆ | Port P6 direction register (P6D) | 002D ₁₆ | |
| 000E ₁₆ | Port P7 (P7) | 002E ₁₆ | |
| 000F ₁₆ | Port P7 direction register (P7D) | 002F ₁₆ | |
| 0010 ₁₆ | | 0030 ₁₆ | |
| 0011 ₁₆ | | 0031 ₁₆ | |
| 0012 ₁₆ | | 0032 ₁₆ | |
| 0013 ₁₆ | | 0033 ₁₆ | |
| 0014 ₁₆ | | 0034 ₁₆ | |
| 0015 ₁₆ | | 0035 ₁₆ | |
| 0016 ₁₆ | | 0036 ₁₆ | |
| 0017 ₁₆ | | 0037 ₁₆ | |
| 0018 ₁₆ | Transmit/receive buffer (TB/RB) | 0038 ₁₆ | |
| 0019 ₁₆ | Serial I/O status register (SIOSTS) | 0039 ₁₆ | |
| 001A ₁₆ | Serial I/O control register (SIOCON) | 003A ₁₆ | Interrupt edge selection register (INTEDGE) |
| 001B ₁₆ | UART control register (UARTCON) | 003B ₁₆ | CPU mode register (CPUM) |
| 001C ₁₆ | Baud rate generator (BRG) | 003C ₁₆ | Interrupt request register 1 (IREQ1) |
| 001D ₁₆ | | 003D ₁₆ | Interrupt request register 2 (IREQ2) |
| 001E ₁₆ | | 003E ₁₆ | Interrupt control register 1 (ICON1) |
| 001F ₁₆ | | 003F ₁₆ | Interrupt control register 2 (ICON2) |

Fig. 3 Memory map of special function register (SFR)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

Direction Registers

The M3800x group microprocessors have 72 programmable I/O pins arranged in nine I/O ports (ports P0 to P7). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output. When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Ref No. |
|--|---------|-------------------------------|---|---------------------------|--|---------|
| P0 ₀ —P0 ₇ | Port P0 | Input/output, individual bits | CMOS 3-state output CMOS level input | Address lower-byte output | CPU mode register | (1) |
| P1 ₀ —P1 ₇ | Port P1 | Input/output, individual bits | CMOS 3-state output CMOS level input | Address upper-byte output | CPU mode register | |
| P2 ₀ —P2 ₇ | Port P2 | Input/output, individual bits | CMOS 3-state output CMOS level input | Data bus I/O | CPU mode register | |
| P3 ₀ —P3 ₇ | Port P3 | Input/output, individual bits | CMOS 3-state output CMOS level input | Control signal I/O | CPU mode register | |
| P4 ₀ , P4 ₁ P4 ₂ /INT ₀ , P4 ₃ /INT ₁ | Port P4 | Input/output, individual bits | CMOS 3-state output CMOS level input | External interrupt input | Interrupt edge selection register | (2) |
| P4 ₄ /R _x D, P4 ₅ /T _x D, P4 ₆ /S _{CLK} , P4 ₇ /S _{RDY} | | | | Serial I/O function I/O | Serial I/O control register UART control register | (3) |
| | | | | | | (4) |
| | | | | | | (5) |
| P5 ₀ /INT ₂ , P5 ₁ /INT ₃ , P5 ₂ /INT ₄ , P5 ₃ /INT ₅ | Port P5 | Input/output, individual bits | CMOS 3-state output CMOS level input | External interrupt input | Interrupt edge selection register | (7) |
| P5 ₄ /CNTR ₀ , P5 ₅ /CNTR ₁ | | | | Timer XY function I/O | | (8) |
| P5 ₆ , P5 ₇ | | | | | | |
| P6 ₀ —P6 ₇ | Port P6 | Input/output, individual bits | CMOS 3-state output CMOS level input | | | (9) |
| P7 ₀ , P7 ₁ | Port P7 | Input/output, individual bits | CMOS 3-state output CMOS level input | | | |

Note : For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, see the applicable sections

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Port block diagram (single-chip mode)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

A total of 15 sources can generate interrupts: 8 external, 6 internal, and 1 software.

● **Interrupt Control**

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag—except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are “1” and the interrupt disable flag is “0”. Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

● **Interrupt Operation**

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

● **Notes on Use**

When the active edge of an external interrupt (INT₀ to INT₅, CNTR₀, or CNTR₁) is changed, the corresponding interrupt request bit may also be set. To insure proper operation when selecting the active edge, disable interrupts before setting the interrupt edge selection.

Table 1 Interrupt vector addresses and priorities

| Interrupt cause | Priority | Vector address (Note 1) | | Interrupt request generation conditions | Remarks |
|-------------------------|----------|-------------------------|--------------------|---|---|
| | | High | Low | | |
| Reset (Note 2) | 1 | FFFD ₁₆ | FFFC ₁₆ | At reset | Non-maskable |
| INT ₀ | 2 | FFFB ₁₆ | FFFA ₁₆ | At detection of either rising or falling edge of INT ₀ input | External interrupt (active edge selectable) |
| INT ₁ | 3 | FFF9 ₁₆ | FFF8 ₁₆ | At detection of either rising or falling edge of INT ₁ input | External interrupt (active edge selectable) |
| Serial I/O reception | 4 | FFF7 ₁₆ | FFF6 ₁₆ | At end of serial I/O1 data reception | Valid when serial I/O1 is selected |
| Serial I/O transmission | 5 | FFF5 ₁₆ | FFF4 ₁₆ | At end of serial I/O1 transfer shift or when transmission buffer is empty | Valid when serial I/O1 is selected |
| Timer X | 6 | FFF3 ₁₆ | FFF2 ₁₆ | At timer X overflow | |
| Timer Y | 7 | FFF1 ₁₆ | FFF0 ₁₆ | At timer Y overflow | |
| Timer 1 | 8 | FFEF ₁₆ | FFEE ₁₆ | At timer 1 overflow | STP release timer overflow |
| Timer 2 | 9 | FFED ₁₆ | FFEC ₁₆ | At timer 2 overflow | |
| CNTR ₀ | 10 | FFEB ₁₆ | FFEA ₁₆ | At detection of either rising or falling edge of CNTR ₀ input | External interrupt (active edge selectable) |
| CNTR ₁ | 11 | FFE9 ₁₆ | FFE8 ₁₆ | At detection of either rising or falling edge of CNTR ₁ input | External interrupt (active edge selectable) |
| INT ₂ | 12 | FFE7 ₁₆ | FFE6 ₁₆ | At detection of either rising or falling edge of INT ₂ input | External interrupt (active edge selectable) |
| INT ₃ | 13 | FFE5 ₁₆ | FFE4 ₁₆ | At detection of either rising or falling edge of INT ₃ input | External interrupt (active edge selectable) |
| INT ₄ | 14 | FFE3 ₁₆ | FFE2 ₁₆ | At detection of either rising or falling edge of INT ₄ input | External interrupt (active edge selectable) |
| INT ₅ | 15 | FFE1 ₁₆ | FFE0 ₁₆ | At detection of either rising or falling edge of INT ₅ input | External interrupt (active edge selectable) |
| BRK instruction | 16 | FFDD ₁₆ | FFDC ₁₆ | At BRK instruction execution | Non-maskable software interrupt |

Note 1 : Vector addresses contain interrupt jump destination addresses

2 : Reset function in the same way as an interrupt with the highest priority

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 5 Interrupt control




Fig. 6 Structure of interrupt-related registers

TIMERS

Microcomputers of the M3800x group have 4 timers: timer X, timer Y, timer 1, and timer 2.

The timers count down. Once a timer reaches 00_{16} , the next count pulse reloads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1.

The divide ratio of each timer or prescaler is given by $1/(n+1)$, where n is the value in the corresponding timer or prescaler latch.




Fig. 7 Structure of timer XY register

Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer overflow sets the interrupt request bit.

Timer X and Timer Y

Timer X and Timer Y can each be set to operate in one of four operating modes by setting the timer XY mode register.

1. Timer Mode

In timer mode, the timer counts a signal that is the oscillation frequency divided by 16.

2. Pulse Output Mode

Timer X (or timer Y) counts a signal which is the oscillation frequency divided by 16. Whenever the contents of the timer reach "0", the signal output from the CNTR₀ (or CNTR₁) pin is inverted. If the CNTR₀ (or CNTR₁) active edge select bit is "0", output begins at "H". If it is "1", output starts at "L". When using a timer in this mode, set the corresponding port P5₄ (or port P5₅) direction register to output mode.

3. Event Counter Mode

Operation in event counter mode is the same as in timer mode, except the timer counts signals input through the CNTR₀ or CNTR₁ pin.

4. Pulse Width Measurement Mode

If the CNTR₀ (or CNTR₁) active edge select bit is "0", the timer counts at the oscillation frequency divided by 16 while the CNTR₀ (or CNTR₁) pin is at "H". If the CNTR₀ (or CNTR₁) active edge select bit is "1", the count continues during the time that the CNTR₀ (or CNTR₁) pin is at "L".

In all of these modes, the count can be stopped by setting the timer X (timer Y) count stop bit to "1". Every time a timer overflows, the corresponding interrupt request bit is set.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 8 Block diagram of timer X, timer Y, timer 1, and timer 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O

Clock synchronous serial I/O mode can be selected by

setting the mode select bit of the serial I/O control register to "1"

For clock-synchronized serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit or receive buffer.




Fig. 9 Block diagram of clock-synchronized serial I/O




Fig. 10 Operation of clock-synchronized serial I/O function

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Asynchronous serial I/O (UART) mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode select bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in mem-

ory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer. The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.




Fig. 11 Block diagram of UART serial I/O




Fig. 12 Operation of UART serial I/O function

[Serial I/O Control Register (SIOCON) 001A₁₆]

The serial I/O control register contains eight control bits for the serial I/O function.

[UART Control Register (UARTCON) 001B₁₆]

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P4₅/T_xD pin.

[Serial I/O Status Register (SIO1STS) 0019₁₆]

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE,

FE, and SE (bit 3 to bit six, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmitter shift completion flag (bit 2) and the transmitter buffer empty flag (bit 0) become "1".

[Transmit Buffer/Receive Buffer (TB/RB) 0018₁₆]

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0"

[Baud Rate Generator (BRG) 001C₁₆]

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by $1/(n+1)$, where n is the value written to the Baud Rate Generator.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 13 Structure of serial I/O control registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

A microcomputer in the M3800x group is reset if the RESET pin is held at a "L" level for at least $2\mu\text{s}$ then is returned to a "H" level (the power supply voltage should be between 4.0V and 5.5V). In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 8 to 12 X_{IN} clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte). Make sure that the reset input voltage is no more than 0.8V for a power supply voltage of 4.0V.




Fig. 14 Example of reset circuit

| | Address | Register contents |
|--|-----------------------------|--|
| (1) Port P0 direction register | (0 0 0 1 ₁₆)... | 00 ₁₆ |
| (2) Port P1 direction register | (0 0 0 3 ₁₆)... | 00 ₁₆ |
| (3) Port P2 direction register | (0 0 0 5 ₁₆)... | 00 ₁₆ |
| (4) Port P3 direction register | (0 0 0 7 ₁₆)... | 00 ₁₆ |
| (5) Port P4 direction register | (0 0 0 9 ₁₆)... | 00 ₁₆ |
| (6) Port P5 direction register | (0 0 0 B ₁₆)... | 00 ₁₆ |
| (7) Port P6 direction register | (0 0 0 D ₁₆)... | 00 ₁₆ |
| (8) Port P7 direction register | (0 0 0 F ₁₆)... | 00 ₁₆ |
| (9) Serial I/O status register | (0 0 1 9 ₁₆)... | 1 0 0 0 0 0 0 0 |
| (10) Serial I/O control register | (0 0 1 A ₁₆)... | 00 ₁₆ |
| (11) UART control register | (0 0 1 B ₁₆)... | 1 1 1 0 0 0 0 0 |
| (12) Prescaler 12 | (0 0 2 0 ₁₆)... | FF ₁₆ |
| (13) Timer 1 | (0 0 2 1 ₁₆)... | 01 ₁₆ |
| (14) Timer 2 | (0 0 2 2 ₁₆)... | FF ₁₆ |
| (15) Timer XY mode register | (0 0 2 3 ₁₆)... | 00 ₁₆ |
| (16) Prescaler X | (0 0 2 4 ₁₆)... | FF ₁₆ |
| (17) Timer X | (0 0 2 5 ₁₆)... | FF ₁₆ |
| (18) Prescaler Y | (0 0 2 6 ₁₆)... | FF ₁₆ |
| (19) Timer Y | (0 0 2 7 ₁₆)... | FF ₁₆ |
| (20) Interrupt edge selection register | (0 0 3 A ₁₆)... | 00 ₁₆ |
| (21) CPU mode register | (0 0 3 B ₁₆)... | 0 0 0 0 0 0 0 ※ 0 |
| (22) Interrupt control register 1 | (0 0 3 E ₁₆)... | 00 ₁₆ |
| (23) Interrupt control register 2 | (0 0 3 F ₁₆)... | 00 ₁₆ |
| (24) Processor status register | (P S)... | × × × × × 1 × × |
| (25) Program counter | (P C _H)... | Contents of address FFFD_{16} |
| | (P C _L)... | Contents of address FFFC_{16} |

Note : X : Undefined
 ※ : The initial values of CM₁ are determined by the level at the CNV_{SS} pin
 The contents of all other registers and RAM are undefined after a reset, so they must be initialized by software

Fig. 15 Internal status of microcomputer after reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 16 Timing of reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATION CIRCUIT

An oscillation circuit can be created by connecting a resonator between X_{IN} and X_{OUT} . When using an external clock signal, input the clock signal to the X_{IN} pin and leave the X_{OUT} pin open.

Oscillation Control

(1) Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock ϕ at "H". Timer 1 is set to "FF₁₆" and prescaler 12 is set to "01₁₆".

Oscillation restarts when an external interrupt is received, but the internal clock ϕ remains at "H" until timer 1 overflows.

This allows time for the clock circuit oscillation to stabilize. If oscillation is restarted by a reset, no wait time is generated, so keep the RESET pin at "L" level until oscillation has stabilized.

(2) Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at a "H" level, but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

When the STP status is released, prescaler 12 and timer 1 will start counting and reset will not be released until timer 1 overflows, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.




Fig. 17 Ceramic resonator circuit




Fig. 18 External clock input circuit




Fig. 19 Block diagram of clock generation circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODES

Single-chip mode, memory expansion mode, and microprocessor mode can be selected by changing the contents of the processor mode bits CM_0 and CM_1 (bits 0 and 1 of address $003B_{16}$). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 2 Functions of ports in memory expansion mode and microprocessor mode

| Port Name | Function |
|-----------|--|
| Port P0 | Outputs lower byte of address |
| Port P1 | Outputs upper byte of address. |
| Port P2 | Operates as I/O pins for data D_7 to D_0 (including instruction codes) |
| Port P3 | <p>$P3_0$ and $P3_1$ function only as output pins (except that the port latch cannot be read)</p> <p>$P3_2$ is the \overline{ONW} input pin</p> <p>$P3_3$ is the \overline{RESET}_{OUT} output pin. (Note)</p> <p>$P3_4$ is the ϕ output pin</p> <p>$P3_5$ is the \overline{SYNC} output pin</p> <p>$P3_6$ is the \overline{WR} output pin, and $P3_7$ is the \overline{RD} output pin.</p> |

Note : If CNV_{SS} is connected to V_{SS} , the microcomputer goes to single-chip mode after a reset, so this pin cannot be used as the \overline{RESET}_{OUT} output pin

● Single-Chip Mode

Select this mode by resetting the microcomputer with CNV_{SS} connected to V_{SS} .

● Memory Expansion Mode

Select this mode by setting the processor mode bits to "01" in software with CNV_{SS} connected to V_{SS} . This mode enables external memory expansion while maintaining the validity of the internal ROM. Internal ROM will take precedence over external memory if addresses conflict.

● Microprocessor Mode

Select this mode by resetting the microcomputer with CNV_{SS} connected to V_{CC} , or by setting the processor mode bits to "10" in software with CNV_{SS} connected to V_{SS} . In microprocessor mode, the internal ROM is no longer valid and external memory must be used.




Fig. 20 Memory maps in various processor modes




Fig. 21 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Bus Control with Memory Expansion

Microcomputers of the M3800x group have a built-in $\overline{\text{ONW}}$ function to facilitate access to extra memory and I/O functions in memory expansion mode or microprocessor mode.

If an "L" level signal is input to the $\overline{\text{ONW}}$ pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of ϕ . During this extended period, the $\overline{\text{RD}}$ or $\overline{\text{WR}}$ signal remains at "L". This extension period is valid only for writing to and reading from addresses 0000_{16} to 0007_{16} and 0440_{16} to $FFFF_{16}$, and only read and write cycles are extended.




Fig. 22 $\overline{\text{ONW}}$ function timing

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.

Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{S_{RDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{S_{RDY}}$ output enable bit to "1".

Serial I/O continues to output the final bit from the T_{XD} pin after transmission is completed.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} frequency.

When the \overline{ONW} function is used in modes other than single-chip mode, the frequency of the internal clock ϕ may be one fourth the X_{IN} frequency.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1. Mask ROM Order Confirmation Form
2. Mask Specification Form
3. Data to be written to ROM, in EPROM form (three identical copies)

ROM Writing Method

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with a normal EPROM writer using a special write adapter.

| Package | Name of Write Adapter |
|--------------|-----------------------|
| 64P4B, 64S1B | PCA4738S-64 |
| 64P6N | PCA4738F-64 |
| 64D0 | PCA4738L-64 |

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 23 is recommended to verify programming.




Fig. 23 Writing and testing of one-time programmable version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|---|---|----------------------|-------------|
| V_{CC} | Supply voltage | All voltages measured with reference to the V_{SS} pin, output transistors isolated | -0.3 to 7.0 | V |
| V_I | Input voltage $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7,$ $P3_0-P3_7, P4_0-P4_7, P5_0-P5_7,$ $P6_0-P6_7, P7_0, P7_1$ | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage RESET, X_{IN} | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage CNV_{SS} | | -0.3 to 13 | V |
| V_O | Output voltage $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7,$ $P3_0-P3_7, P4_0-P4_7, P5_0-P5_7,$ $P6_0-P6_7, P7_0, P7_1, X_{OUT}$ | | -0.3 to $V_{CC}+0.3$ | V |
| P_d | Power dissipation | | $T_a = 25^\circ C$ | 1000 (Note) |
| T_{opr} | Operating temperature | | -20 to 85 | $^\circ C$ |
| T_{stg} | Storage temperature | | -40 to 125 | $^\circ C$ |

Note : 300mW in case of the flat package

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 3.0$ to $5.5V, T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------------|--|--------------|-----|---------------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage ($f(X_{IN}) \leq 2MHz$) | 3.0 | 5.0 | 5.5 | V |
| | Supply voltage ($f(X_{IN}) > 2MHz$) | 4.0 | 5.0 | 5.5 | |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" input voltage $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7, P4_0-P4_7,$ $P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ | 0.8 V_{CC} | | V_{CC} | V |
| V_{IH} | "H" input voltage RESET, X_{IN}, CNV_{SS} | 0.8 V_{CC} | | V_{CC} | V |
| V_{IL} | "L" input voltage $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7, P4_0-P4_7,$ $P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" input voltage RESET | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" input voltage X_{IN} | 0 | | 0.16 V_{CC} | V |
| V_{IL} | "L" input voltage CNV_{SS} | 0 | | 0.2 V_{CC} | V |
| $\Sigma I_{OH(peak)}$ | "H" total peak output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7$ (Note 1) | | | -80 | mA |
| $\Sigma I_{OH(peak)}$ | "H" total peak output current $P4_0-P4_7, P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 1) | | | -80 | mA |
| $\Sigma I_{OL(peak)}$ | "L" total peak output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7$ (Note 1) | | | 80 | mA |
| $\Sigma I_{OL(peak)}$ | "L" total peak output current $P4_0-P4_7, P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 1) | | | 80 | mA |
| $\Sigma I_{OH(avg)}$ | "H" total average output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7$ (Note 1) | | | -40 | mA |
| $\Sigma I_{OH(avg)}$ | "H" total average output current $P4_0-P4_7, P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 1) | | | -40 | mA |
| $\Sigma I_{OL(avg)}$ | "L" total average output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7$ (Note 1) | | | 40 | mA |
| $\Sigma I_{OL(avg)}$ | "L" total average output current $P4_0-P4_7, P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 1) | | | 40 | mA |
| $I_{OH(peak)}$ | "H" peak output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7, P4_0-P4_7,$ $P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 2) | | | -10 | mA |
| $I_{OL(peak)}$ | "L" peak output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7, P4_0-P4_7,$ $P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 2) | | | 10 | mA |
| $I_{OH(avg)}$ | "H" average output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7, P4_0-P4_7,$ $P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 3) | | | -5 | mA |
| $I_{OL(avg)}$ | "L" average output current $P0_0-P0_7, P1_0-P1_7, P2_0-P2_7, P3_0-P3_7, P4_0-P4_7,$ $P5_0-P5_7, P6_0-P6_7, P7_0, P7_1$ (Note 3) | | | 5 | mA |
| $f(X_{IN})$ | Internal clock oscillation frequency ($V_{CC}=4.0\sim 5.5V$) | | | 8 | MHz |
| | Internal clock oscillation frequency ($V_{CC}=3.0\sim 5.5V$) | | | 2 | |

Note 1 The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

2 The peak output current is the peak current flowing in each port.

3 The average output current $I_{OL}(avg), I_{OH}(avg)$ in an average value measured over 100ms.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--|--|--------------------|-----|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ , P7 ₁ (Note) | $I_{OH} = -10mA$ $V_{CC} = 4.0 \sim 5.5V$ | $V_{CC} - 2.0$ | | | V |
| | | $I_{OH} = -10mA$ $V_{CC} = 3.0 \sim 5.5V$ | $V_{CC} - 1.0$ | | | |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ , P7 ₁ | $I_{OL} = 10mA$ $V_{CC} = 4.0 \sim 5.5V$ | | | 2.0 | V |
| | | $I_{OL} = 1.0mA$ $V_{CC} = 3.0 \sim 5.5V$ | | | 1.0 | |
| $V_{T+} - V_{T-}$ | Hysteresis CNTR ₀ , CNTR ₁ , INT ₀ -INT ₅ | | | 0.4 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis R _X D, S _{CLK} | | | 0.5 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | 0.5 | | V |
| I_{IH} | "H" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ , P7 ₁ | $V_I = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current RESET, CNV _{SS} | $V_I = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current X _{IN} | $V_I = V_{CC}$ | | 4 | | μA |
| I_{IL} | "L" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ , P7 ₁ RESET, CNV _{SS} | $V_I = V_{SS}$ | | | -5.0 | μA |
| | | | | | -4 | |
| V_{RAM} | RAM hold voltage | With clock stopped | 2.0 | | 5.5 | V |
| I_{CC} | Supply current | $f(X_{IN}) = 8MHz$, $V_{CC} = 5V$ | | 6.4 | 13 | mA |
| | | $f(X_{IN}) = 5MHz$, $V_{CC} = 5V$ | | 4 | 8 | |
| | | $f(X_{IN}) = 2MHz$, $V_{CC} = 3V$ | | 0.8 | 2.0 | |
| | | When WIT instruction is executed with $f(X_{IN}) = 8MHz$, $V_{CC} = 5V$ | | 1.5 | | |
| | | When WIT instruction is executed with $f(X_{IN}) = 5MHz$, $V_{CC} = 5V$ | | 1 | | |
| | | When WIT instruction is executed with $f(X_{IN}) = 2MHz$, $V_{CC} = 3V$ | | 0.2 | | |
| | | When STP instruction is executed with clock stopped, output transistors isolated | $T_a = 25^\circ C$ | 0.1 | 1 | μA |
| | $T_a = 85^\circ C$ | | 10 | | | |

Note : P4₅ is measured when the P4₅/T_XD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0"

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS 1 ($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|---------------------------|---|--------|------|-----|---------|
| | | Min | Typ. | Max | |
| $t_{W(R\overline{ESET})}$ | Reset input "L" pulse width | 2 | | | μs |
| $t_{C(X_{IN})}$ | External clock input cycle time | 125 | | | ns |
| $t_{WH(X_{IN})}$ | External clock input "H" pulse width | 50 | | | ns |
| $t_{WL(X_{IN})}$ | External clock input "L" pulse width | 50 | | | ns |
| $t_{C(CNTR)}$ | CNTR ₀ , CNTR ₁ input cycle time | 200 | | | ns |
| $t_{WH(CNTR)}$ | CNTR ₀ , CNTR ₁ input "H" pulse width | 80 | | | ns |
| $t_{WH(INT)}$ | INT ₀ to INT ₅ input "H" pulse width | 80 | | | ns |
| $t_{WL(CNTR)}$ | CNTR ₀ , CNTR ₁ input "L" pulse width | 80 | | | ns |
| $t_{WL(INT)}$ | INT ₀ to INT ₅ input "L" pulse width | 80 | | | ns |
| $t_{C(S_{CLK})}$ | Serial I/O clock input cycle time (Note) | 800 | | | ns |
| $t_{WH(S_{CLK})}$ | Serial I/O clock input "H" pulse width (Note) | 370 | | | ns |
| $t_{WL(S_{CLK})}$ | Serial I/O clock input "L" pulse width (Note) | 370 | | | ns |
| $t_{SU(R_{XD}-S_{CLK})}$ | Serial I/O input set up time | 220 | | | ns |
| $t_{H(S_{CLK}-R_{XD})}$ | Serial I/O input hold time | 100 | | | ns |

Note : When $f(X_{IN})=5MHz$ and bit 6 of address 001A₁₆ is "1" Divide this value by four when $f(X_{IN})=5MHz$ and bit 6 of address 001A₁₆ is "0"

TIMING REQUIREMENTS 2 ($V_{CC}=3.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|---------------------------|---|--------|------|-----|---------|
| | | Min | Typ. | Max | |
| $t_{W(R\overline{ESET})}$ | Reset input "L" pulse width | 2 | | | μs |
| $t_{C(X_{IN})}$ | External clock input cycle time | 500 | | | ns |
| $t_{WH(X_{IN})}$ | External clock input "H" pulse width | 200 | | | ns |
| $t_{WL(X_{IN})}$ | External clock input "L" pulse width | 200 | | | ns |
| $t_{C(CNTR)}$ | CNTR ₀ , CNTR ₁ input cycle time | 500 | | | ns |
| $t_{WH(CNTR)}$ | CNTR ₀ , CNTR ₁ input "H" pulse width | 230 | | | ns |
| $t_{WH(INT)}$ | INT ₀ to INT ₅ input "H" pulse width | 230 | | | ns |
| $t_{WL(CNTR)}$ | CNTR ₀ , CNTR ₁ input "L" pulse width | 230 | | | ns |
| $t_{WL(INT)}$ | INT ₀ to INT ₅ input "L" pulse width | 230 | | | ns |
| $t_{C(S_{CLK})}$ | Serial I/O clock input cycle time (Note) | 2000 | | | ns |
| $t_{WH(S_{CLK})}$ | Serial I/O clock input "H" pulse width (Note) | 950 | | | ns |
| $t_{WL(S_{CLK})}$ | Serial I/O clock input "L" pulse width (Note) | 950 | | | ns |
| $t_{SU(R_{XD}-S_{CLK})}$ | Serial I/O input set up time | 400 | | | ns |
| $t_{H(S_{CLK}-R_{XD})}$ | Serial I/O input hold time | 200 | | | ns |

Note : When $f(X_{IN})=5MHz$ and bit 6 of address 001A₁₆ is "1" Divide this value by four when $f(X_{IN})=5MHz$ and bit 6 of address 001A₁₆ is "0"

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS 1 ($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-------------------|---|--------------------|-----|-----|------|
| | | Min | Typ | Max | |
| $t_{WH(SCLK)}$ | Serial I/O clock output "H" pulse width | $t_{C(SCLK)}/2-30$ | | | ns |
| $t_{WL(SCLK)}$ | Serial I/O clock output "L" pulse width | $t_{C(SCLK)}/2-30$ | | | ns |
| $t_{d(SCLK-TxD)}$ | Serial I/O output delay time (Note 1) | | | 140 | ns |
| $t_{V(SCLK-TxD)}$ | Serial I/O output valid time (Note 1) | -30 | | | ns |
| $t_r(SCLK)$ | Serial I/O clock output rise time | | | 30 | ns |
| $t_f(SCLK)$ | Serial I/O clock output fall time | | | 30 | ns |
| $t_r(CMOS)$ | CMOS output rise time (Note 2) | | 10 | 30 | ns |
| $t_f(CMOS)$ | CMOS output fall time (Note 2) | | 10 | 30 | ns |

Note 1 : When the P4₅/T_xD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0"

2 : X_{OUT} pin excluded

SWITCHING CHARACTERISTICS 2 ($V_{CC} = 3.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-------------------|---|--------------------|-----|-----|------|
| | | Min | Typ | Max | |
| $t_{WH(SCLK)}$ | Serial I/O clock output "H" pulse width | $t_{C(SCLK)}/2-50$ | | | ns |
| $t_{WL(SCLK)}$ | Serial I/O clock output "L" pulse width | $t_{C(SCLK)}/2-50$ | | | ns |
| $t_{d(SCLK-TxD)}$ | Serial I/O output delay time (Note 1) | | | 350 | ns |
| $t_{V(SCLK-TxD)}$ | Serial I/O output valid time (Note 1) | -30 | | | ns |
| $t_r(SCLK)$ | Serial I/O clock output rise time | | | 50 | ns |
| $t_f(SCLK)$ | Serial I/O clock output fall time | | | 50 | ns |
| $t_r(CMOS)$ | CMOS output rise time (Note 2) | | 20 | 50 | ns |
| $t_f(CMOS)$ | CMOS output fall time (Note 2) | | 20 | 50 | ns |

Note 1 : When the P4₅/T_xD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0"

2 : X_{OUT} pin excluded




Fig. 24 Circuit for measuring output switching characteristics (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|--------------------|-----------------------|--------|-----|-----|------|
| | | Min | Typ | Max | |
| $t_{SU}(ONW-\phi)$ | ONW input set up time | -20 | | | ns |
| $t_H(\phi-ONW)$ | ONW input hold time | -20 | | | ns |
| $t_{SU}(DB-\phi)$ | Data bus set up time | 60 | | | ns |
| $t_H(\phi-DB)$ | Data bus hold time | 0 | | | ns |

SWITCHING CHARACTERISTICS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|--|---|-------------------|-----------------------|-----|------|
| | | Min | Typ | Max | |
| $t_C(\phi)$ | ϕ clock cycle time | | $2 \times t_{C(XIN)}$ | | ns |
| $t_{WH}(\phi)$ | ϕ clock "H" pulse width | $t_{C(XIN)} - 10$ | | | ns |
| $t_{WL}(\phi)$ | ϕ clock "L" pulse width | $t_{C(XIN)} - 10$ | | | ns |
| $t_d(\phi-AH)$ | AD_{15} to AD_8 delay time | | 20 | 40 | ns |
| $t_V(\phi-AH)$ | AD_{15} to AD_8 valid time | 6 | 10 | | ns |
| $t_d(\phi-AL)$ | AD_7 to AD_0 delay time | | 25 | 45 | ns |
| $t_V(\phi-AL)$ | AD_7 to AD_0 valid time | 6 | 10 | | ns |
| $t_d(\phi-SYNC)$ | SYNC delay time | | 20 | | ns |
| $t_V(\phi-SYNC)$ | SYNC valid time | | 10 | | ns |
| $t_d(\phi-\overline{WR})$ | \overline{RD} and \overline{WR} delay time | | 10 | 20 | ns |
| $t_V(\phi-\overline{WR})$ | \overline{RD} and \overline{WR} valid time | 3 | 5 | 10 | ns |
| $t_d(\phi-DB)$ | Data bus delay time | | 20 | 70 | ns |
| $t_V(\phi-DB)$ | Data bus valid time | 15 | | | ns |
| $t_d(\overline{RESET}-\overline{RESET_{OUT}})$ | $\overline{RESET_{OUT}}$ output delay time (Note) | | | 200 | ns |
| $t_V(\phi-\overline{RESET})$ | $\overline{RESET_{OUT}}$ output valid time (Note) | 0 | | 200 | ns |

Note : The $\overline{RESET_{OUT}}$ output goes "H" in sync with the rise of the ϕ clock that is anywhere between about 1 cycle and 19 cycles after the \overline{RESET} input goes "H"





Fig. 25 Circuit for measuring output switching characteristics (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


TIMING DIAGRAM

(1) Timing diagram




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Timing diagram in memory expansion mode and microprocessor mode



(3) Timing diagram in microprocessor mode



M3806x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M3806x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3806x group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, and D-A converters.

The various microcomputers in the M3806x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3806x group, see the section on group expansion.


FEATURES

- Basic machine-language instructions 71
- Instruction execution time 0.5 μ s
(shortest instruction at 8MHz oscillation frequency)
- Memory size
ROM 4K to 32K bytes
RAM 192 to 1024 bytes
- Programmable input/output ports 72
- Interrupts 16 sources, 16 vectors
- Timers 8 bit \times 4
- Serial I/O1 8-bit \times 1 (UART or Clock-synchronized)
- Serial I/O2 8-bit \times 1 (Clock-synchronized)
- A-D converter 8-bit \times 8 channels
- D-A converter 8-bit \times 2 channels
- Clock generation circuit Internal feedback amplifier
(connect to external ceramic resonator or quartz crystal)
- Supply voltage 3.0 to 5.5V
- Low power dissipation 32mW
- Memory expansion possible
- Operating temperature range -20 to 85°C

APPLICATIONS

Office automation, VCRs, tuners, musical instruments, cameras, air conditioners, etc.

PIN CONFIGURATION (TOP VIEW)




Package type : 80P6N
80-pin plastic-molded QFP

MITSUBISHI MICROCOMPUTERS
M3806x Group


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN CONFIGURATION (TOP VIEW)



Package type : 80P6S
 80-pin plastic-molded QFP

FUNCTIONAL BLOCK DIAGRAM (Package : 80P6N)




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function |
|---|--------------------------|--|------------------------------|
| V _{CC} | Power supply | Power supply inputs 4.0 to 5.5V to V _{CC} , and 0V to V _{SS} . | |
| V _{SS} | | | |
| CNV _{SS} | CNV _{SS} | This pin controls the operation mode of the chip. Normally connected to V _{SS} . If this pin is connected to V _{CC} , the internal ROM is inhibited and external memory is accessed. | |
| V _{REF} | Analog reference voltage | Reference voltage input pin for A-D and D-A converters. | |
| AV _{SS} | Analog power supply | GND input pin for A-D and D-A converter. Keep at the same potential as V _{SS} . | |
| RESET | Reset input | To reset the microcomputer, this pin should be kept at an "L" level for more than 2μs under normal operating conditions. | |
| X _{IN} | Clock input | Input and output signals for the internal clock generation circuit. Connect a ceramic resonator or quartz crystal between the X _{IN} and X _{OUT} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X _{IN} pin and leave the X _{OUT} pin open. | |
| X _{OUT} | Clock output | | |
| P0 ₀ —P0 ₇ | I/O port P0 | An 8-bit CMOS I/O port. An I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. In modes other than single-chip, these pins are used as address, data, and control bus I/O pins. | |
| P1 ₀ —P1 ₇ | I/O port P1 | | |
| P2 ₀ —P2 ₇ | I/O port P2 | | |
| P3 ₀ —P3 ₇ | I/O port P3 | | |
| P4 ₀ , P4 ₁ | I/O port P4 | An 8-bit CMOS I/O port with the same function as port P0. | External interrupt input pin |
| P4 ₂ /INT ₀ , P4 ₃ /INT ₁ | | | Serial I/O1 I/O pins |
| P4 ₄ /RxD, P4 ₅ /TxD, P4 ₆ /SCLK ₁ , P4 ₇ /SRDY ₁ | | | |
| | | | |
| P5 ₀ | I/O port P5 | An 8-bit CMOS I/O port with the same function as port P0. | External interrupt input pin |
| P5 ₁ /INT ₂ — P5 ₃ /INT ₄ | | | Timer X and Timer Y I/O pins |
| P5 ₄ /CNTR ₀ , P5 ₅ /CNTR ₁ | | | D-A converter output pins |
| P5 ₆ /DA ₁ , P5 ₇ /DA ₂ | | | |
| P6 ₀ /AN ₀ — P6 ₇ /AN ₇ | I/O port P6 | An 8-bit CMOS I/O port with the same function as port P0. | A-D converter input pins |
| P7 ₀ /SIN ₂ , P7 ₁ /SOUT ₂ , P7 ₂ /SCLK ₂ , P7 ₃ /SRDY ₂ | I/O port P7 | An 8-bit I/O port with the same function as port P0. The output structure of this port is N-channel open drain, and the input levels are CMOS compatible. | Serial I/O2 I/O pins |
| P7 ₄ —P7 ₇ | | | |
| P8 ₀ —P8 ₇ | I/O port P8 | An 8-bit CMOS I/O port with the same function as port P0. | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PART NUMBERING



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GROUP EXPANSION


Mitsubishi plans to expand the M3806x-group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- ROM/PROM capacity 12K to 32K bytes
 - RAM capacity 384 to 1024 bytes

(2) Packages

- 80P6N 0.8mm-pitch plastic molded QFP
- 80P6S 0.65mm-pitch plastic molded QFP
- 80D0 0.8mm-pitch ceramic LCC

Memory expansion plan



The development schedule and other details of products under development may be revised without notice
 Currently supported products are listed below

As of March 1992

| Product name | (P) ROM size (bytes) | RAM size (bytes) | Package | Remarks | | |
|----------------|----------------------|------------------|---------|---------------------------------------|---------------------------------------|-------------------------------|
| M38062M3-XXXFP | 12K | 384 | 80P6N | Mask ROM version | | |
| M38062E3-XXXFP | | | | One-time programmable version | | |
| M38062E3FP | | | | One-time programmable version (blank) | | |
| M38062M3-XXXGP | | | 80P6S | 384 | 80P6S | Mask ROM version |
| M38062E3-XXXGP | | | | | | One-time programmable version |
| M38062E3GP | | | | | One-time programmable version (blank) | |
| M38062E3FS | | | | | 80D0 | EPROM version |
| M38062M6-XXXFP | 24K | 512 | 80P6N | Mask ROM version | | |
| M38062E6-XXXFP | | | | One-time programmable version | | |
| M38063E6FP | | | | One-time programmable version (blank) | | |
| M38063M6-XXXGP | | | 80P6S | 512 | 80P6S | Mask ROM version |
| M38063E6-XXXGP | | | | | | One-time programmable version |
| M38063E6GP | | | | | One-time programmable version (blank) | |
| M38063E6FS | | | | | 80D0 | EPROM version |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)

Microcomputers of the M3806x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

The FST and SLW instructions are not available for use.

The STP, WIT, MUL, and DIV instructions can be used.

CPU Mode Register

The CPU mode register (address 003B₁₆) contains processor mode bits that specify the operating mode of the chip. The CPU mode register also contains the stack page select bit.




Fig. 1 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

- **Special Function Register (SFR) Area**
The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.
- **RAM**
RAM is used for data storage as well for stack area.
- **ROM**
The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.
- **Interrupt Vector Area**
The interrupt vector area contains reset and interrupt vectors.

- **Zero Page**
The 256 bytes from addresses 0000_{16} to $00FF_{16}$ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.
- **Special Page**
The 256 bytes from addresses $FF00_{16}$ to $FFFF_{16}$ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|--|--------------------|---|
| 0000 ₁₆ | Port P0 (P0) | 0020 ₁₆ | Prescaler 12 (PRE12) |
| 0001 ₁₆ | Port P0 direction register (P0D) | 0021 ₁₆ | Timer 1 (T1) |
| 0002 ₁₆ | Port P1 (P1) | 0022 ₁₆ | Timer 2 (T2) |
| 0003 ₁₆ | Port P1 direction register (P1D) | 0023 ₁₆ | Timer XY mode register (TM) |
| 0004 ₁₆ | Port P2 (P2) | 0024 ₁₆ | Prescaler X (PREX) |
| 0005 ₁₆ | Port P2 direction register (P2D) | 0025 ₁₆ | Timer X (TX) |
| 0006 ₁₆ | Port P3 (P3) | 0026 ₁₆ | Prescaler Y (PREY) |
| 0007 ₁₆ | Port P3 direction register (P3D) | 0027 ₁₆ | Timer Y (TY) |
| 0008 ₁₆ | Port P4 (P4) | 0028 ₁₆ | |
| 0009 ₁₆ | Port P4 direction register (P4D) | 0029 ₁₆ | |
| 000A ₁₆ | Port P5 (P5) | 002A ₁₆ | |
| 000B ₁₆ | Port P5 direction register (P5D) | 002B ₁₆ | |
| 000C ₁₆ | Port P6 (P6) | 002C ₁₆ | |
| 000D ₁₆ | Port P6 direction register (P6D) | 002D ₁₆ | |
| 000E ₁₆ | Port P7 (P7) | 002E ₁₆ | |
| 000F ₁₆ | Port P7 direction register (P7D) | 002F ₁₆ | |
| 0010 ₁₆ | Port P8 (P8) | 0030 ₁₆ | |
| 0011 ₁₆ | Port P8 direction register (P8D) | 0031 ₁₆ | |
| 0012 ₁₆ | | 0032 ₁₆ | |
| 0013 ₁₆ | | 0033 ₁₆ | |
| 0014 ₁₆ | | 0034 ₁₆ | AD/DA control register (ADCON) |
| 0015 ₁₆ | | 0035 ₁₆ | A-D conversion register (AD) |
| 0016 ₁₆ | | 0036 ₁₆ | D-A1 conversion register (DA1) |
| 0017 ₁₆ | | 0037 ₁₆ | D-A2 conversion register (DA2) |
| 0018 ₁₆ | Transmit/receive buffer 1 (TB1/RB1) | 0038 ₁₆ | |
| 0019 ₁₆ | Serial I/O1 status register (SIO1STS) | 0039 ₁₆ | |
| 001A ₁₆ | Serial I/O1 control register (SIO1CON) | 003A ₁₆ | Interrupt edge selection register (INTEDGE) |
| 001B ₁₆ | UART control register (UARTCON) | 003B ₁₆ | CPU mode register (CPUM) |
| 001C ₁₆ | Baud rate generator (BRG) | 003C ₁₆ | Interrupt request register 1 (IREQ1) |
| 001D ₁₆ | Serial I/O2 control register (SIO2CON) | 003D ₁₆ | Interrupt request register 2 (IREQ2) |
| 001E ₁₆ | | 003E ₁₆ | Interrupt control register 1 (ICON1) |
| 001F ₁₆ | Serial I/O2 register (SIO2) | 003F ₁₆ | Interrupt control register 2 (ICON2) |

Fig. 3 Memory map of special function register (SFR)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

Direction Registers

The M3806x group microprocessors have 72 programmable I/O pins arranged in nine I/O ports (ports P0 to P8). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output. When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Ref No | |
|---|---------|-------------------------------|---|---------------------------|--|--------------------------|------|
| P0 ₀ —P0 ₇ | Port P0 | Input/output, individual bits | CMOS 3-state output CMOS level input | Address lower-byte output | CPU mode register | (1) | |
| P1 ₀ —P1 ₇ | Port P1 | Input/output, individual bits | CMOS 3-state output CMOS level input | Address upper-byte output | CPU mode register | | |
| P2 ₀ —P2 ₇ | Port P2 | Input/output, individual bits | CMOS 3-state output CMOS level input | Data bus I/O | CPU mode register | | |
| P3 ₀ —P3 ₇ | Port P3 | Input/output, individual bits | CMOS 3-state output CMOS level input | Control signal I/O | CPU mode register | | |
| P4 ₀ , P4 ₁ P4 ₂ /INT ₀ , P4 ₃ /INT ₁ P4 ₄ /RxD, P4 ₅ /TxD, P4 ₆ /SCLK ₁ , P4 ₇ /SRDY ₁ | Port P4 | Input/output, individual bits | CMOS 3-state output CMOS level input | External interrupt input | Interrupt edge selection register | (2) | |
| P5 ₀ | | | | Serial I/O1 function I/O | Serial I/O control register UART control register | (3) (4) (5) (6) | |
| P5 ₁ /INT ₂ , P5 ₂ /INT ₃ , P5 ₃ /INT ₄ P5 ₄ /CNTR ₀ , P5 ₅ /CNTR ₁ P5 ₆ /DA ₁ , P5 ₇ /DA ₂ | Port P5 | Input/output, individual bits | CMOS 3-state output CMOS level input | External interrupt input | Interrupt edge selection register | (2) | |
| P6 ₀ /AN ₀ — P6 ₇ /AN ₇ | | | | Timer XY function I/O | | (7) | |
| P7 ₀ /SIN ₂ , P7 ₁ /SOUT ₂ , P7 ₂ /SCLK ₂ , P7 ₃ /SRDY ₂ P7 ₄ —P7 ₇ | | | | D-A converter output | AD/DA control register | (8) | |
| P6 ₀ /AN ₀ — P6 ₇ /AN ₇ | Port P6 | Input/output, individual bits | CMOS 3-state output CMOS level input | A-D converter input | | (9) | |
| P7 ₀ /SIN ₂ , P7 ₁ /SOUT ₂ , P7 ₂ /SCLK ₂ , P7 ₃ /SRDY ₂ P7 ₄ —P7 ₇ | Port P7 | Input/output, individual bits | N-channel open-drain output CMOS level input | Serial I/O2 function I/O | Serial I/O2 control register | (10) | |
| P8 ₀ —P8 ₇ | | | | | | | (11) |
| | | | | | | | (12) |
| | | | | | | | (13) |
| P8 ₀ —P8 ₇ | Port P8 | Input/output, individual bits | CMOS 3-state output CMOS level input | | | (1) | |

Note : For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, see the applicable sections.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Port block diagram (single-chip mode) (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 5 Port block diagram (single-chip mode) (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

A total of 16 sources can generate interrupts: 7 external, 8 internal, and 1 software.

● **Interrupt Control**

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag—except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are “1” and the interrupt disable flag is “0”. Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

● **Interrupt Operation**

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

● **Notes on Use**

When the active edge of an external interrupt (INT₀ to INT₄, CNTR₀, or CNTR₁) is changed, the corresponding interrupt request bit may also be set. To insure proper operation when selecting the active edge, disable interrupts before setting the interrupt edge selection.

Table 1 Interrupt vector addresses and priorities

| Interrupt cause | Priority | Vector address (Note 1) | | Interrupt request generation conditions | Remarks |
|--------------------------|----------|-------------------------|--------------------|---|---|
| | | High | Low | | |
| Reset (Note 2) | 1 | FFFD ₁₆ | FFFC ₁₆ | At reset | Non-maskable |
| INT ₀ | 2 | FFFB ₁₆ | FFFA ₁₆ | At detection of either rising or falling edge of INT ₀ input | External interrupt (active edge selectable) |
| INT ₁ | 3 | FFF9 ₁₆ | FFF8 ₁₆ | At detection of either rising or falling edge of INT ₁ input | External interrupt (active edge selectable) |
| Serial I/O1 reception | 4 | FFF7 ₁₆ | FFF6 ₁₆ | At end of serial I/O1 data reception | Valid when serial I/O1 is selected |
| Serial I/O1 transmission | 5 | FFF5 ₁₆ | FFF4 ₁₆ | At end of serial I/O1 transfer shift or when transmission buffer is empty | Valid when serial I/O1 is selected |
| Timer X | 6 | FFF3 ₁₆ | FFF2 ₁₆ | At timer X overflow | |
| Timer Y | 7 | FFF1 ₁₆ | FFF0 ₁₆ | At timer Y overflow | |
| Timer 1 | 8 | FFEF ₁₆ | FFEE ₁₆ | At timer 1 overflow | STP release timer overflow |
| Timer 2 | 9 | FFED ₁₆ | FFEC ₁₆ | At timer 2 overflow | |
| CNTR ₀ | 10 | FFEB ₁₆ | FFEA ₁₆ | At detection of either rising or falling edge of CNTR ₀ input | External interrupt (active edge selectable) |
| CNTR ₁ | 11 | FFE9 ₁₆ | FFE8 ₁₆ | At detection of either rising or falling edge of CNTR ₁ input | External interrupt (active edge selectable) |
| Serial I/O2 | 12 | FFE7 ₁₆ | FFE6 ₁₆ | At end of serial I/O2 data transfer | Valid when serial I/O2 is selected |
| INT ₂ | 13 | FFE5 ₁₆ | FFE4 ₁₆ | At detection of either rising or falling edge of INT ₂ input | External interrupt (active edge selectable) |
| INT ₃ | 14 | FFE3 ₁₆ | FFE2 ₁₆ | At detection of either rising or falling edge of INT ₃ input | External interrupt (active edge selectable) |
| INT ₄ | 15 | FFE1 ₁₆ | FFE0 ₁₆ | At detection of either rising or falling edge of INT ₄ input | External interrupt (active edge selectable) |
| A-D converter | 16 | FFDF ₁₆ | FFDE ₁₆ | At end of A-D conversion | |
| BRK instruction | 17 | FFDD ₁₆ | FFDC ₁₆ | At BRK instruction execution | Non-maskable software interrupt |

Note 1 : Vector addresses contain interrupt jump destination addresses

2 : Reset function in the same way as an interrupt with the highest priority

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMERS

Microcomputers of the M3806x group have 4 timers: timer X, timer Y, timer 1, and timer 2.

The timers count down. Once a timer reaches 00₁₆, the next count pulse reloads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1.

The divide ratio of each timer or prescaler is given by $1/(n+1)$, where n is the value in the corresponding timer or prescaler latch.

Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer overflow sets the interrupt request bit.

Timer X and Timer Y

Timer X and Timer Y can each be set to operate in one of four operating modes by setting the timer XY mode register.

1. Timer Mode

In timer mode, the timer counts a signal that is the oscillation frequency divided by 16.

2. Pulse Output Mode

Timer X (or timer Y) counts a signal which is the oscillation frequency divided by 16. Whenever the contents of the timer reach "0", the signal output from the CNTR₀ (or CNTR₁) pin is inverted. If the CNTR₀ (or CNTR₁) active edge select bit is "0", output begins at "H". If it is "1", output starts at "L". When using a timer in this mode, set the corresponding port P5₄ (or port P5₅) direction register to output mode.

3. Event Counter Mode

Operation in event counter mode is the same as in timer mode, except the timer counts signals input through the CNTR₀ or CNTR₁ pin.

4. Pulse Width Measurement Mode

If the CNTR₀ (or CNTR₁) active edge select bit is "0", the timer counts at the oscillation frequency divided by 16 while the CNTR₀ (or CNTR₁) pin is at "H". If the CNTR₀ (or CNTR₁) active edge select bit is "1", the count continues during the time that the CNTR₀ (or CNTR₁) pin is at "L".

In all of these modes, the count can be stopped by setting the timer X (timer Y) count stop bit to "1". Every time a timer overflows, the corresponding interrupt request bit is set.




Fig. 8 Structure of timer XY register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 9 Block diagram of timer X, timer Y, timer 1, and timer 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O

Clock synchronous serial I/O1 mode can be selected by

setting the mode select bit of the serial I/O1 control register to "1"

For clock-synchronized serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit or receive buffer.




Fig. 10 Block diagram of clock-synchronized serial I/O1




Fig. 11 Operation of clock-synchronized serial I/O1 function

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Asynchronous serial I/O (UART) mode
 Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode select bit of the serial I/O control register to "0".
 Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
 The transmit and receive shift registers each have a buffer, but the two buffers have the same address in mem-

ory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer. The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.




Fig. 12 Block diagram of UART serial I/O

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 13 Operation of UART serial I/O function

[Serial I/O Control Register (SIO1CON) 001A₁₆]

The serial I/O control register contains eight control bits for the serial I/O function.

[UART Control Register (UARTCON) 001B₁₆]

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P4₅/TxD pin.

[Serial I/O1 Status Register (SIO1STS) 0019₁₆]

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE,

FE, and SE (bit 3 to bit six, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmitter shift completion flag (bit 2) and the transmitter buffer empty flag (bit 0) become "1".

[Transmit Buffer/Receive Buffer (TB/RB) 0018₁₆]

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Baud Rate Generator (BRG) 001C₁₆]

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by $1/(n+1)$, where n is the value written to the Baud Rate Generator

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 14 Structure of serial I/O control registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

Serial I/O2 Control Register (SIO2CON) 001D₁₆

The serial I/O2 control register contains seven bits which control various serial I/O functions.




Fig. 15 Structure of serial I/O2 control register




Fig. 16 Block diagram of serial I/O2 function

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 17 Timing of serial I/O2 function

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The functional blocks of the A-D converter are described below.

[A-D Conversion Register]

The A-D conversion register is a read-only register which contains the result of an A-D conversion. This register should not be read during an A-D conversion.

[AD/DA Control Register]

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, and changes to "1" when an A-D conversion ends. Writing "0" to this bit starts the A-D conversion. Bits 6 and 7 are used to control the output of the D-A converter.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between V_{SS} and V_{REF} into 256 steps for comparison to the analog input.

[Channel Selector]

The channel selector selects one of the ports $P6_0/AN_0$ to $P6_7/AN_7$, and inputs the voltage to the comparator.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage, then stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

The comparator contains a capacitor, so $f(X_{IN})$ should be at least 500kHz during an A-D conversion.




Fig. 18 Structure of AD/DA control register




Fig. 19 Block diagram of A-D converter

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

D-A CONVERTER

Microcomputers of the M3806x group have two internal D-A converters (D-A1 and D-A2) with 8-bit resolutions.

The D-A converter outputs a voltage corresponding to the value in the D-A conversion register. The voltage is output from the DA₁ or DA₂ pin by setting the D-A output enable bit to "1".

When using the D-A converter, the corresponding port direction register bit (DA₁/P5₆ or DA₂/P5₇) should be set to "0" (input status).

The output analog voltage V is determined by the value n (base 10) in the D-A conversion register as follows:

$$V = V_{REF} \times n / 256 \quad (n=0 \text{ to } 255)$$

Where V_{REF} is the reference voltage.

At reset, the D-A conversion registers are cleared to "00", the D-A output enable bits are cleared to "0", and the P5₆/DA₁ and P5₇/DA₂ pins are set to input (high impedance). The D-A output is not buffered, so the user must supply an external buffer when driving a low-impedance load.

Set V_{CC} to at least 4.0V, when using the D-A converter.




Fig. 20 Block diagram of D-A converter




Fig. 21 Equivalent connection circuit of D-A converter

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

A microcomputer in the M3806x group is reset if the RESET pin is held at a "L" level for at least 2 μ s then is returned to a "H" level (the power supply voltage should be between 4.0V and 5.5V). In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 8 to 12 X_{IN} clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD₁₆ (upper byte) and address FFFC₁₆ (lower byte). Make sure that the reset input voltage is no more than 0.8V for a power supply voltage of 4.0V.




Fig. 22 Example of reset circuit

| | Address | Register contents |
|--|-----------------------------|--|
| (1) Port P0 direction register | (0 0 0 1 ₁₆)... | 00 ₁₆ |
| (2) Port P1 direction register | (0 0 0 3 ₁₆)... | 00 ₁₆ |
| (3) Port P2 direction register | (0 0 0 5 ₁₆)... | 00 ₁₆ |
| (4) Port P3 direction register | (0 0 0 7 ₁₆)... | 00 ₁₆ |
| (5) Port P4 direction register | (0 0 0 9 ₁₆)... | 00 ₁₆ |
| (6) Port P5 direction register | (0 0 0 B ₁₆)... | 00 ₁₆ |
| (7) Port P6 direction register | (0 0 0 D ₁₆)... | 00 ₁₆ |
| (8) Port P7 direction register | (0 0 0 F ₁₆)... | 00 ₁₆ |
| (9) Port P8 direction register | (0 0 1 1 ₁₆)... | 00 ₁₆ |
| (10) Serial I/O1 status register | (0 0 1 9 ₁₆)... | 1 0 0 0 0 0 0 0 |
| (11) Serial I/O1 control register | (0 0 1 A ₁₆)... | 00 ₁₆ |
| (12) UART control register | (0 0 1 B ₁₆)... | 1 1 1 0 0 0 0 0 |
| (13) Serial I/O2 control register | (0 0 1 D ₁₆)... | 00 ₁₆ |
| (14) Prescaler 12 | (0 0 2 0 ₁₆)... | FF ₁₆ |
| (15) Timer 1 | (0 0 2 1 ₁₆)... | 01 ₁₆ |
| (16) Timer 2 | (0 0 2 2 ₁₆)... | FF ₁₆ |
| (17) Timer XY mode register | (0 0 2 3 ₁₆)... | 00 ₁₆ |
| (18) Prescaler X | (0 0 2 4 ₁₆)... | FF ₁₆ |
| (19) Timer X | (0 0 2 5 ₁₆)... | FF ₁₆ |
| (20) Prescaler Y | (0 0 2 6 ₁₆)... | FF ₁₆ |
| (21) Timer Y | (0 0 2 7 ₁₆)... | FF ₁₆ |
| (22) AD/DA control register | (0 0 3 4 ₁₆)... | 0 0 0 0 1 0 0 0 |
| (23) D-A1 conversion register | (0 0 3 6 ₁₆)... | 00 ₁₆ |
| (24) D-A2 conversion register | (0 0 3 7 ₁₆)... | 00 ₁₆ |
| (25) Interrupt edge selection register | (0 0 3 A ₁₆)... | 00 ₁₆ |
| (26) CPU mode register | (0 0 3 B ₁₆)... | 0 0 0 0 0 0 0 ※ 0 |
| (27) Interrupt control register 1 | (0 0 3 E ₁₆)... | 00 ₁₆ |
| (28) Interrupt control register 2 | (0 0 3 F ₁₆)... | 00 ₁₆ |
| (29) Processor status register | (P S) | × × × × × 1 × × |
| (30) Program counter | (P C _H) | Contents of address FFFD ₁₆ |
| | (P C _L) | Contents of address FFFC ₁₆ |

Note : × : Undefined
 ※ : The initial values of CM₁ are determined by the level at the CNV_{SS} pin
 The contents of all other registers and RAM are undefined after a reset, so they must be initialized by software

Fig. 23 Internal status of microcomputer after reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 24 Timing of reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATION CIRCUIT

An oscillation circuit can be created by connecting a resonator between X_{IN} and X_{OUT} . When using an external clock signal, input the clock signal to the X_{IN} pin and leave the X_{OUT} pin open.

Oscillation Control

(1) Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock ϕ at "H". Timer 1 is set to "FF₁₆" and prescaler 12 is set to "01₁₆".

Oscillation restarts when an external interrupt is received, but the internal clock ϕ remains at "H" until timer 1 overflows.

This allows time for the clock circuit oscillation to stabilize. If oscillation is restarted by a reset, no wait time is generated, so keep the RESET pin at "L" level until oscillation has stabilized.

(2) Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at a "H" level, but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

When the STP status is released, prescaler 12 and timer 1 will start counting and reset will not be released until timer 1 overflows, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.




Fig. 25 Ceramic resonator circuit




Fig. 26 External clock input circuit




Fig. 27 Block diagram of clock generation circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODES

Single-chip mode, memory expansion mode, and micro-processor mode can be selected by changing the contents of the processor mode bits CM_0 and CM_1 (bits 0 and 1 of address $003B_{16}$). In memory expansion mode and micro-processor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 2 Functions of ports in memory expansion mode and microprocessor mode

| Port Name | Function |
|-----------|---|
| Port P0 | Outputs lower byte of address. |
| Port P1 | Outputs upper byte of address |
| Port P2 | Operates as I/O pins for data D_7 to D_0 (including instruction codes) |
| Port P3 | <p>$P3_0$ and $P3_1$ function only as output pins (except that the port latch cannot be read)</p> <p>$P3_2$ is the \overline{ONW} input pin.</p> <p>$P3_3$ is the \overline{RESET}_{OUT} output pin (Note)</p> <p>$P3_4$ is the ϕ output pin.</p> <p>$P3_5$ is the SYNC output pin.</p> <p>$P3_6$ is the \overline{WR} output pin, and $P3_7$ is the \overline{RD} output pin</p> |

Note : If CNV_{SS} is connected to V_{SS} , the microcomputer goes to single-chip mode after a reset, so this pin cannot be used as the \overline{RESET}_{OUT} output pin

● Single-Chip Mode

Select this mode by resetting the microcomputer with CNV_{SS} connected to V_{SS} .

● Memory Expansion Mode

Select this mode by setting the processor mode bits to "01" in software with CNV_{SS} connected to V_{SS} . This mode enables external memory expansion while maintaining the validity of the internal ROM. Internal ROM will take precedence over external memory if addresses conflict.

● Microprocessor Mode

Select this mode by resetting the microcomputer with CNV_{SS} connected to V_{CC} , or by setting the processor mode bits to "10" in software with CNV_{SS} connected to V_{SS} . In microprocessor mode, the internal ROM is no longer valid and external memory must be used.




Fig. 28 Memory maps in various processor modes




Fig. 29 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Bus Control with Memory Expansion

Microcomputers of the M3806x group have a built-in $\overline{\text{ONW}}$ function to facilitate access to extra memory and I/O functions in memory expansion mode or microprocessor mode. If an "L" level signal is input to the $\overline{\text{ONW}}$ pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of ϕ . During this extended period, the $\overline{\text{RD}}$ or $\overline{\text{WR}}$ signal remains at "L". This extension period is valid only for writing to and reading from addresses 0000_{16} to 0007_{16} and 0440_{16} to $FFFF_{16}$, and only read and write cycles are extended.




Fig. 30 $\overline{\text{ONW}}$ function timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.

Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{S_{RDY1}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{S_{RDY1}}$ output enable bit to "1".

Serial I/O1 continues to output the final bit from the T_{xD} pin after transmission is completed. The S_{OUT2} pin from serial I/O2 goes to high impedance after transmission is completed.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that $f(X_{IN})$ is at least 500kHz during an A-D conversion. (If the \overline{ONW} pin has been set to "L", the A-D conversion will take twice as long to match the longer bus cycle, and so $f(X_{IN})$ must be at least 1MHz.)

Do not execute the STP or WIT instruction during an A-D conversion.

D-A Converter

The accuracy of the D-A converter becomes poor rapidly under the $V_{CC} = 4.0V$ or less condition. So set V_{CC} to at least 4.0V, when using the D-A converter.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} frequency.

When the \overline{ONW} function is used in modes other than single-chip mode, the frequency of the internal clock ϕ may be one fourth the X_{IN} frequency.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1. Mask ROM Order Confirmation Form
2. Mask Specification Form
3. Data to be written to ROM, in EPROM form (three identical copies)

ROM Writing Method

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

| Package | Name of Write Adapter |
|---------|-----------------------|
| 80P6N | PCA4738F-80 |
| 80P6S | PCA4738G-80 |
| 80D0 | PCA4738L-80 |

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 31 is recommended to verify programming.




Fig. 31 Writing and testing of one-time programmable version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|--|--|------------------------------|------|
| V _{CC} | Supply voltage | All voltages measured with reference to the V _{SS} pin, output transistors isolated | -0.3 to 7.0 | V |
| V _I | Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , V _{REF} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage RESET, X _{IN} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage CNV _{SS} | | -0.3 to 13 | V |
| V _O | Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , X _{OUT} | | -0.3 to V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a = 25°C | 500 | mW |
| T _{opr} | Operating temperature | | -20 to 85 | °C |
| T _{stg} | Storage temperature | | -40 to 125 | °C |

RECOMMENDED OPERATING CONDITIONS (V_{CC} = 3.0 to 5.5V, T_a = -20 to 85°C, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|------------------------|--|--------------------|-----|---------------------|------|
| | | Min | Typ | Max | |
| V _{CC} | Supply voltage (f(X _{IN}) ≤ 2MHz) | 3.0 | 5.0 | 5.5 | V |
| | Supply voltage (f(X _{IN}) > 2MHz) | 4.0 | 5.0 | 5.5 | |
| | Supply voltage (when D-A converter is used) | 4.0 | 5.0 | 5.5 | |
| V _{SS} | Supply voltage | | 0 | | V |
| V _{REF} | Analog reference voltage (when A-D converter is used) | 2.0 | | V _{CC} | V |
| | Analog reference voltage (when D-A converter is used) | 4.0 | | V _{CC} | |
| AV _{SS} | Analog power voltage | | 0 | | V |
| V _{IA} | Analog input voltage AN ₀ -AN ₇ | AV _{SS} | | V _{CC} | V |
| V _{IH} | "H" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ | 0.8V _{CC} | | V _{CC} | V |
| V _{IH} | "H" input voltage RESET, X _{IN} , CNV _{SS} | 0.8V _{CC} | | V _{CC} | V |
| V _{IL} | "L" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" input voltage RESET | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" input voltage X _{IN} | 0 | | 0.16V _{CC} | V |
| V _{IL} | "L" input voltage CNV _{SS} | 0 | | 0.2V _{CC} | V |
| ΣI _{OH(peak)} | "H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ (Note 1) | | | -80 | mA |
| ΣI _{OH(peak)} | "H" total peak output current P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 1) | | | -80 | mA |
| ΣI _{OL(peak)} | "L" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ (Note 1) | | | 80 | mA |
| ΣI _{OL(peak)} | "L" total peak output current P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ (Note 1) | | | 80 | mA |
| ΣI _{OH(avg)} | "H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ (Note 1) | | | -40 | mA |
| ΣI _{OH(avg)} | "H" total average output current P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 1) | | | -40 | mA |
| ΣI _{OL(avg)} | "L" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ (Note 1) | | | 40 | mA |
| ΣI _{OL(avg)} | "L" total average output current P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ (Note 1) | | | 40 | mA |
| I _{OH(peak)} | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₇ (Note 2) | | | -10 | mA |
| I _{OL(peak)} | "L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ (Note 2) | | | 10 | mA |
| I _{OH(avg)} | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₇ (Note 3) | | | -5 | mA |
| I _{OL(avg)} | "L" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ (Note 3) | | | 5 | mA |
| f(X _{IN}) | Internal clock oscillation frequency (V _{CC} =4.0~5.5V) | | | 8 | MHz |
| | Internal clock oscillation frequency (V _{CC} =3.0~5.5V) | | | 2 | |

- Note 1 The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.
- 2 The peak output current is the peak current flowing in each port.
- 3 The average output current I_{OL}(avg), I_{OH}(avg) in an average value measured over 100ms.

MITSUBISHI MICROCOMPUTERS M3806x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 3.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--|--|-----------------------------|------|------|---------|
| | | | Min. | Typ. | Max. | |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₇ (Note 1) | $I_{OH} = -10mA$ $V_{CC} = 4.0 \sim 5.5V$ | $V_{CC} - 2.0$ | | | V |
| | | $I_{OH} = -1.0mA$ $V_{CC} = 3.0 \sim 5.5V$ | $V_{CC} - 1.0$ | | | |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ | $I_{OL} = 10mA$ $V_{CC} = 4.0 \sim 5.5V$ | | | 2.0 | V |
| | | $I_{OL} = 1.0mA$ $V_{CC} = 3.0 \sim 5.5V$ | | | 1.0 | |
| $V_{T+} - V_{T-}$ | Hysteresis CNTR ₀ , CNTR ₁ , INT ₀ -INT ₄ | | | 0.4 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis RxD, SCLK ₁ , SIN ₂ , SCLK ₂ | | | 0.5 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | 0.5 | | V |
| I_{IH} | "H" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ | $V_i = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current RESET, CNV _{SS} | $V_i = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current X _{IN} | $V_i = V_{CC}$ | | 4 | | μA |
| I_{IL} | "L" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , RESET, CNV _{SS} | $V_i = V_{SS}$ | | | -5.0 | μA |
| | | $V_i = V_{SS}$ | | | -4 | |
| V_{RAM} | RAM hold voltage | With clock stopped | 2.0 | | 5.5 | V |
| I_{CC} | Supply current | $f(X_{IN}) = 8MHz$, $V_{CC} = 5V$ | | 6.4 | 13 | mA |
| | | $f(X_{IN}) = 5MHz$, $V_{CC} = 5V$ | | 4 | 8 | |
| | | $f(X_{IN}) = 2MHz$, $V_{CC} = 3V$ | | 0.8 | 2.0 | |
| | | When WIT instruction is executed with $f(X_{IN}) = 8MHz$, $V_{CC} = 5V$ | | 1.5 | | |
| | | When WIT instruction is executed with $f(X_{IN}) = 5MHz$, $V_{CC} = 5V$ | | 1 | | |
| | | When WIT instruction is executed with $f(X_{IN}) = 2MHz$, $V_{CC} = 3V$ | | 0.2 | | |
| | | When STP instruction is executed with clock stopped, output transistors isolated | $T_a = 25^\circ C$ (Note 2) | 0.1 | 1 | μA |
| | $T_a = 85^\circ C$ (Note 2) | | 10 | | | |

Note 1 : P4₅ is measured when the P4₅/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0"

2 : With output transistors isolated and A-D converter having completed conversion, and not including current flowing through V_{REF} pin

A-D CONVERTER CHARACTERISTICS

($V_{CC} = 3.0$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $V_{REF} = 2.0V$ to V_{CC} , $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--|------------------|--------|---------|-----------|--------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy (excluding quantization error) | | | ± 1 | ± 2.5 | LSB |
| t_{CONV} | Conversion time | | | | 50 | $t_c (\phi)$ |
| R_{LADDER} | Ladder resistor | | | 35 | | k Ω |
| I_{VREF} | Reference power source input current (Note) | $V_{REF} = 5.0V$ | 50 | 150 | 200 | μA |
| $I_i (AD)$ | A-D port input current | | | 0.5 | | μA |

Note : When D-A conversion registers (addresses 0036₁₆ and 0037₁₆) contain "00₁₆".

D-A CONVERTER CHARACTERISTICS

($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $V_{REF} = 4.0V$ to V_{CC} , $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------|---|-----------------|--------|-----|-----|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | | | | 1.0 | % |
| t_{SU} | Setting time | | | | 3 | μs |
| R_O | Output resistor | | 1 | 2.5 | 4 | k Ω |
| I_{VREF} | Reference power source input current (Note) | | | | 3.2 | mA |

Note : Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "00₁₆", and excluding currents flowing through the A-D resistance ladder

mitsubishi MICROCOMPUTERS
M3806x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS 1 ($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------------------|---|--------|-----|------|---------|
| | | Min | Typ | Max. | |
| $t_{W(RESET)}$ | Reset input "L" pulse width | 2 | | | μs |
| $t_C(X_{IN})$ | External clock input cycle time | 125 | | | ns |
| $t_{WH}(X_{IN})$ | External clock input "H" pulse width | 50 | | | ns |
| $t_{WL}(X_{IN})$ | External clock input "L" pulse width | 50 | | | ns |
| $t_C(CNTR)$ | CNTR ₀ , CNTR ₁ input cycle time | 200 | | | ns |
| $t_{WH}(CNTR)$ | CNTR ₀ , CNTR ₁ input "H" pulse width | 80 | | | ns |
| $t_{WH}(INT)$ | INT ₀ to INT ₄ input "H" pulse width | 80 | | | ns |
| $t_{WL}(CNTR)$ | CNTR ₀ , CNTR ₁ input "L" pulse width | 80 | | | ns |
| $t_{WL}(INT)$ | INT ₀ to INT ₄ input "L" pulse width | 80 | | | ns |
| $t_C(S_{CLK1})$ | Serial I/O1 clock input cycle time (Note) | 800 | | | ns |
| $t_C(S_{CLK2})$ | Serial I/O2 clock input cycle time | 1000 | | | ns |
| $t_{WH}(S_{CLK1})$ | Serial I/O1 clock input "H" pulse width (Note) | 370 | | | ns |
| $t_{WH}(S_{CLK2})$ | Serial I/O2 clock input "H" pulse width | 400 | | | ns |
| $t_{WL}(S_{CLK1})$ | Serial I/O1 clock input "L" pulse width (Note) | 370 | | | ns |
| $t_{WL}(S_{CLK2})$ | Serial I/O2 clock input "L" pulse width | 400 | | | ns |
| $t_{SU}(R_{XD}-S_{CLK1})$ | Serial I/O1 input set up time | 220 | | | ns |
| $t_{SU}(S_{IN2}-S_{CLK2})$ | Serial I/O2 input set up time | 200 | | | ns |
| $t_h(S_{CLK1}-R_{XD})$ | Serial I/O1 input hold time | 100 | | | ns |
| $t_h(S_{CLK2}-S_{IN2})$ | Serial I/O2 input hold time | 200 | | | ns |

Note : When $f(X_{IN})=8MHz$ and bit 6 of address 001A₁₆ is "1" Divide this value by four when $f(X_{IN})=8MHz$ and bit 6 of address 001A₁₆ is "0"

TIMING REQUIREMENTS 2 ($V_{CC}=3.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------------------|---|--------|-----|-----|---------|
| | | Min | Typ | Max | |
| $t_{W(RESET)}$ | Reset input "L" pulse width | 2 | | | μs |
| $t_C(X_{IN})$ | External clock input cycle time | 500 | | | ns |
| $t_{WH}(X_{IN})$ | External clock input "H" pulse width | 200 | | | ns |
| $t_{WL}(X_{IN})$ | External clock input "L" pulse width | 200 | | | ns |
| $t_C(CNTR)$ | CNTR ₀ , CNTR ₁ input cycle time | 500 | | | ns |
| $t_{WH}(CNTR)$ | CNTR ₀ , CNTR ₁ input "H" pulse width | 230 | | | ns |
| $t_{WH}(INT)$ | INT ₀ to INT ₄ input "H" pulse width | 230 | | | ns |
| $t_{WL}(CNTR)$ | CNTR ₀ , CNTR ₁ input "L" pulse width | 230 | | | ns |
| $t_{WL}(INT)$ | INT ₀ to INT ₄ input "L" pulse width | 230 | | | ns |
| $t_C(S_{CLK1})$ | Serial I/O1 clock input cycle time (Note) | 2000 | | | ns |
| $t_C(S_{CLK2})$ | Serial I/O2 clock input cycle time | 2000 | | | ns |
| $t_{WH}(S_{CLK1})$ | Serial I/O1 clock input "H" pulse width (Note) | 950 | | | ns |
| $t_{WH}(S_{CLK2})$ | Serial I/O2 clock input "H" pulse width | 950 | | | ns |
| $t_{WL}(S_{CLK1})$ | Serial I/O1 clock input "L" pulse width (Note) | 950 | | | ns |
| $t_{WL}(S_{CLK2})$ | Serial I/O2 clock input "L" pulse width | 950 | | | ns |
| $t_{SU}(R_{XD}-S_{CLK1})$ | Serial I/O1 input set up time | 400 | | | ns |
| $t_{SU}(S_{IN2}-S_{CLK2})$ | Serial I/O2 input set up time | 400 | | | ns |
| $t_h(S_{CLK1}-R_{XD})$ | Serial I/O1 input hold time | 200 | | | ns |
| $t_h(S_{CLK2}-S_{IN2})$ | Serial I/O2 input hold time | 300 | | | ns |

Note : When $f(X_{IN})=2MHz$ and bit 6 of address 001A₁₆ is "1" Divide this value by four when $f(X_{IN})=2MHz$ and bit 6 of address 001A₁₆ is "0"

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS 1 ($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|--------------------------|--|-----------------------|-----|----------------------------|------|
| | | Min | Typ | Max | |
| $t_{WH}(S_{CLK1})$ | Serial I/O1 clock output "H" pulse width | $t_c(S_{CLK1})/2-30$ | | | ns |
| $t_{WH}(S_{CLK2})$ | Serial I/O2 clock output "H" pulse width | $t_c(S_{CLK2})/2-160$ | | | ns |
| $t_{WL}(S_{CLK1})$ | Serial I/O1 clock output "L" pulse width | $t_c(S_{CLK1})/2-30$ | | | ns |
| $t_{WL}(S_{CLK2})$ | Serial I/O2 clock output "L" pulse width | $t_c(S_{CLK2})/2-160$ | | | ns |
| $t_d(S_{CLK1}-T_{xD})$ | Serial I/O1 output delay time (Note 1) | | | 140 | ns |
| $t_d(S_{CLK2}-S_{OUT2})$ | Serial I/O2 output delay time | | | $0.2 \times t_c(S_{CLK2})$ | ns |
| $t_v(S_{CLK1}-T_{xD})$ | Serial I/O1 output valid time (Note 1) | -30 | | | ns |
| $t_v(S_{CLK2}-S_{OUT2})$ | Serial I/O2 output valid time | 0 | | | ns |
| $t_r(S_{CLK1})$ | Serial I/O1 clock output rise time | | | 30 | ns |
| $t_f(S_{CLK1})$ | Serial I/O1 clock output fall time | | | 30 | ns |
| $t_f(S_{CLK2})$ | Serial I/O2 clock output fall time | | | 40 | ns |
| $t_r(CMOS)$ | CMOS output rise time (Note 2) | | 10 | 30 | ns |
| $t_f(CMOS)$ | CMOS output fall time (Note 2) | | 10 | 30 | ns |

Note 1 : When the P4₅/T_xD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0"
2 : X_{OUT} pin excluded.




Fig. 32 Circuit for measuring output switching characteristics (1)

SWITCHING CHARACTERISTICS 2 ($V_{CC} = 3.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|--------------------------|--|-----------------------|-----|----------------------------|------|
| | | Min | Typ | Max | |
| $t_{WH}(S_{CLK1})$ | Serial I/O1 clock output "H" pulse width | $t_c(S_{CLK1})/2-50$ | | | ns |
| $t_{WH}(S_{CLK2})$ | Serial I/O2 clock output "H" pulse width | $t_c(S_{CLK2})/2-240$ | | | ns |
| $t_{WL}(S_{CLK1})$ | Serial I/O1 clock output "L" pulse width | $t_c(S_{CLK1})/2-50$ | | | ns |
| $t_{WL}(S_{CLK2})$ | Serial I/O2 clock output "L" pulse width | $t_c(S_{CLK2})/2-240$ | | | ns |
| $t_d(S_{CLK1}-T_{xD})$ | Serial I/O1 output delay time (Note 1) | | | 350 | ns |
| $t_d(S_{CLK2}-S_{OUT2})$ | Serial I/O2 output delay time | | | $0.2 \times t_c(S_{CLK2})$ | ns |
| $t_v(S_{CLK1}-T_{xD})$ | Serial I/O1 output valid time (Note 1) | -30 | | | ns |
| $t_v(S_{CLK2}-S_{OUT2})$ | Serial I/O2 output valid time | 0 | | | ns |
| $t_r(S_{CLK1})$ | Serial I/O1 clock output rise time | | | 50 | ns |
| $t_f(S_{CLK1})$ | Serial I/O1 clock output fall time | | | 50 | ns |
| $t_f(S_{CLK2})$ | Serial I/O2 clock output fall time | | | 50 | ns |
| $t_r(CMOS)$ | CMOS output rise time (Note 2) | | 20 | 50 | ns |
| $t_f(CMOS)$ | CMOS output fall time (Note 2) | | 20 | 50 | ns |

Note 1 : When the P4₅/T_xD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0"
2 : X_{OUT} pin excluded.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-------------------------------|-----------------------|--------|-----|-----|------|
| | | Min. | Typ | Max | |
| $t_{SU}(\overline{ONW}-\phi)$ | ONW input set up time | -20 | | | ns |
| $t_H(\phi-\overline{ONW})$ | ONW input hold time | -20 | | | ns |
| $t_{SU}(\overline{DB}-\phi)$ | Data bus set up time | 60 | | | ns |
| $t_H(\phi-\overline{DB})$ | Data bus hold time | 0 | | | ns |

SWITCHING CHARACTERISTICS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|--|---|--------------------|--------------------------|-----|------|
| | | Min | Typ | Max | |
| $t_C(\phi)$ | ϕ clock cycle time | | $2 \times t_{C(X_{IN})}$ | | ns |
| $t_{WH}(\phi)$ | ϕ clock "H" pulse width | $t_{C(X_{IN})}-10$ | | | ns |
| $t_{WL}(\phi)$ | ϕ clock "L" pulse width | $t_{C(X_{IN})}-10$ | | | ns |
| $t_d(\phi-AH)$ | AD ₁₅ to AD ₈ delay time | | 20 | 40 | ns |
| $t_V(\phi-AH)$ | AD ₁₅ to AD ₈ valid time | 6 | 10 | | ns |
| $t_d(\phi-AL)$ | AD ₇ to AD ₀ delay time | | 25 | 45 | ns |
| $t_V(\phi-AL)$ | AD ₇ to AD ₀ valid time | 6 | 10 | | ns |
| $t_d(\phi-SYNC)$ | SYNC delay time | | 20 | | ns |
| $t_V(\phi-SYNC)$ | SYNC valid time | | 10 | | ns |
| $t_d(\phi-WR)$ | RD and WR delay time | | 10 | 20 | ns |
| $t_V(\phi-WR)$ | RD and WR valid time | 3 | 5 | 10 | ns |
| $t_d(\phi-DB)$ | Data bus delay time | | 20 | 70 | ns |
| $t_V(\phi-DB)$ | Data bus valid time | 15 | | | ns |
| $t_d(\overline{RESET}-\overline{RESET}_{OUT})$ | RESET _{OUT} output delay time (Note 1) | | | 200 | ns |
| $t_V(\phi-\overline{RESET})$ | RESET _{OUT} output valid time (Note 1) | 0 | | 200 | ns |

Note 1 : The RESET_{OUT} output goes "H" in sync with the rise of the ϕ clock that is anywhere between about 1 cycle and 19 cycles after the RESET input goes "H"





Fig. 33 Circuit for measuring output switching characteristics (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


TIMING DIAGRAM

(1) Timing diagram




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Timing diagram in memory expansion mode and microprocessor mode



(3) Timing diagram in microprocessor mode



M3810x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M3810x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3810x group is designed mainly for VCR control, and include four 8-bit timers, a PWM function, and a 4-bit comparator circuit.

The various microcomputers in the M3810x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3810x group, see the section on group expansion.

FEATURES


- Basic machine-language instructions 71
- Instruction execution time 0.95 μ s (shortest instruction at 4.19MHz oscillation frequency)
- Memory size
 ROM 4K to 32K bytes
 RAM 192 to 1024 bytes

- Programmable input/output ports 27
- High-breakdown-voltage output ports 28
- Interrupts 11 sources, 11 vectors
- Timers 8-bit \times 4
- Serial I/O 8-bit \times 2 (Clock-synchronized)
- PWM output circuit 14-bit \times 1
- Comparator circuit 4-bit \times 1
- 2 Clock generation circuit
 Clock (X_{IN}-X_{OUT}) Internal feedback amplifier
 Sub clock (X_{CIN}-X_{COU}T) Internal amplifier without feedback
- Supply voltage 4.0 to 5.5V
- Low power dissipation
 In high-speed operation 25mW (at 4.19MHz oscillation frequency)
 In low-speed operation 300 μ W (at 32kHz oscillation frequency)
- Operating temperature range -10 to +85°C

APPLICATIONS

VCRs, tuners, musical instruments; office automation, etc.

PIN CONFIGURATION (TOP VIEW)




Package type : 64P6N

64-pin plastic-molded QFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


PIN CONFIGURATION (TOP VIEW)



Package type : 64P4B

64-pin shrink plastic-molded DIP

FUNCTIONAL BLOCK DIAGRAM (Package : 64P4B)




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function | |
|--|----------------------------|---|-------------------------------|-------------------------|
| | | | | |
| V _{CC} , V _{SS} | Power supply | Power supply inputs 4.0 to 5.5V to V _{CC} , and 0V to V _{SS} . | | |
| V _{EE} | Pull-down power input | Applies voltage supplied to pull-down resistors of ports P0, P1, P2 ₀ -P2 ₃ , and P3 | | |
| RESET | Reset input | To reset the microcomputer, this pin should be kept at an "L" level for more than 2μs under high-speed operating conditions. In low-speed operation start mode, internal reset is not released until the X _{CIN} -X _{COU} T clock has had time to stabilize. | | |
| X _{IN} | Clock input | Input and output signals for the internal clock generation circuit. It consists of internal feedback amplifier. Connect a ceramic resonator or quartz crystal between the X _{IN} and X _{OUT} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X _{IN} pin and leave the X _{OUT} pin open. This clock is used as system clock. | | |
| X _{OUT} | Clock output | | | |
| X _{CIN} | Sub clock input | Input and output signals for the internal sub clock generation circuit. It consists of internal amplifier without feedback. Connect a ceramic resonator or quartz crystal and external feedback resistor between the X _{CIN} and X _{COU} T pins. If an external clock is used, connect the clock source to the X _{CIN} pin and leave the X _{COU} T pin open. This clock can also be used as the system clock. | | |
| X _{COU} T | Sub clock output | | | |
| P0 ₀ -P0 ₇ | Output port P0 | 8-bit output port. The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the V _{EE} pin. | | |
| P1 ₀ -P1 ₇ | Output port P1 | | | |
| P2 ₀ -P2 ₃ | Output port P2 | A 4-bit output port with the same function as port P0. | | |
| P2 ₄ -P2 ₇ | I/O port P2 | A 4-bit I/O port. An I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. The output structure of this port is CMOS 3-state, and the input levels are TTL compatible. | | |
| P3 ₀ -P3 ₇ | Output port P3 | An 8-bit output port with the same function as port P0. | | |
| P4 ₀ /INT ₀ | Input port P4 ₀ | 1-bit CMOS input pin | External interrupt input pins | |
| P4 ₁ /INT ₁ , P4 ₂ /INT ₂ | I/O port P4 | A 7-bit CMOS I/O port with the same function as port P2 ₄ -P2 ₇ , with CMOS compatible input levels. | | |
| P4 ₃ , P4 ₄ | | | | |
| P4 ₅ /CNTR | | | | Event counter input pin |
| P4 ₆ | | | | |
| P4 ₇ /T _{OUT} | | | | Timer output pin |
| P5 ₀ /S _{IN} 1, P5 ₁ /S _{OUT} 1, P5 ₂ /S _{CLK} 1, P5 ₃ /S _{RDY} 1 | I/O port P5 | An 8-bit CMOS I/O port with the same function as port P2 ₄ -P2 ₇ . The output structure of this port is N-channel open drain, and the input levels are CMOS compatible. Keep the input voltage of this port between 0V and V _{CC} . | Serial I/O1 I/O pins | |
| P5 ₄ /S _{IN} 2, P5 ₅ /S _{OUT} 2, P5 ₆ /S _{CLK} 2, P5 ₇ /S _{RDY} 2 | | | Serial I/O2 I/O pins | |
| P6 ₀ /PWM | I/O port P6 | An 8-bit CMOS I/O port with the same function as port P2 ₄ -P2 ₇ , with CMOS compatible input levels. | 14-bit PWM output pin | |
| P6 ₁ -P6 ₅ | | | | |
| P6 ₆ /AN | | | Comparator input pin | |
| P6 ₇ | | | | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PART NUMBERING



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


GROUP EXPANSION

Mitsubishi plans to expand the M3810x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- ROM/PROM capacity 12K-24K bytes
- RAM capacity 384-512 bytes

(2) Packages

- 64P4B Shrink plastic molded DIP
- 64P6N Plastic molded QFP
- 64S1B Shrink ceramic DIP
- 64D0 Ceramic LCC



The development schedule and other details of products under development may be revised without notice
 Currently supported products are listed below

As of March 1992

| Product name | (P) ROM size (bytes) | RAM size (bytes) | Package | Remarks | |
|----------------|---------------------------------------|---------------------------------------|---------|---------------------------------------|---------------|
| M38102M5-XXXSP | 20K | 384 | 64P4B | Mask ROM version | |
| M38102E5-XXXSP | | | | One-time programmable version | |
| M38102E5SP | | | | One-time programmable version (blank) | |
| M38102M5-XXXFP | | | 64P6N | Mask ROM version | |
| M38102E5-XXXFP | | | | One-time programmable version | |
| M38102E5FP | | | | One-time programmable version (blank) | |
| M38102E5SS | | | | 64S1B | EPROM version |
| M38102E5FS | | | | 64D0 | EPROM version |
| M38103M6-XXXSP | | | | 24K | 512 |
| M38103E6-XXXSP | One-time programmable version | | | | |
| M38103E6SP | One-time programmable version (blank) | | | | |
| M38103M6-XXXFP | 64P6N | Mask ROM version | | | |
| M38103E6-XXXFP | | One-time programmable version | | | |
| M38103E6FP | | One-time programmable version (blank) | | | |
| M38103E6SS | 64S1B | EPROM version | | | |
| M38103E6FS | 64D0 | EPROM version | | | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**FUNCTIONAL DESCRIPTION
 CENTRAL PROCESSING UNIT (CPU)**

Microcomputers of the M3810x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

The FST and SLW instructions are not available for use.

The STP, WIT, MUL, and DIV instructions can be used.

CPU MODE REGISTER

The CPU mode register is allocated to address 003B₁₆.

Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection bit.

For details of the X_{COUT} drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.




Fig. 1 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

RAM

RAM is used for data storage as well for stack area.

ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 0000_{16} to $00FF_{16}$ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

Special Page

The 256 bytes from addresses $FF00_{16}$ to $FFFF_{16}$ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|--|--------------------|---|
| 0000 ₁₆ | Port P0 (P0) | 0020 ₁₆ | |
| 0001 ₁₆ | | 0021 ₁₆ | |
| 0002 ₁₆ | Port P1 (P1) | 0022 ₁₆ | |
| 0003 ₁₆ | | 0023 ₁₆ | |
| 0004 ₁₆ | Port P2 (P2) | 0024 ₁₆ | Timer 1 (T1) |
| 0005 ₁₆ | Port P2 direction register (P2D) | 0025 ₁₆ | Timer 2 (T2) |
| 0006 ₁₆ | Port P3 (P3) | 0026 ₁₆ | Timer 3 (T3) |
| 0007 ₁₆ | | 0027 ₁₆ | Timer 4 (T4) |
| 0008 ₁₆ | Port P4 (P4) | 0028 ₁₆ | Timer 12 mode register (T12M) |
| 0009 ₁₆ | Port P4 direction register (P4D) | 0029 ₁₆ | Timer 34 mode register (T34M) |
| 000A ₁₆ | Port P5 (P5) | 002A ₁₆ | |
| 000B ₁₆ | Port P5 direction register (P5D) | 002B ₁₆ | PWM control register (PWMCON) |
| 000C ₁₆ | Port P6 (P6) | 002C ₁₆ | PWM register (upper)(PWMH) |
| 000D ₁₆ | Port P6 direction register (P6D) | 002D ₁₆ | PWM register (lower)(PWML) |
| 000E ₁₆ | | 002E ₁₆ | |
| 000F ₁₆ | | 002F ₁₆ | |
| 0010 ₁₆ | | 0030 ₁₆ | Comparator register (CMP) |
| 0011 ₁₆ | | 0031 ₁₆ | |
| 0012 ₁₆ | | 0032 ₁₆ | |
| 0013 ₁₆ | | 0033 ₁₆ | |
| 0014 ₁₆ | | 0034 ₁₆ | |
| 0015 ₁₆ | | 0035 ₁₆ | |
| 0016 ₁₆ | | 0036 ₁₆ | |
| 0017 ₁₆ | | 0037 ₁₆ | |
| 0018 ₁₆ | | 0038 ₁₆ | High-breakdown-voltage port control register (HVPC) |
| 0019 ₁₆ | Serial I/O1 control register (SIO1CON) | 0039 ₁₆ | |
| 001A ₁₆ | | 003A ₁₆ | Interrupt edge selection register (INTEDGE) |
| 001B ₁₆ | Serial I/O1 register (SIO1) | 003B ₁₆ | CPU mode register (CPUM) |
| 001C ₁₆ | | 003C ₁₆ | Interrupt request register 1 (IREQ1) |
| 001D ₁₆ | Serial I/O2 control register (SIO2CON) | 003D ₁₆ | Interrupt request register 2 (IREQ2) |
| 001E ₁₆ | | 003E ₁₆ | Interrupt control register 1 (ICON1) |
| 001F ₁₆ | Serial I/O2 register (SIO2) | 003F ₁₆ | Interrupt control register 2 (ICON2) |

Fig. 3 Memory map of special function register (SFR)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

Direction Registers

The M3810x group microprocessors have 27 programmable I/O pins arranged in four I/O ports (ports P2₄~P2₇, P4₁~P4₇, P5, and P6). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

High-Breakdown-Voltage Output Ports

The M3810x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P1, P2₀~P2₃, and P3). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of V_{CC}-40V. Each pin has an internal pull-down resistor connected to V_{EE}. At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of V_{EE} by the pull-down resistor. Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Diagram No |
|---|--------------------------|-------------------------------|--|---|--|------------------------------|
| P0 ₀ -P0 ₇ | Port P0 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | | High-breakdown-voltage port control register | (1) |
| P1 ₀ -P1 ₇ | Port P1 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | | High-breakdown-voltage port control register | |
| P2 ₀ -P2 ₃ | Port P2 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | | High-breakdown-voltage port control register | |
| P2 ₄ -P2 ₇ | | Input/output, individual bits | TTL level input CMOS 3-state output | | | (2) |
| P3 ₀ -P3 ₇ | Port P3 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | | High-breakdown-voltage port control register | (1) |
| P4 ₀ /INT ₀ | Port P4 | Input | CMOS level input | External interrupt input | Interrupt edge selection register | (3) |
| P4 ₁ /INT ₁ , P4 ₂ /INT ₂ | | Input/output, individual bits | CMOS level input CMOS 3-state output | | | |
| P4 ₃ , P4 ₄ | | | | | | (2) |
| P4 ₅ /CNTR | | | | Event counter input | Timer 34 mode register | (4) |
| P4 ₆ | | | | | | (2) |
| P4 ₇ /T _{OUT} | | | | Timer 3 output | Timer 34 mode register | (5) |
| P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1} | | Port P5 | Input/output, individual bits | CMOS level input N-channel open-drain output | Serial I/O1 function I/O | Serial I/O1 control register |
| P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2} | Serial I/O2 function I/O | | | | Serial I/O2 control register | (7) |
| | | | | | | (6) |
| | | | | | | (8) |
| | | | | | | (8) |
| P6 ₀ /PWM | Port P6 | Input/output, individual bits | CMOS level input CMOS 3-state output | 14-bit PWM output | PWM control register PWML register PWMH register | (9) |
| P6 ₁ -P6 ₅ | | | | | | (2) |
| P6 ₆ /AN | | | | Comparator input | Comparator register | (10) |
| P6 ₇ | | | | | | (2) |

Note Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction.
If an input level is at an intermediate potential, a current will flow in the input-stage gate

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Port block diagram (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 5. Port block diagram (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

A total of 11 sources can generate interrupts: 4 external, 6 internal, and 1 software.

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag—except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are “1” and the interrupt disable flag is “0”.

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

Notes on Use

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to “1” automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

| Interrupt cause | Priority | Vector address (Note 1) | | Interrupt request generation conditions | Remarks |
|------------------|----------|-------------------------|--------------------|---|---|
| | | High | Low | | |
| Reset (Note 2) | 1 | FFFD ₁₆ | FFFC ₁₆ | At reset | Non-maskable |
| INT ₀ | 2 | FFFB ₁₆ | FFFA ₁₆ | At detection of either rising or falling edge of INT ₀ input | External interrupt (active edge selectable) |
| INT ₁ | 3 | FFF9 ₁₆ | FFF8 ₁₆ | At detection of either rising or falling edge of INT ₁ input | External interrupt (active edge selectable) |
| INT ₂ | 4 | FFF7 ₁₆ | FFF6 ₁₆ | At detection of either rising or falling edge of INT ₂ input | External interrupt (active edge selectable) |
| Serial I/O1 | 5 | FFF5 ₁₆ | FFF4 ₁₆ | At end of serial I/O1 data transfer | Valid when serial I/O1 is selected |
| Serial I/O2 | 6 | FFF3 ₁₆ | FFF2 ₁₆ | At end of serial I/O2 data transfer | Valid when serial I/O2 is selected |
| Timer 1 | 7 | FFF1 ₁₆ | FFF0 ₁₆ | At timer 1 overflow | |
| Timer 2 | 8 | FFEF ₁₆ | FFEE ₁₆ | At timer 2 overflow | STP release timer overflow |
| Timer 3 | 9 | FFED ₁₆ | FFEC ₁₆ | At timer 3 overflow | |
| Timer 4 | 10 | FFEB ₁₆ | FFEA ₁₆ | At timer 4 overflow | |
| CNTR | 11 | FFE9 ₁₆ | FFE8 ₁₆ | At detection of either rising or falling edge of CNTR input | External interrupt (active edge selectable) |
| BRK instruction | 12 | FFDD ₁₆ | FFDC ₁₆ | At BRK instruction execution | Non-maskable software interrupt |

Note 1 Vector addresses contain interrupt jump destination addresses

2 Reset function in the same way as an interrupt with the highest priority

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMERS

Microcomputers of the M3810x group have four built-in timers. The timers count down. Once a timer reaches 00₁₆, the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either high-speed mode or low-speed mode by the CPU mode register.

Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to FF₁₆, and timer 2 is set to 01₁₆.

Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the P4₇/T_{OUT} pin. The waveform changes polarity each time timer 3 overflows.

When timer 4 is assigned to external event count mode, rising edge is active.




Fig. 8 Structure of timer-related registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 9 Timer block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Microcomputers of the M3810x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has the same function as serial I/O2.

The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019₁₆ and 001D₁₆).




Fig. 10 Serial I/O block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Serial I/O Control Registers] SIO1CON, SIO2CON

Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.




Fig. 11 Structure of serial I/O control registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Operation In Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address 001B₁₆ or 001F₁₆). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S_{OUT} pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 12 Serial I/O timing (for LSB first)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**PULSE WIDTH MODULATION (PWM)
 OUTPUT CIRCUIT**

The explanation in the rest of this data sheet assumes X_{IN}
 = 4MHz.

Microcomputers in the M3810x group have a PWM function with a 14-bit resolution. When the oscillation frequency X_{IN} is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the X_{IN} clock.




Fig. 13 PWM block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Date Set-up

The PWM output pin also functions as port P6₀. Set port P6₀ to be the PWM output pin by setting bit 0 of the PWM mode register (address 002B₁₆). The upper eight bits of output data are set in the upper PWM register PWMH (address 002C₁₆) and the lower six bits are set in the lower PWM register PWML (address 002D₁₆).

(2) Transfer From Register to Latch

Date written to the PWML register is transferred to the PWM latch once in each PWM period (every 8192 μ s), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every 128 μ s). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 2. Relationship between lower 6 bits of data and period set by the ADD bit

| Lower 6 Bits of Data(PWML) | Sub-periods tm Lengthened (m=0 to 63) |
|----------------------------|---|
| 0 0 0 0 0 0 ^{LSB} | None |
| 0 0 0 0 0 1 | m=32 |
| 0 0 0 0 1 0 | m=16, 48 |
| 0 0 0 1 0 0 | m= 8, 24, 40, 56 |
| 0 0 1 0 0 0 | m= 4, 12, 20, 28, 36, 44, 52, 60 |
| 0 1 0 0 0 0 | m= 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62 |
| 1 0 0 0 0 0 | m= 1, 3, 5, 7, , 57, 59, 61, 63 |

(3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 16. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is 256 \times τ (128 μ s) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by τ (500ns). As shown in Fig. 13, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 16, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are 03₁₆ and the lower six bits are 05₁₆, the length of the "H"-level output in sub-periods t₈, t₂₄, t₃₂, t₄₀, and t₅₆ is 4 τ , and its length 3 τ in all other sub-periods.




Fig. 14 PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 15 Structure of PWM mode register




Fig. 16 14-bit PWM timing

COMPARATOR CIRCUIT
Comparator Configuration

The comparator circuit consists of a switch tree, ladder resistors, a comparator, a comparator control circuit, a comparator register (address 0030₁₆), and an analog signal input pin (P6₆/AN). The analog signal input pin (P6₆/AN) also functions as an ordinary digital port.

Comparator Register (CMP)

The comparator register is a 5-bit register of which bits 0 to 3 can be used to generate internal reference voltages in steps of 1/16 V_{CC}. The result of the comparison between the analog input voltage and an internal reference voltage is stored in bit 4 of the comparator register.

Comparator Operation

To activate the comparator, first set port P6₆ to input mode by setting the corresponding direction register (address 000D₁₆) to "0"—this ensures that port P6₆/AN is used as an analog voltage input pin. Then write a digital value corresponding to the internal comparison voltage into bits 0 to 3 of the comparator register (address 0030₁₆). This write operation immediately activates the comparison. After 14 cycles of the system clock ϕ (the time required for the comparison), the comparison result is stored in bit 4 of the comparator.

If the analog input voltage is greater than the internal reference voltage, bit 4 is "1"; if it is less than the internal reference voltage, bit 4 is "0". To perform another comparison, the comparator must be written to again, even if the same internal reference voltage is to be used.

Table 3. Correspondence between bits 0 to 3 of the comparator register and internal reference voltage

| Comparator register | | | | Internal reference voltage |
|---------------------|-------|-------|-------|---|
| Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| 0 | 0 | 0 | 0 | 1/32V _{CC} |
| 0 | 0 | 0 | 1 | 1/16V _{CC} +1/32V _{CC} |
| 0 | 0 | 1 | 0 | 2/16V _{CC} +1/32V _{CC} |
| 0 | 0 | 1 | 1 | 3/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 0 | 0 | 4/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 0 | 1 | 5/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 1 | 0 | 6/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 1 | 1 | 7/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 0 | 0 | 8/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 0 | 1 | 9/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 1 | 0 | 10/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 1 | 1 | 11/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 0 | 0 | 12/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 0 | 1 | 13/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 1 | 0 | 14/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 1 | 1 | 15/16V _{CC} +1/32V _{CC} |




Fig. 17 Comparator circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

After a reset, the microcomputer will start in high-speed mode or low-speed mode depending on a mask-programmable option.

High-Speed Start Mode

In high-speed start mode, reset occurs if the $\overline{\text{RESET}}$ pin is held at a "L" level for at least $2\mu\text{s}$ then is returned to a "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 13 X_{IN} clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte).

Low-Speed Start Mode

In low-speed start mode, reset occurs if the $\overline{\text{RESET}}$ pin is held at a "L" level for at least $2\mu\text{s}$ then is returned to a "H"

level (the power supply voltage should be between 2.8V and 5.5V). The X_{IN} clock does not begin oscillating. In order to give the X_{CIN} time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{\text{CIN}}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte).

If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{\text{CIN}})=32.768\text{kHz}$). Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

Note on Use

Make sure that the reset input voltage is no more than 0.8V in high-speed start mode, or no more than 0.5V in low-speed start mode.




Fig. 18 Power-on reset circuit example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | Address | Register contents |
|--|------------------------------|--|
| (1) Port P0 register | (0 0 0 0 1 ₆)... | 00 ₁₆ |
| (2) Port P1 register | (0 0 0 2 1 ₆)... | 00 ₁₆ |
| (3) Port P2 register | (0 0 0 4 1 ₆)... | 00 ₁₆ |
| (4) Port P2 direction register | (0 0 0 5 1 ₆)... | 00 ₁₆ |
| (5) Port P3 register | (0 0 0 6 1 ₆)... | 00 ₁₆ |
| (6) Port P4 register | (0 0 0 8 1 ₆)... | 00 ₁₆ |
| (7) Port P4 direction register | (0 0 0 9 1 ₆)... | 00 ₁₆ |
| (8) Port P5 register | (0 0 0 A 1 ₆)... | 00 ₁₆ |
| (9) Port P5 direction register | (0 0 0 B 1 ₆)... | 00 ₁₆ |
| (10) Port P6 register | (0 0 0 C 1 ₆)... | 00 ₁₆ |
| (11) Port P6 direction register | (0 0 0 D 1 ₆)... | 00 ₁₆ |
| (12) Serial I/O1 control register | (0 0 1 9 1 ₆)... | 00 ₁₆ |
| (13) Serial I/O2 control register | (0 0 1 D 1 ₆)... | 00 ₁₆ |
| (14) Timer 1 register | (0 0 2 4 1 ₆)... | FF ₁₆ |
| (15) Timer 2 register | (0 0 2 5 1 ₆)... | 01 ₁₆ |
| (16) Timer 3 register | (0 0 2 6 1 ₆)... | FF ₁₆ |
| (17) Timer 4 register | (0 0 2 7 1 ₆)... | FF ₁₆ |
| (18) Timer 12 mode register | (0 0 2 8 1 ₆)... | 00 ₁₆ |
| (19) Timer 34 mode register | (0 0 2 9 1 ₆)... | 00 ₁₆ |
| (20) PWM control register | (0 0 2 B 1 ₆)... | 00 ₁₆ |
| (21) Comparator | (0 0 3 0 1 ₆)... | 00 ₁₆ |
| (22) High-breakdown-voltage port control register | (0 0 3 8 1 ₆)... | 00 ₁₆ |
| (23) Interrupt edge selection register | (0 0 3 A 1 ₆)... | 00 ₁₆ |
| (24) CPU mode register | (0 0 3 B 1 ₆)... | * * 1 0 0 0 0 0 |
| (25) Interrupt control register 1 | (0 0 3 E 1 ₆)... | 00 ₁₆ |
| (26) Interrupt control register 2 | (0 0 3 F 1 ₆)... | 00 ₁₆ |
| (27) Processor status register | (P S)... | × × × × × 1 × × |
| (28) Program counter | (P C _H)... | Contents of address FFFD ₁₆ |
| | (P C _L)... | Contents of address FFFC ₁₆ |

Note : * : The initial values of bits 7 and 6 of the CPU mode register are determined by a mask option
 × : Undefined
 The contents of all other registers and RAM are undefined after a reset, so programs must set their initial values

Fig. 19 Internal status at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 20 Reset sequence in high-speed operation mode




Fig. 21 Reset sequence in low-speed operation mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATION CIRCUIT

When using an external clock signal, input the clock signal to the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

(1) High-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{IN} . Immediately after power-on, both the X_{IN} and X_{CIN} clock start oscillating. To set the internal clock ϕ to low-speed mode, set bit 7 of the CPU mode register (address 003B₁₆) to "1".

(2) Low-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after power-on, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to normal operation mode, first set bit 6 (CM_6) of the CPU mode register (address 003B₁₆) to "0", then set bit 7 (CM_7) to "0". Note that the program must allow time for oscillation to stabilize.

(3) Oscillation Control

Stop mode

If the STP instruction is executed, oscillation stops with the internal clock ϕ at an "H" level. Timer 1 is set to "FF₁₆" and timer 2 is set to "01₁₆".

Either X_{IN} or X_{CIN} divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing a STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize.

Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at a "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-speed mode

If the internal clock is generated from the sub clock (X_{CIN}), a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit 6 (CM_6) of the CPU mode register (003B₁₆) to "1". When the main clock X_{IN} is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the X_{CIN} - X_{COUT} drive performance can be reduced, allowing even lower

power consumption (20 μ A with X_{CIN} = 32kHz). To reduce the X_{CIN} - X_{COUT} drive performance, clear bit 5 (CM_5) of the CPU mode register (003B₁₆) to "0". At reset or when a STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 22 Ceramic resonator circuit




Fig. 23 External clock input circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 24 System clock generation circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 25 State transitions of system clock

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid. The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.

Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request

bit before executing a serial I/O transfer.

Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction. The number of cycles required to execute an instruction is shown in the list of machine instructions. The frequency of the internal clock ϕ is half of the X_{IN} or X_{CIN} frequency.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

- Operation start mode switching option

ROM Writing Method

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with a normal EPROM writer using a special write adapter.

| Package | Name of Write Adapter |
|--------------|-----------------------|
| 64P4B, 64S1B | PCA4738S-64 |
| 64P6N | PCA4738F-64 |
| 64D0 | PCA4738L-64 |

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 26 is recommended to verify programming.




Fig. 26 Writing and testing of one-time programmable version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Rated | Unit |
|------------------|--|--|---|------|
| V _{CC} | Supply voltage | All voltages measured based on the V _{SS} pin Output transistors are isolated. | -0.3 to 7.0 | V |
| V _{EE} | Pull-down power supply voltage | | V _{CC} -40 to V _{CC} +0.3 | V |
| V _I | Input voltage P ₂₄ -P ₂₇ , P ₄₁ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage P ₄₀ | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage $\overline{\text{RESET}}$, X _{IN} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage X _{CIN} | | -0.3 to V _{CC} +0.3 | V |
| V _O | Output voltage P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₃ , P ₃₀ -P ₃₇ | | V _{CC} -40 to V _{CC} +0.3 | V |
| V _O | Output voltage P ₂₄ -P ₂₇ , P ₄₁ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₅ , P ₇₀ -P ₇₇ , X _{OUT} , X _{COUT} | | -0.3 to V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a = 25°C | 1000 (Note 1) | mW |
| T _{opr} | Operating temperature | | -10 to 85 | °C |
| T _{stg} | Storage temperature | | -40 to 125 | °C |

Note 1 600mW in case of the flat package

RECOMMENDED OPERATING CONDITIONS (V_{CC} = 4.0 to 5.5V, T_a = -10 to 85°C, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit | |
|-----------------|--|---------------------------|-----|---------------------|------|---|
| | | Min | Typ | Max | | |
| V _{CC} | Supply voltage | High-speed operation mode | 4.0 | 5.0 | 5.5 | V |
| | | Low-speed operation mode | 2.8 | 5.0 | 5.5 | |
| V _{SS} | Supply voltage | | 0 | | V | |
| V _{EE} | Pull-down power supply voltage | V _{CC} -38 | | V _{CC} | V | |
| V _{IA} | Analog input voltage | 0 | | V _{CC} | V | |
| V _{IH} | "H" input voltage P ₂₄ -P ₂₇ | 0.4V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage P ₄₀ | 0.75V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage P ₄₁ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | 0.75V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage $\overline{\text{RESET}}$ | 0.8V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage X _{IN} , X _{CIN} | 0.8V _{CC} | | V _{CC} | V | |
| V _{IL} | "L" input voltage P ₂₄ -P ₂₇ | 0 | | 0.16V _{CC} | V | |
| V _{IL} | "L" input voltage P ₄₀ | 0 | | 0.25V _{CC} | V | |
| V _{IL} | "L" input voltage P ₄₁ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | 0 | | 0.25V _{CC} | V | |
| V _{IL} | "L" input voltage $\overline{\text{RESET}}$ | 0 | | 0.2V _{CC} | V | |
| V _{IL} | "L" input voltage X _{IN} , X _{CIN} | 0 | | 0.2V _{CC} | V | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RECOMMENDED OPERATING CONDITIONS (V_{CC}=4.0 to 5.5V, T_a=-10 to 85°C, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|--------------------------|--|--------|-----|------|------|
| | | Min | Typ | Max | |
| Σ I _{OH} (peak) | "H" total peak output current P ₀ ₀ -P ₀ ₇ , P ₁ ₀ -P ₁ ₇ , (Note 1) P ₂ ₀ -P ₂ ₇ , P ₃ ₀ -P ₃ ₇ | | | -240 | mA |
| Σ I _{OH} (peak) | "H" total peak output current P ₄ ₁ -P ₄ ₇ , P ₆ ₀ -P ₆ ₇ | | | -60 | mA |
| Σ I _{OL} (peak) | "L" total peak output current P ₂ ₄ -P ₂ ₇ , P ₄ ₁ -P ₄ ₇ , P ₅ ₀ -P ₅ ₇ , P ₆ ₁ -P ₆ ₇ | | | 100 | mA |
| Σ I _{OL} (peak) | "L" total peak output current P ₆ ₀ | | | 3.0 | mA |
| Σ I _{OH} (avg) | "H" total average output current P ₀ ₀ -P ₀ ₇ , P ₁ ₀ -P ₁ ₇ , (Note 1) P ₂ ₀ -P ₂ ₇ , P ₃ ₀ -P ₃ ₇ | | | -120 | mA |
| Σ I _{OH} (avg) | "H" total average output current P ₄ ₁ -P ₄ ₇ , P ₆ ₀ -P ₆ ₇ | | | -30 | mA |
| Σ I _{OL} (avg) | "L" total average output current P ₂ ₄ -P ₂ ₇ , P ₄ ₁ -P ₄ ₇ , P ₅ ₀ -P ₅ ₇ , P ₆ ₁ -P ₆ ₇ | | | 50 | mA |
| Σ I _{OL} (avg) | "L" total average output current P ₆ ₀ | | | 1.5 | mA |
| I _{OH} (peak) | "H" peak output current P ₀ ₀ -P ₀ ₇ , P ₁ ₀ -P ₁ ₇ , P ₂ ₀ -P ₂ ₃ , P ₃ ₀ -P ₃ ₇ (Note 2) | | | -40 | mA |
| I _{OH} (peak) | "H" peak output current P ₂ ₄ -P ₂ ₇ , P ₄ ₁ -P ₄ ₇ , P ₆ ₀ -P ₆ ₇ | | | -10 | mA |
| I _{OL} (peak) | "L" peak output current P ₂ ₄ -P ₂ ₇ , P ₆ ₁ -P ₆ ₇ | | | 10 | mA |
| I _{OL} (peak) | "L" peak output current P ₄ ₁ -P ₄ ₇ , P ₅ ₀ -P ₅ ₇ | | | 10 | mA |
| I _{OL} (peak) | "L" peak output current P ₆ ₀ | | | 3.0 | mA |
| I _{OH} (avg) | "H" average output current P ₀ ₀ -P ₀ ₇ , P ₁ ₀ -P ₁ ₇ , (Note 3) P ₂ ₀ -P ₂ ₃ , P ₃ ₀ -P ₃ ₇ | | | -18 | mA |
| I _{OH} (avg) | "H" average output current P ₂ ₄ -P ₂ ₇ , P ₄ ₁ -P ₄ ₇ , P ₆ ₀ -P ₆ ₇ | | | -5.0 | mA |
| I _{OL} (avg) | "L" average output current P ₂ ₄ -P ₂ ₇ , P ₆ ₁ -P ₆ ₇ | | | 5.0 | mA |
| I _{OL} (avg) | "L" average output current P ₄ ₁ -P ₄ ₇ , P ₅ ₀ -P ₅ ₇ | | | 10 | mA |
| I _{OL} (avg) | "L" average output current P ₆ ₀ | | | 1.5 | mA |
| f(CNTR) | Clock input frequency for timers 4 (duty cycle 50%) | | | 250 | kHz |
| f(X _{IN}) | Main clock input oscillation frequency (Note 4) | | | 4.2 | MHz |
| f(X _{CIN}) | Sub clock input oscillation frequency (Note 4, 5) | 32.768 | | 50 | kHz |

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ns. The total peak current is the peak value of all the currents.

2. The peak output current is the peak current flowing in each port.
3. The average output current is an average value measured over 100ms.
4. When the oscillation frequency has a duty cycle of 50%.
5. When using the microcomputer in low-speed mode, make sure that the sub clock's input frequency f(X_{CIN}) is less than f(X_{IN})/3.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit | |
|-------------------|---|---|--------------------|------|------|---------|---------|
| | | | Min. | Typ. | Max. | | |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ | $I_{OH} = -18mA$, $V_{CC} = 4.5$ to $5.5V$ | $V_{CC} - 2.0$ | | | V | |
| V_{OH} | "H" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ | $I_{OH} = -10mA$, $V_{CC} = 4.5$ to $5.5V$ | $V_{CC} - 2.0$ | | | V | |
| V_{OL} | "L" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ | $I_{OL} = 10mA$, $V_{CC} = 4.5$ to $5.5V$ | | | 2.0 | V | |
| V_{OL} | "L" output voltage P6 ₀ | $I_{OL} = 1.5mA$, $V_{CC} = 4.5$ to $5.5V$ | | | 0.5 | V | |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₀ -INT ₂ , SIN ₁ , SIN ₂ , CLK1, CLK2, CNTR | When using a non-port function | | 0.4 | | V | |
| $V_{T+} - V_{T-}$ | Hysteresis RESET, X _{IN} | RESET : $V_{CC} = 2.8V$ to $5.5V$ | | 0.5 | | V | |
| $V_{T+} - V_{T-}$ | Hysteresis X _{CIN} | | | 0.5 | | V | |
| I_{IH} | "H" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $V_i = V_{CC}$ | | | 5.0 | μA | |
| I_{IH} | "H" input current P4 ₀ | $V_i = V_{CC}$ | | | 5.0 | μA | |
| I_{IH} | "H" input current RESET, X _{CIN} | $V_i = V_{CC}$ | | | 5.0 | μA | |
| I_{IH} | "H" input current X _{IN} | $V_i = V_{CC}$ | | 4 | | μA | |
| I_{IL} | "L" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $V_i = V_{SS}$ | | | -5.0 | μA | |
| I_{IL} | "L" input current P4 ₀ | $V_i = V_{SS}$ | | | -5.0 | μA | |
| I_{IL} | "L" input current RESET, X _{CIN} | $V_i = V_{SS}$ | | | -5.0 | μA | |
| I_{IL} | "L" input current X _{IN} | $V_i = V_{SS}$ | | -4 | | μA | |
| I_{LOAD} | Output load current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ | $V_{EE} = V_{CC} - 36V$, $V_O = V_{CC}$, With output transistors off | 150 | 500 | 900 | μA | |
| I_{LEAK} | Output leakage current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ | $V_{EE} = V_{CC} - 38V$, $V_O = V_{CC} - 38V$, With output transistors off (Except for reset) | | | -10 | μA | |
| V_{RAM} | RAM hold voltage | When clock is stopped | 2.0 | | 5.5 | V | |
| I_{CC} | Power supply current | In high-speed operation mode $f(X_{IN}) = 4MHz$ $f(X_{CIN}) = 32kHz$ Output transistors off Comparator operating | | 5 | 10 | μA | |
| | | In high-speed operation mode $f(X_{IN}) = 4MHz$ (in WIT state) $f(X_{CIN}) = 32kHz$ Output transistors off Comparator stopped | | 1 | | μA | |
| | | In low-speed operation mode $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32kHz$ Low-power dissipation mode set ($CM_5 = 0$) Output transistors off | | 60 | 200 | μA | |
| | | In low-speed operation mode $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32kHz$ (in WIT state) Low-power dissipation mode set ($CM_5 = 0$) Output transistors off | | 20 | 40 | μA | |
| | | All oscillation stopped (in STP state) | $T_a = 25^\circ C$ | | 0.1 | 1.0 | μA |
| | | Output transistors off | $T_a = 85^\circ C$ | | | 10 | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

COMPARATOR CHARACTERISTICS

(V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a=-10 to 85°C, high-speed operation mode, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------------|---------------------------|-----------------|--------|-----|-----|------|
| | | | Min. | Typ | Max | |
| — | Resolution | | | | 4 | Bits |
| — | Absolute accuracy | | | | 1/2 | LSB |
| T _{CONV} | Conversion time | | | | 7 | μs |
| I _{IA} | Analog port input current | | | | 5.0 | μA |
| R _{LADDER} | Ladder resistor | | | | 30 | kΩ |

TIMING REQUIREMENTS (V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a=-10 to 85°C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------------------|--|-----------------|-------------------|-----|------|------|
| | | | Min | Typ | Max | |
| t _{W(RESET)} | Reset input "L" pulse width | | 2 | | | μs |
| t _{C(XIN)} | Main clock input cycle time (X _{IN} input) | | 238 | | | ns |
| t _{WH(XIN)} | Main clock input "H" pulse width | | 60 | | | ns |
| t _{WL(XIN)} | Main clock input "L" pulse width | | 60 | | | ns |
| t _{C(XCIN)} | Sub clock input cycle time (X _{CIN}) | | 2.0 | | | ms |
| t _{W(XCIN)} | Sub clock input pulse width (X _{CIN}) | | 1.0 | | | ms |
| t _{C(CNTR)} | CNTR input cycle time | | 4 | | | μs |
| t _{WH(CNTR)} | CNTR input "H" pulse width | | 1.6 | | | μs |
| t _{WL(CNTR)} | CNTR input "L" pulse width | | 1.6 | | | μs |
| t _{WH(INT)} | INT ₀ ~INT ₂ input "H" pulse width | | 80 | | | ns |
| t _{WL(INT)} | INT ₀ ~INT ₂ input "L" pulse width | | 80 | | | ns |
| t _{C(SCLK)} | Serial clock input cycle time | | 1 | | 1000 | μs |
| t _{WH(SCLK)} | Serial clock input "H" pulse width | | 40 | 1 | | % |
| t _{WL(SCLK)} | Serial clock input "L" pulse width | | 40 | | | % |
| t _{r(SCLK)} | Serial clock input clock rise time | | 5 | | 50 | ns |
| t _{f(SCLK)} | Serial clock input clock fall time | | 5 | | 40 | ns |
| t _{h(SCLK-SIN)} | Serial input hold time | | 0.2t _c | | | ns |
| t _{SU(SCLK-SIN)} | Serial input setup time | | 0.2t _c | | | ns |

SWITCHING CHARACTERISTICS (V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a=-10 to 85°C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------------------------|--|--|-----------------------|-----|-------------------|------|
| | | | Min | Typ | Max | |
| t _{WH(SCLK)} | Serial clock output "H" pulse width | C _L =100pF, R _L =1kΩ | t _c /2-160 | | | ns |
| t _{WL(SCLK)} | Serial clock output "L" pulse width | C _L =100pF, R _L =1kΩ | t _c /2-160 | | | ns |
| t _{d(SCLK-SOUT)} | Serial clock delay time | | | | 0.2t _c | ns |
| t _{V(SCLK-SOUT)} | Serial clock hold time | | 0 | | | ns |
| t _{f(SCLK)} | Serial clock output fall time | C _L =100pF, R _L =1kΩ | | | 40 | ns |
| t _{r(P_{ch}-strg)} | P-channel high-breakdown voltage output rise time (Note 1) | C _L =100pF, V _{EE} =V _{CC} -36V | | 55 | | ns |
| t _{r(P_{ch}-weak)} | P-channel high-breakdown voltage output fall time (Note 2) | C _L =100pF, V _{EE} =V _{CC} -36V | | 1.8 | | ns |

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "0"2. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1"

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 27 Output switching characteristics measurement circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING CHART



M3811x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M3811x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3811x group is designed mainly for VCR timer/function control, and include four 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and a comparator.

The various microcomputers in the M3811x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3811x group, see the section on group expansion.

FEATURES


- Basic machine-language instructions 71
- Instruction execution time 0.95 μ s
(shortest instruction at 4.19MHz oscillation frequency)
- Memory size
ROM 4K to 32K bytes
RAM 192 to 1024 bytes
- Programmable input/output ports 27
- High-breakdown-voltage output ports 28

- Interrupts 14 sources, 12 vectors
- Timers 8-bit \times 4
- Serial I/O Clock-synchronized 8-bit \times 2
(Serial I/O1 has an automatic data transfer function)
- PWM output circuit 14-bit \times 1
- Comparator 4-bit \times 1
- Fluorescent display function
Segments 8 to 16
Digits 8 to 16
- 2 Clock generation circuit
Clock (X_{IN} - X_{OUT}) Internal feedback amplifier
Sub clock (X_{CIN} - X_{COUT}) Internal amplifier without feedback
- Supply voltage 4.0 to 5.5V
- Low power dissipation
In high-speed operation 25mW
(at 4.19MHz oscillation frequency)
In low-speed operation 300 μ W
(at 32kHz oscillation frequency)
- Operating temperature range -10 to 85°C

APPLICATIONS

VCRs, tuners, musical instruments, office automation, etc.


PIN CONFIGURATION (TOP VIEW)



Package type : 64P6N
64-pin plastic molded QFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


PIN CONFIGURATION (TOP VIEW)



Outline 64P4B

64-pin shrink plastic molded DIP

FUNCTIONAL BLOCK DIAGRAM



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M3811x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | |
|--|----------------------------|---|-------------------------------|
| | | | Alternate Function |
| V _{CC} , V _{SS} | Power supply | Power supply inputs 4.0 to 5.5V to V _{CC} , and 0V to V _{SS} . | |
| V _{EE} | Pull-down power input | Applies voltage supplied to pull-down resistors of ports P0, P1, P2 ₀ -P2 ₃ and P3. | |
| <u>RESET</u> | Reset input | To reset the microcomputer, this pin should be kept at an "L" level for more than 2μs under high-speed operating conditions. In low-speed operation start mode, internal reset is not released until the X _{CIN} -X _{COU} T clock has had time to stabilize. | |
| X _{IN} | Clock input | Input and output signals for the internal clock generation circuit. It consists of internal feedback amplifier. Connect a ceramic resonator or quartz crystal between the X _{IN} and X _{OUT} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X _{IN} pin and leave the X _{OUT} pin open. This clock is used as system clock. | |
| X _{OUT} | Clock output | | |
| X _{CIN} | Sub clock input | Input and output signals for the internal sub clock generation circuit. It consists of internal amplifier without feedback. Connect a ceramic resonator or quartz crystal and external feedback resistor between the X _{CIN} and X _{COU} T pins. If an external clock is used, connect the clock source to the X _{CIN} pin and leave the X _{COU} T pin open. This clock can also be used as the system clock. | |
| X _{COU} T | Sub clock output | | |
| P0 ₀ /SEG ₀ / DIG ₀ - P0 ₇ /SEG ₁₅ / DIG ₇ | Output port P0 | An 8-bit output port. The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the V _{EE} pin. Are "L" at reset. | FLD automatic display pins |
| P1 ₀ /DIG ₈ - P1 ₇ /DIG ₁₅ | Output port P1 | An 8-bit output port with the same function as port P0. | FLD automatic display pins |
| P2 ₀ /DIG ₁₆ - P2 ₃ /DIG ₁₉ | Output port | A 4-bit output port with the same function as port P0. | FLD automatic display pins |
| P2 ₄ -P2 ₇ | I/O port P2 | A 4-bit CMOS I/O port. An I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. The input levels are TTL compatible. | |
| P3 ₀ /SEG ₀ - P3 ₇ /SEG ₇ | Output port P3 | An 8-bit output port with the same function as port P0. | FLD automatic display pins |
| P4 ₀ /INT ₀ | Input port P4 ₀ | A 1-bit CMOS input pin. | External interrupt input pin |
| P4 ₁ /INT ₁ , P4 ₂ /INT ₂ | I/O port P4 | A 7-bit CMOS I/O port with the same function as port P2 ₄ -P2 ₇ , with CMOS compatible input levels. | External interrupt input pins |
| P4 ₃ , P4 ₄ , P4 ₆ | | | |
| P4 ₅ /CNTR | | | Event count input pin |
| P4 ₇ /T _{OUT} | | | Timer output pin |
| P5 ₀ /S _{IN} 1, P5 ₁ /S _{OUT} 1, P5 ₂ /S _{CLK} 11, P5 ₃ /S _{RDY} 1/ CS/S _{CLK} 12 | I/O port P5 | An 8-bit I/O port with the same function as port P2 ₄ -P2 ₇ . The output structure of this port is N-channel open drain, and the input levels are CMOS compatible. Keep the input voltage of this port between 0V and V _{CC} . | Serial I/O1 I/O pins |
| P5 ₄ /S _{IN} 2, P5 ₅ /S _{OUT} 2, P5 ₆ /S _{CLK} 2, P5 ₇ /S _{RDY} 2 | | | Serial I/O2 I/O pins |


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function |
|--|-------------|---|------------------------|
| P6 ₀ /PWM | I/O port P6 | An 8-bit CMOS I/O port with the same function as port P2 ₄ -P2 ₇ , with CMOS compatible input levels. | 14-bit PWM output pins |
| P6 ₁ -P6 ₅ , P6 ₇ | | | |
| P6 ₆ /AN | | | Comparator input pin |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PART NUMBERING




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GROUP EXPANSION

Mitsubishi plans to expand the M3811x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- (2) ROM/PROM size16K to 32K bytes
 RAM size 384 to 640 bytes
- (3) Packages
 64P4B Shrink plastic molded DIP
 64P6N Plastic molded QFP
 64S1B Window type shrink ceramic DIP
 80D0 Window type ceramic LCC



The development schedule and other details of products under development may be revised without notice.

Currently supported products are listed below.

As of March 1992

| Product name | (P) ROM size (bytes) | RAM size (bytes) | Package | Remarks | |
|----------------|----------------------|------------------|---------|---------------------------------------|-------------------------------|
| M38112M4-XXXSP | 16K | 382 | 64P4B | Mask ROM version | |
| M38112E4-XXXSP | | | | One-time programmable version | |
| M38112E4SP | | | | One-time programmable version (blank) | |
| M38112E4SS | | | 64S1B | EPROM version | |
| M38112M4-XXXFP | | | | 64P6N | Mask ROM version |
| M38112E4-XXXFP | | | | | One-time programmable version |
| M38112E4FP | | | 64D0 | One-time programmable version (blank) | |
| M38112E4FS | | | | EPROM version | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONAL DESCRIPTION
CENTRAL PROCESSING UNIT (CPU)

Microcomputers of the M3811x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

The FST and SLW instructions are not available for use.

The STP, WIT, MUL, and DIV instructions can be used.

CPU MODE REGISTER

The CPU mode register is allocated to address 003B₁₆.

Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection bit.

For details of the X_{COUT} drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.




Fig. 1 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

• Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

• RAM

RAM is used for data storage as well for stack area.

• ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

• Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

• Zero Page

The 256 bytes from addresses 0000₁₆ to 00FF₁₆ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

• Special Page

The 256 bytes from addresses FF00₁₆ to FFFF₁₆ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|---|--------------------|---|
| 0000 ₁₆ | Port P0 (P0) | 0020 ₁₆ | |
| 0001 ₁₆ | | 0021 ₁₆ | |
| 0002 ₁₆ | Port P1 (P1) | 0022 ₁₆ | |
| 0003 ₁₆ | | 0023 ₁₆ | |
| 0004 ₁₆ | Port P2 (P2) | 0024 ₁₆ | Timer 1 (T1) |
| 0005 ₁₆ | Port P2 direction register (P2D) | 0025 ₁₆ | Timer 2 (T2) |
| 0006 ₁₆ | Port P3 (P3) | 0026 ₁₆ | Timer 3 (T3) |
| 0007 ₁₆ | | 0027 ₁₆ | Timer 4 (T4) |
| 0008 ₁₆ | Port P4 (P4) | 0028 ₁₆ | Timer 12 mode register (T12M) |
| 0009 ₁₆ | Port P4 direction register (P4D) | 0029 ₁₆ | Timer 34 mode register (T34M) |
| 000A ₁₆ | Port P5 (P5) | 002A ₁₆ | |
| 000B ₁₆ | Port P5 direction register (P5D) | 002B ₁₆ | PWM control register (PWMCON) |
| 000C ₁₆ | Port P6 (P6) | 002C ₁₆ | PWM register (upper) (PWMH) |
| 000D ₁₆ | Port P6 direction register (P6D) | 002D ₁₆ | PWM register (lower) (PWML) |
| 000E ₁₆ | | 002E ₁₆ | |
| 000F ₁₆ | | 002F ₁₆ | |
| 0010 ₁₆ | | 0030 ₁₆ | Comparator register (CMP) |
| 0011 ₁₆ | | 0031 ₁₆ | |
| 0012 ₁₆ | Port P0 segment/digit switching register (P0SDR) | 0032 ₁₆ | |
| 0013 ₁₆ | | 0033 ₁₆ | |
| 0014 ₁₆ | Port P2 digit/port switching register (P2DPR) | 0034 ₁₆ | |
| 0015 ₁₆ | Key-scan blanking register (KSCN) | 0035 ₁₆ | |
| 0016 ₁₆ | FLDC mode register (FLDM) | 0036 ₁₆ | |
| 0017 ₁₆ | FLD data pointer (FLDDP) | 0037 ₁₆ | |
| 0018 ₁₆ | Serial I/O automatic transfer data pointer (SIODP) | 0038 ₁₆ | High-breakdown-voltage port control register (HVPC) |
| 0019 ₁₆ | Serial I/O1 control register (SIO1CON) | 0039 ₁₆ | |
| 001A ₁₆ | Serial I/O automatic transfer control register (SIOAC) | 003A ₁₆ | Interrupt edge selection register (INTEDGE) |
| 001B ₁₆ | Serial I/O1 register (SIO1) | 003B ₁₆ | CPU mode register (CUPM) |
| 001C ₁₆ | Serial I/O automatic transfer interval register (SIOAI) | 003C ₁₆ | Interrupt request register 1 (IREQ1) |
| 001D ₁₆ | Serial I/O2 control register (SIO2CON) | 003D ₁₆ | Interrupt request register 2 (IREQ2) |
| 001E ₁₆ | | 003E ₁₆ | Interrupt control register 1 (ICON1) |
| 001F ₁₆ | Serial I/O2 register (SIO2) | 003F ₁₆ | Interrupt control register 2 (ICON2) |

Fig. 3 Memory map of special function register (SFR)

I/O PORTS

• Direction Registers

The M3811x group microprocessors have 27 programmable I/O pins arranged in four I/O ports (ports P₂₄-P₂₇, P₄₁-P₄₇, P₅ and P₆). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

• High-Breakdown-Voltage Output Ports

The M3811x group microprocessors have four ports with high-breakdown-voltage pins (ports P₀, P₁, P₂₀-P₂₃, P₃). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of $V_{CC} - 40V$. Each pin in Ports P₀, P₁, P₂₀-P₂₃ and P₃ has an internal pull-down resistor connected to V_{EE} . At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of V_{EE} by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

MITSUBISHI MICROCOMPUTERS
M3811x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Diagram No. |
|--|---------|-------------------------------|--|--------------------------------|--|-------------|
| P0 ₀ /SEG ₈ / DIG ₀ - P0 ₇ /SEG ₁₅ / DIG ₇ | Port P0 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register Segment/digit switching register High-breakdown-voltage port control register | (1) |
| P1 ₀ /DIG ₈ - P1 ₇ /DIG ₁₅ | Port P1 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register High-breakdown-voltage port control register | (2) |
| P2 ₀ /DIG ₁₆ - P2 ₃ /DIG ₁₉ | Port P2 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register Digit/port switching register High-breakdown-voltage port control register | (3) |
| P2 ₄ -P2 ₇ | | Input/output, individual bits | TTL level input CMOS 3-state output | | | (4) |
| P3 ₀ /SEG ₀ - P3 ₇ /SEG ₇ | Port P3 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register High-breakdown-voltage port control register | (5) |
| P4 ₀ /INT ₀ | Port P4 | Input | CMOS level input | External interrupt input | Interrupt edge selection register | (6) |
| P4 ₁ /INT ₁ , P4 ₂ /INT ₂ | | Input/output, individual bits | CMOS level input CMOS 3-state output | External interrupt input | Interrupt edge selection register | (7) |
| P4 ₃ , P4 ₄ , P4 ₅ | | | | Event count input | Timer 34 mode register | (7) |
| P4 ₅ /CNTR | | | | Timer 3 output | Timer 34 mode register | (8) |
| P4 ₇ /T _{OUT} | | | | | | (9) |
| P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1} / CS/S _{CLK12} | Port P5 | Input/output, individual bits | CMOS level input N-channel open-drain output | Serial I/O1 function I/O | Serial I/O1 control register Serial I/O automatic transfer control register | (10) |
| P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2} | | | | Serial I/O2 function I/O | Serial I/O2 control register | (10) |
| | | | | | | (11) |
| P6 ₀ /PWM | Port P6 | Input/output, individual bits | CMOS level input CMOS 3-state output | 14-bit PWM output | PWM mode register PWML register PWMH register | (12) |
| P6 ₁ -P6 ₅ , P6 ₇ | | | | | | (4) |
| P6 ₆ /AN | | | | Comparator input | Comparator register | (13) |

Note. Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction
If an input level is at an intermediate potential, a current will flow in the input-stage gate

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Port block diagram (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 5 Port block diagram (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

A total of 14 source can generate interrupts: 4 external, 9 internal, and 1 software.

• **Interrupt Control**

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

• **Interrupt Operation**

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

• **Notes on Use**

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

| Interrupt Cause | Priority | Vector Address (Note 1) | | Interrupt Request Generation Conditions | Remarks |
|-------------------------------|----------|-------------------------|--------------------|---|---|
| | | High | Low | | |
| Reset (Note 2) | 1 | FFFD ₁₆ | FFFC ₁₆ | At reset | Non-maskable |
| INT ₀ | 2 | FFFB ₁₆ | FFFA ₁₆ | At detection of either rising or falling edge of INT ₀ input | External interrupt (active edge selectable) |
| INT ₁ | 3 | FFF9 ₁₆ | FFF8 ₁₆ | At detection of either rising or falling edge of INT ₁ input | External interrupt (active edge selectable) |
| INT ₂ | 4 | FFF7 ₁₆ | FFF6 ₁₆ | At detection of either rising or falling edge of INT ₂ input | External interrupt (active edge selectable) |
| Serial I/O1 | 5 | FFF5 ₁₆ | FFF4 ₁₆ | At end of data transfer | Valid when serial I/O normal mode is selected |
| Serial I/O automatic transfer | | | | At end of final data transfer | Valid when serial I/O automatic transfer mode is selected |
| Serial I/O2 | 6 | FFF3 ₁₆ | FFF2 ₁₆ | At end of data transfer | |
| Timer 1 | 7 | FFF1 ₁₆ | FFF0 ₁₆ | At timer 1 overflow | |
| Timer 2 | 8 | FFEF ₁₆ | FFEE ₁₆ | At timer 2 overflow | STP release timer overflow |
| Timer 3 | 9 | FFED ₁₆ | FFEC ₁₆ | At timer 3 overflow | |
| Timer 4 | 10 | FFEB ₁₆ | FFEA ₁₆ | At timer 4 overflow | |
| CNTR | 11 | FFE9 ₁₆ | FFE8 ₁₆ | At detection of either rising or falling edge of CNTR input | External interrupt (active edge selectable) |
| FLD blanking | 12 | FFE5 ₁₆ | FFE4 ₁₆ | At fall of final digit | Valid when FLD blanking interrupt is selected |
| FLD digit | | | | At rise of each digit | Valid when FLD digit interrupt is selected |
| BRK instruction | 13 | FFDD ₁₆ | FFDC ₁₆ | At BRK instruction execution | Non-maskable software interrupt |

Note 1. Vector addresses contain interrupt jump destination addresses.

2. Reset function in the same way as an interrupt with the highest priority.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMERS

Microcomputers of the M3811x group have four built-in timers. The timers count down. Once a timer reaches 00_{16} , the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either high-speed mode or low-speed mode by the CPU mode register.

• **Timer 1 and Timer 2**

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to FF_{16} , and timer 2 is set to 01_{16} .

• **Timer 3 and Timer 4**

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the $P4_7/T_{OUT}$ pin. The waveform changes polarity each time timer 3 overflows.

When Timer 4 is assigned to external event count mode, rising edge is active.




Fig. 8 Structure of timer-related registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 9 Timer block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Microcomputers of the M3811x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has a built-in automatic transfer function. Normal serial operation can be set via the serial I/O automatic transfer control register (address 001A₁₆).

Serial I/O2 can only be used in normal operation mode.

The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019₁₆ and 001D₁₆).




Fig. 10 Serial I/O block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(Serial I/O Control Registers) SIO1CON, SIO2CON

Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.




Fig. 11 Structure of serial I/O control registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Operation in Normal Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address 001B₁₆ or 001F₁₆). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S_{OUT} pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 12 Serial I/O timing in normal mode (for LSB first)

(2) Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address 001A₁₆).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- A serial I/O automatic transfer control register
- A serial I/O automatic transfer interval register
- A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address 0019₁₆) in the same way as for ordinary mode. However, note that if external clock is selected and bit 4 (the S_{RDY1} output selection bit) of the serial I/O1 control register is set to "1", port P5₃ becomes the CS input pin.




Fig. 13 Structure of serial I/O automatic transfer control register

(Serial I/O Automatic Transfer Control Register) SIOAC

The serial I/O automatic transfer control register (address 001A₁₆) contains four bits that select various control parameters for automatic transfer.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(Serial I/O Automatic Transfer Data Pointer) SIODP

The serial I/O automatic transfer data pointer (address 0018_{16}) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus 0100_{16}).

Set the serial I/O automatic transfer data pointer to (the number of transfer data-1), to specify the storage position of the start of data.

• **Serial I/O Automatic Transfer RAM**

The serial I/O automatic transfer RAM is the 32 bytes from address 0100_{16} to address $011F_{16}$.

• **Setting of Serial I/O Automatic Transfer Data**

When data is stored in the serial I/O automatic transfer RAM, it is stored with the start of the data at the address set by the serial I/O automatic transfer data pointer and the end of the data at address 0100_{16} .

(Serial I/O Automatic Transfer Interval Register) SIOAI

The serial I/O automatic transfer interval register (address $001C_{16}$) consists of a 5-bit counter that determines the transfer interval T_i during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of $T_i = (n + 2) \times T_c$ is generated, where T_c is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Address | | | | | | | | |
| 0100_{16} | | | | | | | | |
| 0101_{16} | | | | | | | | |
| 0102_{16} | | | | | | | | |
| ⋮ | | | | | | | | |
| $011D_{16}$ | | | | | | | | |
| $011E_{16}$ | | | | | | | | |
| $011F_{16}$ | | | | | | | | |

Fig. 14 Bit allocation of serial I/O automatic transfer RAM




Fig. 15 Serial I/O automatic transfer interval timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• **Setting of Serial I/O Automatic Transfer Timing**

Use the serial I/O1 control register (address 0019₁₆) and the serial I/O automatic transfer interval register (address 001C₁₆) to set the timing of serial I/O automatic transfer.

The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

• **Start of Serial I/O Automatic Transfer**

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A₁₆), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to end automatic transfer.

• **Operation in Serial I/O Automatic Transfer Modes**

There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes.

(2.1) **Operation in Full Duplex Mode**

In full duplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00₁₆". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

(2.2) **Operation in Transmit-Only Mode**

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.




Fig. 16 Serial I/O1 register in full duplex mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2.3) If Internal Clock is Selected

If internal clock is selected, the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin can be used as the $\overline{S_{RDY1}}$ pin by setting the $SC1_4$ bit to "1". If internal clock is selected, the $P5_3$ pin can be used as the synchronization clock output pin S_{CLK12} by setting the $SIOAC_3$ bit to "1". In this case, the S_{CLK11} pin is at high impedance.

Select the function of the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ and $P5_2/S_{CLK11}$ pins by setting bit 3 ($SC1_3$), bit 4 ($SC1_4$), and bit 6 ($SC1_6$) of the serial I/O control register (address 0019_{16}) and bit 3 ($SIOAC_3$) of the serial I/O automatic transfer control register (address $001A_{16}$). (See Table 2.)

If using the S_{CLK11} and S_{CLK12} pins for switching, set the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin to $P5_3$ by setting the $SC1_4$ bit to "0", and set the $P5_3$ direction register to input mode. Make sure that the $SIOAC_3$ bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S_{CLK11} and S_{CLK12} selection

| $SC1_6$ | $SC1_4$ | $SC3_3$ | $SIOAC_3$ | $P5_2/S_{CLK11}$ | $P5_3/S_{CLK12}$ |
|---------|---------|---------|-----------|------------------|------------------|
| 1 | 0 | 1 | 0 | S_{CLK11} | $P5_3$ |
| | | | 1 | High impedance | S_{CLK12} |

Note. $SC1_3$: Serial I/O port selection bit
 $SC1_4$: $\overline{S_{RDY1}}$ output selection bit
 $SC1_6$: Synchronization clock selection bit
 $SIOAC_3$: Synchronization clock output pin selection bit




Fig. 17 Timing during serial I/O automatic transfer (internal clock selected, $\overline{S_{RDY}}$ used)




Fig. 18 Timing during serial I/O automatic transfer (internal clock selected, S_{CLK11} and S_{CLK12} used)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2.4) If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin S_{OUT} and the internal transfer clock can be controlled from the outside by setting the $\overline{S_{RDY1}}$ and \overline{CS} (input) pins.

When the \overline{CS} input is "L", the S_{OUT} pin and the internal transfer clock are enabled. When the \overline{CS} input is "H", the S_{OUT} pin is at high impedance and the internal transfer clock is at "H".

Select the function of the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin by setting bit 4 ($SC1_4$) and bit 6 ($SC1_6$) of the serial I/O control register (address 0019_{16}) and bit 0 ($SIOAC_0$) of the serial I/O automatic transfer control register (address $001A_{16}$).

Make sure that the \overline{CS} pin switches from "L" to "H" or from "H" to "L" while the transfer clock (S_{CLK} input) is "H" after one byte of data has been transferred.

If external clock is selected, make sure that the external clock goes "L" after at least nine cycles of the internal system clock ϕ after the start bit is set. Leave at least 11 cycles of the system clock ϕ free for the transfer interval after one byte of data has been transferred.

If \overline{CS} input is not being used, note that the S_{OUT} pin will not go high impedance, even after transfer is completed.

If \overline{CS} input is not being used, or if \overline{CS} is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. $P5_3/\overline{S_{RDY1}}/\overline{CS}$ selection

| $SC1_6$ | $SC1_4$ | $SIOAC_0$ | $P5_3/\overline{S_{RDY1}}/\overline{CS}$ |
|---------|---------|-----------|--|
| 0 | 0 | X | $P5_3$ |
| | 1 | 0 | $\overline{S_{RDY1}}$ |
| | | 1 | \overline{CS} |

Note. $SC1_4$: $\overline{S_{RDY1}}$ output selection bit
 $SC1_6$: Synchronization clock selection bit
 $SIOAC_0$: Automatic transfer control bit




Fig. 19 Timing during serial I/O automatic transfer (external clock selected)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**PULSE WIDTH MODULATION (PWM)
 OUTPUT CIRCUIT**

Microcomputers of the M3811x group have a PWM function with a 14-bit resolution. When the oscillation frequency X_{IN} is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the X_{IN} clock.

The explanation in the rest of this data sheet assumes X_{IN} =4MHz.




Fig. 20 PWM block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Data Set-up

The PWM output pin also functions as port P6₀. Set port P6₀ to be the PWM output pin by setting bit 0 of the PWM mode register (address 002B₁₆). The upper eight bits of output data are set in the upper PWM register PWMH (address 002C₁₆) and the lower six bits are set in the lower PWM register PWML (address 002D₁₆).

(2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every 8192 μ s), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every 128 μ s). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

| Lower 6 Bits of Data (PWML) | Sub-periods m Lengthened ($m=0$ to 63) |
|-----------------------------|--|
| 0 0 0 0 0 0 ^{LSB} | None |
| 0 0 0 0 0 1 | $m=32$ |
| 0 0 0 0 1 0 | $m=16, 48$ |
| 0 0 0 1 0 0 | $m=8, 24, 40, 56$ |
| 0 0 1 0 0 0 | $m=4, 12, 20, 28, 36, 44, 52, 60$ |
| 0 1 0 0 0 0 | $m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62$ |
| 1 0 0 0 0 0 | $m=1, 3, 5, 7, \dots, 57, 59, 61, 63$ |

(3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 23. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is $256 \times \tau$ (128 μ s) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by τ (500ns). As shown in Fig. 20, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 23, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are 03₁₆ and the lower six bits are 05₁₆, the length of the "H"-level output in sub-periods $t_8, t_{24}, t_{32}, t_{40}$, and t_{56} is 4τ , and its length 3τ in all other sub-periods.




Fig. 21 PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 22 Structure of PWM mode register




Fig. 23 14-bit PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

COMPARATOR CIRCUIT
Comparator Configuration

The comparator circuit consists of a switch tree, ladder resistors, a comparator, a comparator control circuit, a comparator register (address 0030₁₆), and an analog signal input pin (P6₆/AN). The analog signal input pin (P6₆/AN) also functions as an ordinary digital I/O port.

Comparator Register (CMP)

The comparator register is a 5-bit register of which bits 0 to 3 can be used to generate internal reference voltage in steps of 1/16 V_{CC}. The result of the comparison between the analog input voltage and an internal reference voltage is stored in bit 4 of comparator register.

Comparator Operation

To activate the comparator, first set port P6₆ to input mode by setting the corresponding direction register (address 000D₁₆) to "0"—this ensures that port P6₆/AN is used as an analog voltage input pin. Then write a digital value corresponding to the internal comparison voltage into bits 0 to 3 of the comparator register (address 0030₁₆). This write operation immediately activates the comparison. After 14 cycles of the system clock ϕ (the time required for the comparison), the comparison result is stored in bit 4 of the comparator.

If the analog input voltage is greater than the internal reference voltage, bit 4 is "1"; if it is less than the internal reference voltage, bit 4 is "0". To perform another comparison, the comparator must be written to again, even if the same internal reference voltage is to be used.

Table 5. Correspondence between bits 0 to 3 of the comparator register and internal reference voltage

| Comparator register | | | | Internal reference voltage |
|---------------------|-------|-------|-------|---|
| Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| 0 | 0 | 0 | 0 | 1/32V _{CC} |
| 0 | 0 | 0 | 1 | 1/16V _{CC} +1/32V _{CC} |
| 0 | 0 | 1 | 0 | 2/16V _{CC} +1/32V _{CC} |
| 0 | 0 | 1 | 1 | 3/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 0 | 0 | 4/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 0 | 1 | 5/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 1 | 0 | 6/16V _{CC} +1/32V _{CC} |
| 0 | 1 | 1 | 1 | 7/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 0 | 0 | 8/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 0 | 1 | 9/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 1 | 0 | 10/16V _{CC} +1/32V _{CC} |
| 1 | 0 | 1 | 1 | 11/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 0 | 0 | 12/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 0 | 1 | 13/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 1 | 0 | 14/16V _{CC} +1/32V _{CC} |
| 1 | 1 | 1 | 1 | 15/16V _{CC} +1/32V _{CC} |




Fig. 24 Comparator circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD CONTROLLER

Microcomputers of the M3811x group have fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- 16 pins for segments
- 20 pins for digits
- FLDC mode register
- FLD data pointer
- FLD data pointer reload register

- Port P0 segment/digit switching register
- Port P2 digit/port switching register
- Key-scan blanking register
- 32-byte FLD automatic display RAM

Eight to sixteen pins can be used as segment pins and eight to sixteen pins can be used as digit pins.

Note that only 28 pins (maximum) can be used as segment and digit pins.




Fig. 25 FLD control circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLDC Mode Register (FLDM)

The FLDC mode register (address 0016₁₆) is a seven bit control register which is used to control the FLD automatic display.

Key-scan Blanking Register (KSCN)

The key-scan blanking register (address 0015₁₆) is a two bit register which sets the blanking period T_{scan} between the last digit and the first digit of the next cycle.




Fig. 26 Structure of FLDC mode register (FLDM)




Fig. 27 Structure of key-scan blanking register (KSCN)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD Automatic Display Pins

The FLD automatic display function of Ports P0, P1, P2₀-P2₃, and P3 is selected by setting the automatic display control bit of the FLDC mode register (address 0016₁₆) to

"1".

When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 6. Pins in FLD automatic display mode

| Port Name | Automatic Display Pins | Setting Method |
|----------------------------------|---|--|
| P3 ₀ -P3 ₇ | SEG ₀ -SEG ₇ | None (segment only) |
| P0 ₀ -P0 ₇ | SEG ₈ -SEG ₁₅ or DIG ₀ -DIG ₇ | The individual bits of the segment/digit switching register (address 0012 ₁₆) can be used to set each pin to segment ("1") or digit ("0") (Note) |
| P1 ₀ -P1 ₇ | DIG ₈ -DIG ₁₅ | None (digit only) |
| P2 ₀ -P2 ₃ | DIG ₁₆ -DIG ₁₉ or P2 ₀ -P2 ₃ | The individual bits of the digit/port switching register (address 0014 ₁₆) can be used to set each pin to digit ("1") or normal port output ("0") (Note) |

Note. Always set digits in sequence




Fig. 28 Segment/digit setting example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD Automatic Display RAM

The FLD automatic display RAM area is the 32 bytes from address 0040₁₆ to 005F₁₆. The FLD automatic display RAM area can be used to store 2-byte data items for a maximum of 16 digits. Addresses 0040₁₆ to 004F₁₆ are used for P3 segment data, addresses 0050₁₆ to 005F₁₆ are used for P0 segment data.

- **FLD Data Pointer and FLD Data Pointer Reload Register**
The FLD data pointer indicates the data address in the FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates the address of the first digit of segment P0.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0017₁₆ and are 5-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer.

The actual memory address is the value of the data pointer plus 40₁₆, 50₁₆.

The contents of the FLD data pointer indicate the start address of segment P0 at the start of automatic display. If segment P0 data is transferred to the segment, the FLD data pointer returns -16; if segment P3 data is transferred, it returns +15. After it reaches "00", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, two bytes of data for the P0 and P3 segments of one digit are transferred.

| Address \ Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 0040 ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | ← Final digit (final data of segment P3) |
| 0041 ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | |
| 0042 ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | Segment P3 data area |
| 004D ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | |
| 004E ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | |
| 004F ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | ← Final digit (final data of segment P0) |
| 0050 ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | |
| 0051 ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | |
| 0052 ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | Segment P0 data area |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | |
| 005D ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | |
| 005E ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | |
| 005F ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | |

Fig. 29 FLD automatic display RAM and bit allocation

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P3 data is stored at address 0040₁₆, and the end of segment P0 data is stored at address 0050₁₆. The head of each of the segment P3 and P0 data is stored at an address that is the number of digits - 1 away from the corresponding address 0040₁₆, 0050₁₆.

Set the FLD data pointer reload register to the value given by the number of digits - 1. "1" is always written to bit 4. Note that "0" is always read from bit 4 during a read.




Fig. 30 Example of using the FLD automatic display RAM.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• Timing Setting

The digit timing (T_{disp}) and digit/segment turn-off timing (T_{off}) can be set by the FLDC mode register (address 0016_{16}). The scan timing (T_{scan}) can be set by the key-scan blanking register (address 0015_{16}).

Note that flickering will occur if the repetition frequency ($1/(T_{disp} \times \text{number of digits} + T_{scan})$) is an integral multiple of the digit timing T_{disp} .

• FLD Start

To perform FLD automatic display, you have to use the following registers.

- Port P0 segment/digit switching register
- Port P2 digit/port switching register
- Key-scan blanking register
- FLDC mode register
- FLD data pointer

Automatic display mode is activated by writing "1" to bit 0 of the FLDC mode register (address 0016_{16}), and the

automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period T_{scan} ,

1. Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0016_{16}).
2. Set the port corresponding to the segment to the normal port.
3. After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0016_{16}).

Note on performance of key-scan in the above 1 to 3 order.

1. Do not write "0" to bit 1 of FLDC mode register (address 0016_{16}).
2. Do not write "1" to the port corresponding to the digit.




Fig. 31 FLDC timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

• **High-Speed Operation Start Mode**

In high-speed operation start mode, reset occurs if the $\overline{\text{RESET}}$ pin is held at an "L" level for at least $2\mu\text{s}$ then is returned to an "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 13 X_{IN} clock cycles are complete. After the re-

set is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte).

• **Low-Speed Operation Start Mode**

In low-speed operation start mode, reset occurs if the $\overline{\text{RESET}}$ pin is held at an "L" level for at least $2\mu\text{s}$ then is returned to an "H" level (the power supply voltage should be between 2.8V and 5.5V). The X_{IN} clock does not begin oscillating. In order to give the X_{CIN} time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{\text{CIN}}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte).

If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{\text{CIN}})=32.768\text{kHz}$).

Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

• **Note on Use**

Make sure that the reset input voltage is no more than 0.8V in high-speed operation start mode, or no more than 0.5V in low-speed operation start mode.




Fig. 32 Power-on reset circuit example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Address | | Register contents | Address | | Register contents | | |
|---------|---|-----------------------------|------------------|------|--|-----------------------------|--|
| (1) | Port P0 register | (0 0 0 0) ₁₆ ... | 00 ₁₆ | (24) | Timer 12 mode register | (0 0 2 8) ₁₆ ... | 00 ₁₆ |
| (2) | Port P1 register | (0 0 0 2) ₁₆ ... | 00 ₁₆ | (25) | Timer 34 mode register | (0 0 2 9) ₁₆ ... | 00 ₁₆ |
| (3) | Port P2 register | (0 0 0 4) ₁₆ ... | 00 ₁₆ | (26) | PWM control register | (0 0 2 B) ₁₆ ... | 00 ₁₆ |
| (4) | Port P2 direction register | (0 0 0 5) ₁₆ ... | 00 ₁₆ | (27) | Comparator register | (0 0 3 0) ₁₆ ... | 00 ₁₆ |
| (5) | Port P3 register | (0 0 0 6) ₁₆ ... | 00 ₁₆ | (28) | High-breakdown-voltage port control register | (0 0 3 8) ₁₆ ... | 00 ₁₆ |
| (6) | Port P4 register | (0 0 0 8) ₁₆ ... | 00 ₁₆ | (29) | Interrupt edge selection register | (0 0 3 A) ₁₆ ... | 00 ₁₆ |
| (7) | Port P4 direction register | (0 0 0 9) ₁₆ ... | 00 ₁₆ | (30) | CPU mode register | (0 0 3 B) ₁₆ ... | * * 1 0 0 0 0 0 |
| (8) | Port P5 register | (0 0 0 A) ₁₆ ... | 00 ₁₆ | (31) | Interrupt request register 1 | (0 0 3 C) ₁₆ ... | 00 ₁₆ |
| (9) | Port P5 direction register | (0 0 0 B) ₁₆ ... | 00 ₁₆ | (32) | Interrupt request register 2 | (0 0 3 D) ₁₆ ... | 00 ₁₆ |
| (10) | Port P6 register | (0 0 0 C) ₁₆ ... | 00 ₁₆ | (33) | Interrupt control register 1 | (0 0 3 E) ₁₆ ... | 00 ₁₆ |
| (11) | Port P6 direction register | (0 0 0 D) ₁₆ ... | 00 ₁₆ | (34) | Interrupt control register 2 | (0 0 3 F) ₁₆ ... | 00 ₁₆ |
| (12) | Port P0 segment/digit switching register | (0 0 1 2) ₁₆ ... | 00 ₁₆ | (35) | Processor status register | (P S)... | × × × × × 1 × × |
| (13) | Port P2 digit/port switching register | (0 0 1 4) ₁₆ ... | 00 ₁₆ | (36) | Program counter | (P C _H)... | Contents of address FFFD ₁₆ |
| (14) | Key-scan blanking register | (0 0 1 5) ₁₆ ... | 00 ₁₆ | | | (P C _L)... | Contents of address FFFC ₁₆ |
| (15) | FLDC mode register | (0 0 1 6) ₁₆ ... | 00 ₁₆ | | | | |
| (16) | Serial I/O1 control register | (0 0 1 9) ₁₆ ... | 00 ₁₆ | | | | |
| (17) | Serial I/O automatic transfer control register | (0 0 1 A) ₁₆ ... | 00 ₁₆ | | | | |
| (18) | Serial I/O automatic transfer interval register | (0 0 1 C) ₁₆ ... | 00 ₁₆ | | | | |
| (19) | Serial I/O2 control register | (0 0 1 D) ₁₆ ... | 00 ₁₆ | | | | |
| (20) | Timer 1 register | (0 0 2 4) ₁₆ ... | FF ₁₆ | | | | |
| (21) | Timer 2 register | (0 0 2 5) ₁₆ ... | 01 ₁₆ | | | | |
| (22) | Timer 3 register | (0 0 2 6) ₁₆ ... | FF ₁₆ | | | | |
| (23) | Timer 4 register | (0 0 2 7) ₁₆ ... | FF ₁₆ | | | | |

Note. * : The initial values of bits 7 and 6 of the CPU mode register are determined by a mask option.
 × : Underlined
 The contents of all other registers and RAM are undefined after a reset, so programs must set their initial values

Fig. 33 Internal status at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 34 Reset sequence in high-speed operation mode




Fig. 35 Reset sequence in low-speed operation mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATION CIRCUIT

When using an external clock signal, input the clock signal to the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed start mode can be selected by using a mask option.

• **High-Speed Operation Start Mode**

After reset has completed, the internal clock ϕ is half the frequency of X_{IN} . Immediately after power-on, both the X_{IN} and X_{CIN} clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address 003B₁₆) to "1".

• **Low-Speed Operation Start Mode**

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after power-on, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to high-speed operation mode, first set bit 6 (CM_6) of the CPU mode register (address 003B₁₆) to "0", the set bit 7 (CM_7) to "0". Note that the program must allow time for oscillation to stabilize.

• **Oscillation Control**

Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock ϕ at an "H" level. Timer 1 is set to "FF₁₆" and timer 2 is set to "01₁₆".

Either X_{IN} or X_{CIN} divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing an STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize.

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-Speed Mode

If the internal clock is generated from the sub clock (X_{CIN}), a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit 6 (CM_6) of the CPU mode register (003B₁₆) to "1". When the main clock X_{IN} is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the X_{CIN} - X_{COUT} drive performance can be reduced, allowing even lower power consumption (20 μ A with X_{CIN} = 32kHz). To

reduce the X_{CIN} - X_{COUT} drive performance, clear bit 5 (CM_5) of the CPU mode register (003B₁₆) to "0". At reset or when an STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 36 Ceramic resonator circuit





Fig. 37 External clock input circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



Note. The values of CM_7 and CM_6 at reset are determined by a mask option.

Fig. 38 System clock generation circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 39 State transitions of system clock

NOTES ON PROGRAMMING

• Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

• Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

• Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

• Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.

• Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

• Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

• Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

• Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction

is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} or X_{CIN} frequency.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form
(three identical copies)

If required, specify the following option on the Mask Confirmation Form:

- Operation start mode switching option

ROM Writing Method

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

| Package | Name of Write Adapter |
|--------------|-----------------------|
| 64P4B, 64S1B | PCA4738S-64 |
| 64P6N | PCA4738F-64 |
| 64D0 | PCA4738L-64 |

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 40 is recommended to verify programming




Fig. 40 Writing and testing of one-time programmable version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Rated | Unit |
|-----------|--|--|-----------------------------|------|
| V_{CC} | Supply voltage | All voltages measured based on the V_{SS} pin Output transistors are isolated | -0.3 to 7.0 | V |
| V_{EE} | Pull-down power supply voltage | | $V_{CC}-40$ to $V_{CC}+0.3$ | V |
| V_I | Input voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage P4 ₀ | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage RESET, X _{IN} | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage X _{CIN} | | -0.3 to $V_{CC}+0.3$ | V |
| V_O | Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ | | $V_{CC}-40$ to $V_{CC}+0.3$ | V |
| V_O | Output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , X _{OUT} , X _{COUT} | -0.3 to $V_{CC}+0.3$ | V | |
| P_d | Power dissipation | $T_a = 25^\circ\text{C}$ | 1000 (Note 1) | mW |
| T_{opr} | Operating temperature | | -10 to 85 | °C |
| T_{stg} | Storage temperature | | -40 to 125 | °C |

Note 1 : 600mW in case of the flat package

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 4.0$ to 5.5V , $T_a = -10$ to 85°C , unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit | |
|----------|--|---------------------------|-----|--------------|------|---|
| | | Min | Typ | Max | | |
| V_{CC} | Supply voltage | High-speed operation mode | 4.0 | 5.0 | 5.5 | V |
| | | Low-speed operation mode | 2.8 | 5.0 | 5.5 | |
| V_{SS} | Supply voltage | | 0 | | V | |
| V_{EE} | Pull-down power supply voltage | $V_{CC}-38$ | | V_{CC} | V | |
| V_{IA} | Analog input voltage | 0 | | V_{CC} | V | |
| V_{IH} | "H" input voltage P2 ₄ -P2 ₇ | $0.4V_{CC}$ | | V_{CC} | V | |
| V_{IH} | "H" input voltage P4 ₀ | $0.75V_{CC}$ | | V_{CC} | V | |
| V_{IH} | "H" input voltage P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $0.75V_{CC}$ | | V_{CC} | V | |
| V_{IH} | "H" input voltage RESET | $0.8V_{CC}$ | | V_{CC} | V | |
| V_{IH} | "H" input voltage X _{IN} , X _{CIN} | $0.8V_{CC}$ | | V_{CC} | V | |
| V_{IL} | "L" input voltage P2 ₄ -P2 ₇ | 0 | | $0.16V_{CC}$ | V | |
| V_{IL} | "L" input voltage P4 ₀ | 0 | | $0.25V_{CC}$ | V | |
| V_{IL} | "L" input voltage P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | 0 | | $0.25V_{CC}$ | V | |
| V_{IL} | "L" input voltage RESET | 0 | | $0.2V_{CC}$ | V | |
| V_{IL} | "L" input voltage X _{IN} , X _{CIN} | 0 | | $0.2V_{CC}$ | V | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=4.0$ to $5.5V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|------------------------------|--|--------|--------|------|------|
| | | Min | Typ | Max | |
| $\Sigma I_{OH}(\text{peak})$ | "H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ | | | -240 | mA |
| $\Sigma I_{OH}(\text{peak})$ | "H" total peak output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₅ | | | -60 | mA |
| $\Sigma I_{OL}(\text{peak})$ | "L" total peak output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ | | | 100 | mA |
| $\Sigma I_{OL}(\text{peak})$ | "L" total peak output current P6 ₀ | | | 3.0 | mA |
| $\Sigma I_{OH}(\text{avg})$ | "H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₄ -P2 ₇ , P3 ₀ -P3 ₇ | | | -120 | mA |
| $\Sigma I_{OH}(\text{avg})$ | "H" total average output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ | | | -30 | mA |
| $\Sigma I_{OL}(\text{avg})$ | "L" total average output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ | | | 50 | mA |
| $\Sigma I_{OL}(\text{avg})$ | "L" total average output current P6 ₀ | | | 1.5 | mA |
| $I_{OH}(\text{peak})$ | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ (Note 2) | | | -40 | mA |
| $I_{OH}(\text{peak})$ | "H" peak output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ | | | -10 | mA |
| $I_{OL}(\text{peak})$ | "L" peak output current P2 ₄ -P2 ₇ , P6 ₁ -P6 ₇ | | | 10 | mA |
| $I_{OL}(\text{peak})$ | "L" peak output current P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ | | | 10 | mA |
| $I_{OL}(\text{peak})$ | "L" peak output current P6 ₀ | | | 3.0 | mA |
| $I_{OH}(\text{avg})$ | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , (Note 3) P3 ₀ -P3 ₇ | | | -18 | mA |
| $I_{OH}(\text{avg})$ | "H" average output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ | | | -5.0 | mA |
| $I_{OL}(\text{avg})$ | "L" average output current P2 ₄ -P2 ₇ , P6 ₁ -P6 ₇ | | | 5.0 | mA |
| $I_{OL}(\text{avg})$ | "L" average output current P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ | | | 5.0 | mA |
| $I_{OL}(\text{avg})$ | "L" average output current P6 ₀ | | | 1.5 | mA |
| f(CNTR) | Clock input frequency for timer 4 (duty cycle 50%) | | | 250 | kHz |
| f(X _{IN}) | Main clock input oscillation frequency (Note 4) | | | 4.2 | MHz |
| f(X _{CIN}) | Sub clock input oscillation frequency (Note 4, 5) | | 32.768 | 50 | kHz |

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

- The peak output current is the peak current flowing in each port.
- The average output current is an average value measured over 100ms.
- When the oscillation frequency has a duty cycle of 50%.
- When using the microcomputer in low-speed operation mode, make sure that the sub clock's input frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit | |
|-------------------|--|---|--------------------|------|------|---------|---------|
| | | | Min | Typ | Max | | |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ | $I_{OH} = -18mA$ | $V_{CC} - 2.0$ | | | V | |
| V_{OH} | "H" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ | $I_{OH} = -10mA$ | $V_{CC} - 2.0$ | | | V | |
| V_{OL} | "L" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ | $I_{OL} = 10mA$ | | | 2.0 | V | |
| V_{OL} | "L" output voltage P6 ₀ | $I_{OL} = 1.5mA$ | | | 0.5 | V | |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₀ -INT ₂ , S _{IN1} , S _{IN2} , S _{CLK1} , S _{CLK2} , CNTR | When using a non-port function | | 0.4 | | V | |
| $V_{T+} - V_{T-}$ | Hysteresis RESET, X _{IN} | RESET : $V_{CC} = 2.8V$ to $5.5V$ | | 0.5 | | V | |
| $V_{T+} - V_{T-}$ | Hysteresis X _{CIN} | | | 0.5 | | V | |
| I_{IH} | "H" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $V_I = V_{CC}$ | | | 5.0 | μA | |
| I_{IH} | "H" input current P4 ₀ | $V_I = V_{CC}$ | | | 5.0 | μA | |
| I_{IH} | "H" input current RESET, X _{CIN} | $V_I = V_{CC}$ | | | 5.0 | μA | |
| I_{IH} | "H" input current X _{IN} | $V_I = V_{CC}$ | | 4.0 | | μA | |
| I_{IL} | "L" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $V_I = V_{SS}$ | | | -5.0 | μA | |
| I_{IL} | "L" input current P4 ₀ | $V_I = V_{SS}$ | | | -5.0 | μA | |
| I_{IL} | "L" input current RESET, X _{CIN} | $V_I = V_{SS}$ | | | -5.0 | μA | |
| I_{IL} | "L" input current X _{IN} | $V_I = V_{SS}$ | | -4.0 | | μA | |
| I_{LOAD} | Output load current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ | $V_{EE} = V_{CC} - 36V$, $V_{OL} = V_{CC}$, With output transistors off | 150 | 500 | 900 | μA | |
| I_{LEAK} | Output leakage current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ | $V_{EE} = V_{CC} - 38V$, $V_{OL} = V_{CC} - 38V$, With output transistors off (Except for reset) | | | -10 | μA | |
| V_{RAM} | RAM hold voltage | When clock is stopped | 2.0 | | 5.5 | V | |
| I_{CC} | Power supply current | In high-speed operation mode $f(X_{IN}) = 4MHz$ $f(X_{CIN}) = 32kHz$ Output transistors off Comparator operating | | 5 | 10 | mA | |
| | | In high-speed operation mode $f(X_{IN}) = 4MHz$ (in WIT state) $f(X_{CIN}) = 32kHz$ Output transistors off Comparator stopped | | 1 | | mA | |
| | | In low-speed operation mode $f(X_{IN}) =$ stopped, $f(X_{CIN}) = 32kHz$ Low-power dissipation mode set ($CM_5 = 0$) Output transistors off | | 60 | 200 | μA | |
| | | In low-speed operation mode $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32kHz$ (in WIT state) Low-power dissipation mode set ($CM_5 = 0$) Output transistors off | | 20 | 40 | μA | |
| | | All oscillation stopped (in STP state) | $T_a = 25^\circ C$ | | 0.1 | 1.0 | μA |
| | | Output transistors off | $T_a = 85^\circ C$ | | | 10 | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

COMPARATOR CHARACTERISTICS

($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-10$ to $85^\circ C$, high-speed operation mode, $f(X_{IN})=500kHz$ to $4MHz$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|---------------------------|-----------------|--------|-----|-----|-----------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 4 | Bits |
| — | Absolute accuracy | | | | 1/2 | LSB |
| T_{CONV} | Conversion time | | | | 7 | μs |
| I_{IA} | Analog port input current | | | | 5.0 | μA |
| R_{LADDER} | Ladder resistor | | | 30 | | $k\Omega$ |

TIMING REQUIREMENTS ($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------------|---|-----------------|--------|-----|-----|---------|
| | | | Min | Typ | Max | |
| $t_{W(RESET)}$ | Reset input "L" pulse width | | 2 | | | μs |
| $t_C(X_{IN})$ | Main clock input cycle time (X_{IN} input) | | 238 | | | ns |
| $t_{WH}(X_{IN})$ | Main clock input "H" pulse width | | 60 | | | ns |
| $t_{WL}(X_{IN})$ | Main clock input "L" pulse width | | 60 | | | ns |
| $t_C(X_{CIN})$ | Sub clock input cycle time (X_{CIN} input) | | 2.0 | | | ms |
| $t_{WH}(X_{CIN})$ | Sub clock input "H" pulse width | | 0.5 | | | ms |
| $t_{WL}(X_{CIN})$ | Sub clock input "L" pulse width | | 0.5 | | | ms |
| $t_C(CNTR)$ | CNTR input cycle time | | 4 | | | μs |
| $t_{WH}(CNTR)$ | CNTR input "H" pulse width | | 1.6 | | | μs |
| $t_{WL}(CNTR)$ | CNTR input "L" pulse width | | 1.6 | | | μs |
| $t_{WH}(INT)$ | INT_0 - INT_2 input "H" pulse width | | 80 | | | ns |
| $t_{WL}(INT)$ | INT_0 - INT_2 input "L" pulse width | | 80 | | | ns |
| $t_C(SCLK)$ | Serial clock input cycle time | | 1 | | | μs |
| $t_{WH}(SCLK)$ | Serial clock input clock "H" pulse width | | 400 | | | ns |
| $t_{WL}(SCLK)$ | Serial clock input clock "L" pulse width | | 400 | | | ns |
| $t_{SU}(SCLK-SIN)$ | Serial input setup time | | 200 | | | ns |
| $t_h(SCLK-SIN)$ | Serial input hold time | | 200 | | | ns |

SWITCHING CHARACTERISTICS ($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------------|--|-----------------------------------|-------------|-----|----------|---------|
| | | | Min | Typ | Max | |
| $t_{WH}(SCLK)$ | Serial clock output "H" pulse width | $C_L=100pF$, $R_L=1k\Omega$ | $t_C/2-160$ | | | ns |
| $t_{WL}(SCLK)$ | Serial clock output "L" pulse width | $C_L=100pF$, $R_L=1k\Omega$ | $t_C/2-160$ | | | ns |
| $t_d(SCLK-SOUT)$ | Serial output delay time | | | | $0.2t_C$ | ns |
| $t_v(SCLK-SOUT)$ | Serial output hold time | | 0 | | | ns |
| $t_f(SCLK)$ | Serial clock output fall time | $C_L=100pF$, $R_L=1k\Omega$ | | | 40 | ns |
| $t_r(Pch-strg)$ | P-channel high-breakdown voltage output rise time (Note 1) | $C_L=100pF$, $V_{EE}=V_{CC}-36V$ | | 55 | | ns |
| $t_r(Pch-weak)$ | P-channel high-breakdown voltage output rise time (Note 2) | $C_L=100pF$, $V_{EE}=V_{CC}-36V$ | | 1.8 | | μs |

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "0"

2. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1"

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 41 Output switching characteristics measurement circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Timing Chart



MITSUBISHI MICROCOMPUTERS

M3817x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M3817x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3817x group is designed mainly for VCR timer/function control, and include six 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and an 8-channel A-D converter.

The various microcomputers in the M3817x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3817x group, see the section on group expansion.

FEATURES


- Basic machine-language instructions 71
- Instruction execution time 0.63 μ s
(shortest instruction at 6.3MHz oscillation frequency)
- Memory size
ROM 4K to 32K bytes
RAM 192 to 1024 bytes
- Programmable input/output ports 45
- High-breakdown-voltage output ports 32
- Interrupts 18 sources, 15 vectors

- Timers 8-bit \times 6
- Serial I/O Clock-synchronized 8-bit \times 2
(Serial I/O1 has an automatic data transfer function)
- PWM output circuit 14-bit \times 1
8-bit \times 1 (also functions as timer 6)
- A-D converter 8-bit \times 8 channels
- Fluorescent display function
Segments 8 to 24
Digits 4 to 16
- 2 Clock generation circuit
Clock (X_{IN}-X_{OUT}) Internal feedback amplifier
Sub clock (X_{CIN}-X_{COUT}) Internal amplifier without feedback
- Supply voltage 4.0 to 5.5V
- Low power dissipation
In high-speed operation 38mW
(at 6.3MHz oscillation frequency)
In low-speed operation 300 μ W
(at 32kHz oscillation frequency)
- Operating temperature range -10 to 85°C

APPLICATIONS

VCRs, tuners, musical instruments, office automation, etc.


PIN CONFIGURATION (TOP VIEW)



Package type : 80P6N

80-pin plastic molded QFP

FUNCTIONAL BLOCK DIAGRAM



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M3817X Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function |
|---|----------------------------|---|-------------------------------|
| V _{CC} , V _{SS} | Power supply | Power supply inputs 4.0 to 5.5V to V _{CC} , and 0V to V _{SS} | |
| V _{EE} | Pull-down power input | Applies voltage supplied to pull-down resistors of ports P0, P1, P2 and P3 | |
| V _{REF} | Analog reference voltage | Reference voltage input pin for A-D converter | |
| AV _{SS} | Analog power supply | GND input pin for A-D converter. Keep at the same potential as V _{SS} . | |
| RESET | Reset input | To reset the microcomputer, this pin should be kept at an "L" level for more than 2μs under high-speed operating conditions. In low-speed operation start mode, internal reset is not released until the X _{CIN} -X _{COUT} clock has had time to stabilize. | |
| X _{IN} | Clock input | Input and output signals for the internal clock generation circuit. It consists of internal feedback amplifier. Connect a ceramic resonator or quartz crystal between the X _{IN} and X _{OUT} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X _{IN} pin and leave the X _{OUT} pin open. This clock is used as system clock. | |
| X _{OUT} | Clock output | | |
| X _{CIN} | Sub clock input | Input and output signals for the internal sub clock generation circuit. It consists of internal amplifier without feedback. Connect a ceramic resonator or quartz crystal and external feedback resistor between the X _{CIN} and X _{COUT} pins. If an external clock is used, connect the clock source to the X _{CIN} pin and leave the X _{COUT} pin open. This clock can also be used as the system clock. | |
| X _{COUT} | Sub clock output | | |
| P0 ₀ /SEG ₁₆ ⁻ DIG ₀ ⁻ P0 ₇ /SEG ₂₃ ⁻ DIG ₇ | Output port P0 | An 8-bit output port. The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the V _{EE} pin. Are "L" at reset. | FLD automatic display pins |
| P1 ₀ /DIG ₈ ⁻ P1 ₇ /DIG ₁₅ | Output port P1 | An 8-bit output port with the same function as port P0. | FLD automatic display pins |
| P2 ₀ -P2 ₇ | I/O port P2 | An 8-bit CMOS I/O port. An I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. The input levels are TTL compatible. | |
| P3 ₀ /SEG ₈ ⁻ P3 ₇ /SEG ₁₅ | Output port P3 | An 8-bit output port with the same function as port P0. | FLD automatic display pins |
| P4 ₀ /INT ₀ | Input port P4 ₀ | A 1-bit CMOS input pin. | External interrupt input pin |
| P4 ₁ /INT ₁ ⁻ P4 ₄ /INT ₄ | I/O port P4 | A 7-bit CMOS I/O port with the same function as port P2, with CMOS compatible input levels. | External interrupt input pins |
| P4 ₅ | | | |
| P4 ₆ /T1 _{OUT} ⁻ P4 ₇ /T3 _{OUT} | | | Timer output pin |
| P5 ₀ /S _{IN1} ⁻ P5 ₁ /S _{OUT1} ⁻ P5 ₂ /S _{CLK1} ⁻ P5 ₃ /S _{RDY1} ⁻ CS/S _{CLK1} 2 | I/O port P5 | An 8-bit I/O port with the same function as port P2. The output structure of this port is N-channel open drain, and the input levels are CMOS compatible. Keep the input voltage of this port between 0V and V _{CC} . | Serial I/O1 I/O pins |
| P5 ₄ /S _{IN2} ⁻ P5 ₅ /S _{OUT2} ⁻ P5 ₆ /S _{CLK2} ⁻ P5 ₇ /S _{RDY2} | | | Serial I/O2 I/O pins |


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function |
|--|-------------|--|----------------------------|
| | | | |
| P6 ₀ /PWM ₀ | I/O port P6 | A 6-bit CMOS I/O port with the same function as port P2, with CMOS compatible input levels. | 14-bit PWM output pin |
| P6 ₁ /PWM ₁ | | | 8-bit PWM output pin |
| P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁ | | | Event counter input pins |
| P6 ₄ , P6 ₅ | | | |
| P7 ₀ /AN ₀ - P7 ₇ /AN ₇ | I/O port P7 | An 8-bit CMOS I/O port with the same function as port P2, with CMOS compatible input levels. | A-D converter input pins |
| P8 ₀ /SEG ₀ - P8 ₇ /SEG ₇ | I/O port P8 | An 8-bit I/O port with the same function as port P2. The output structure of this port is P-channel open drain, and the input levels are CMOS compatible. Please note that this port does not have internal pull-down resistors. | FLD automatic display pins |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PART NUMBERING




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GROUP EXPANSION

Mitsubishi plans to expand the M3817x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- (2) ROM/PROM size16K to 32K bytes
 RAM size 384 to 640 bytes
- (3) Packages
 80P6NPlastic molded QFP
 80D0Window type ceramic LCC



The development schedule and other details of products under development may be revised without notice

Currently supported products are listed below.

As of March 1992

| Product name | (P) ROM size (bytes) | RAM size (bytes) | Package | Remarks |
|-----------------|----------------------|------------------|---------|--|
| M38173M6-XXXXFP | 24K | 512 | 80P6N | Mask ROM version |
| M38173E6-XXXXFP | | | | One-time programmable version |
| M38173E6FP | | | | One-time programmable version (blank) |
| M38173E6FS | | | 80D0 | EPROM version |
| M38174M8-XXXXFP | 32K | 640 | 80P6N | Mask ROM version |
| M38174E8-XXXXFP | | | | One-time programmable version |
| M38174E8FP | | | | One-time programmable version (blank) |
| M38174E8HXXXXFP | | | | One-time programmable version (High-speed operation start version) |
| M38174E8HFP | | | | One-time programmable version (blank) (High-speed operation start version) |
| M38174E8FS | | | 80D0 | EPROM version |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONAL DESCRIPTION
CENTRAL PROCESSING UNIT (CPU)

Microcomputers of the M3817x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

- The FST and SLW instructions are not available for use.
- The STP, WIT, MUL and DIV instructions can be used.

CPU MODE REGISTER

The CPU mode register is allocated to address 003B₁₆. Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection bit.

For details of the X_{COU}T drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.




Fig. 1 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

- **Special Function Register (SFR) Area**
The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.
- **RAM**
RAM is used for data storage as well for stack area.
- **ROM**
The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.
- **Interrupt Vector Area**
The interrupt vector area contains reset and interrupt vectors.

- **Zero Page**
The 256 bytes from addresses 0000₁₆ to 00FF₁₆ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.
- **Special Page**
The 256 bytes from addresses FF00₁₆ to FFFF₁₆ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | |
|--------------------|---|
| 0000 ₁₆ | Port P0 (P0) |
| 0001 ₁₆ | |
| 0002 ₁₆ | Port P1 (P1) |
| 0003 ₁₆ | |
| 0004 ₁₆ | Port P2 (P2) |
| 0005 ₁₆ | Port P2 direction register (P2D) |
| 0006 ₁₆ | Port P3 (P3) |
| 0007 ₁₆ | |
| 0008 ₁₆ | Port P4 (P4) |
| 0009 ₁₆ | Port P4 direction register (P4D) |
| 000A ₁₆ | Port P5 (P5) |
| 000B ₁₆ | Port P5 direction register (P5D) |
| 000C ₁₆ | Port P6 (P6) |
| 000D ₁₆ | Port P6 direction register (P6D) |
| 000E ₁₆ | Port P7 (P7) |
| 000F ₁₆ | Port P7 direction register (P7D) |
| 0010 ₁₆ | Port P8 (P8) |
| 0011 ₁₆ | Port P8 direction register (P8D) |
| 0012 ₁₆ | |
| 0013 ₁₆ | |
| 0014 ₁₆ | |
| 0015 ₁₆ | |
| 0016 ₁₆ | |
| 0017 ₁₆ | |
| 0018 ₁₆ | Serial I/O automatic transfer data pointer (SIODP) |
| 0019 ₁₆ | Serial I/O1 control register (SIO1CON) |
| 001A ₁₆ | Serial I/O automatic transfer control register (SIOAC) |
| 001B ₁₆ | Serial I/O1 register (SIO1) |
| 001C ₁₆ | Serial I/O automatic transfer interval register (SIOAI) |
| 001D ₁₆ | Serial I/O2 control register (SIO2CON) |
| 001E ₁₆ | |
| 001F ₁₆ | Serial I/O2 register (SIO2) |
| 0020 ₁₆ | Timer 1 (T1) |
| 0021 ₁₆ | Timer 2 (T2) |
| 0022 ₁₆ | Timer 3 (T3) |
| 0023 ₁₆ | Timer 4 (T4) |
| 0024 ₁₆ | Timer 5 (T5) |
| 0025 ₁₆ | Timer 6 (T6) |
| 0026 ₁₆ | |
| 0027 ₁₆ | Timer 6 PWM register (T6PWM) |
| 0028 ₁₆ | Timer 12 mode register (T12M) |
| 0029 ₁₆ | Timer 34 mode register (T34M) |
| 002A ₁₆ | Timer 56 mode register (T56M) |
| 002B ₁₆ | PWM control register (PWMCON) |
| 002C ₁₆ | PWM register (upper) (PWMH) |
| 002D ₁₆ | PWM register (lower) (PWML) |
| 002E ₁₆ | |
| 002F ₁₆ | |
| 0030 ₁₆ | A-D control register (ADCON) |
| 0031 ₁₆ | A-D conversion register (AD) |
| 0032 ₁₆ | Port P0 segment/digit switching register (POSDR) |
| 0033 ₁₆ | Port P1 digit/port switching register (P1DPR) |
| 0034 ₁₆ | Port P8 segment/port switching register (P8SPR) |
| 0035 ₁₆ | Key-scan blanking register (KSCN) |
| 0036 ₁₆ | FLDC mode register (FLDM) |
| 0037 ₁₆ | FLD data pointer (FLDDP) |
| 0038 ₁₆ | High-breakdown-voltage port control register (HVPC) |
| 0039 ₁₆ | |
| 003A ₁₆ | Interrupt edge selection register (INTEDGE) |
| 003B ₁₆ | CPU mode register (CUPM) |
| 003C ₁₆ | Interrupt request register 1 (IREQ1) |
| 003D ₁₆ | Interrupt request register 2 (IREQ2) |
| 003E ₁₆ | Interrupt control register 1 (ICON1) |
| 003F ₁₆ | Interrupt control register 2 (ICON2) |

Fig. 3 Memory map of special function register (SFR)

I/O PORTS

• Direction Registers

The M3817x group microprocessors have 45 programmable I/O pins arranged in six I/O ports (ports P2 and P4 to P8). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

• High-Breakdown-Voltage Output Ports

The M3817x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P1, P3, P8). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of $V_{CC} - 40V$. Each pin in Ports P0, P1, and P3 has an internal pull-down resistor connected to V_{EE} . Port P8 has no internal pull-down resistors and external resistors should be used if necessary. At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of V_{EE} by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

MITSUBISHI MICROCOMPUTERS
M3817x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Diagram No |
|--|---------|-------------------------------|---|--------------------------------|--|------------|
| P0 ₀ /SEG ₁₆ / DIG ₀ - P0 ₇ /SEG ₂₃ / DIG ₇ | Port P0 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register Segment/digit switching register High-breakdown-voltage port control register | (1) |
| P1 ₀ /DIG ₈ - P1 ₃ /DIG ₁₁ | Port P1 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register High-breakdown-voltage port control register | (2) |
| P1 ₄ /DIG ₁₂ - P1 ₇ /DIG ₁₅ | | | | | FLDC mode register Digit/port switching register High-breakdown-voltage port control register | (3) |
| P2 ₀ -P2 ₇ | Port P2 | Input/output, individual bits | TTL level input CMOS 3-state output | | | (4) |
| P3 ₀ /SEG ₈ - P3 ₇ /SEG ₁₅ | Port P3 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register High-breakdown-voltage port control register | (5) |
| P4 ₀ /INT ₀ | Port P4 | Input | CMOS level input | External interrupt input | Interrupt edge selection register | (6) |
| P4 ₁ /INT ₁ - P4 ₄ /INT ₄ | | Input/output, individual bits | CMOS level input CMOS 3-state output | External interrupt input | Interrupt edge selection register | (7) |
| P4 ₅ | | | | | | (4) |
| P4 ₆ /T1 _{OUT} , P4 ₇ /T3 _{OUT} | | | | Timer output | Timer 12 mode register Timer 34 mode register | (8) |
| P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1} / CS/S _{CLK12} | Port P5 | Input/output, individual bits | CMOS level input N-channel open-drain output | Serial I/O1 function I/O | Serial I/O1 control register | (9) |
| P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2} | | | | | Serial I/O automatic transfer control register | (10) |
| | | | | Serial I/O2 function I/O | Serial I/O2 control register | (11) |
| P6 ₀ /PWM ₀ | Port P6 | Input/output, individual bits | CMOS level input CMOS 3-state output | 14-bit PWM output | PWM control register PWML register PWWH register | (12) |
| P6 ₁ /PWM ₁ | | | | 8-bit PWM output | Timer 56 mode register Timer6 PWM register | (8) |
| P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁ | | | | External count input | Interrupt edge selection register | (7) |
| P6 ₄ , P6 ₅ | | | | | | (4) |
| P7 ₀ /AN ₀ - P7 ₇ /AN ₇ | Port P7 | Input/output, individual bits | CMOS level input CMOS 3-state output | A-D converter input | A-D control register | (13) |
| P8 ₀ /SEG ₀ - P8 ₇ /SEG ₇ | Port P8 | Input/output, individual bits | CMOS level input High-breakdown-voltage P-channel open-drain output without pull-down resistor | FLD automatic display function | FLDC mode register Segment/port switching register High-breakdown-voltage port control register | (14) |

Note. Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction
If an input level is at an intermediate potential, a current will flow in the input-stage gate

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Port block diagram (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 5 Port block diagram (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

A total of 18 source can generate interrupts: 5 external, 12 internal, and 1 software.

• **Interrupt Control**

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

• **Interrupt Operation**

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

• **Notes on Use**

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

| Interrupt Cause | Priority | Vector Address (Note 1) | | Interrupt Request Generation Conditions | Remarks |
|-------------------------------|----------|-------------------------|--------------------|---|---|
| | | High | Low | | |
| Reset (Note 2) | 1 | FFFD ₁₆ | FFFC ₁₆ | At reset | Non-maskable |
| INT ₀ | 2 | FFFB ₁₆ | FFFA ₁₆ | At detection of either rising or falling edge of INT ₀ input | External interrupt (active edge selectable) |
| INT ₁ | 3 | FFF9 ₁₆ | FFF8 ₁₆ | At detection of either rising or falling edge of INT ₁ input | External interrupt (active edge selectable) |
| INT ₂ | 4 | FFF7 ₁₆ | FFF6 ₁₆ | At detection of either rising or falling edge of INT ₂ input | External interrupt (active edge selectable) |
| Serial I/O1 | 5 | FFF5 ₁₆ | FFF4 ₁₆ | At end of data transfer | Valid when serial I/O normal mode is selected |
| Serial I/O automatic transfer | | | | At end of final data transfer | Valid when serial I/O automatic transfer mode is selected |
| Serial I/O2 | 6 | FFF3 ₁₆ | FFF2 ₁₆ | At end of data transfer | |
| Timer 1 | 7 | FFF1 ₁₆ | FFF0 ₁₆ | At timer 1 overflow | |
| Timer 2 | 8 | FFEF ₁₆ | FFEE ₁₆ | At timer 2 overflow | STP release timer overflow |
| Timer 3 | 9 | FFED ₁₆ | FFEC ₁₆ | At timer 3 overflow | |
| Timer 4 | 10 | FFEB ₁₆ | FFEA ₁₆ | At timer 4 overflow | |
| Timer 5 | 11 | FFE9 ₁₆ | FFE8 ₁₆ | At timer 5 overflow | |
| Timer 6 | 12 | FFE7 ₁₆ | FFE6 ₁₆ | At timer 6 overflow | |
| INT ₃ | 13 | FFE5 ₁₆ | FFE4 ₁₆ | At detection of either rising or falling edge of INT ₃ input | External interrupt (active edge selectable) |
| INT ₄ | 14 | FFE3 ₁₆ | FFE2 ₁₆ | At detection of either rising or falling edge of INT ₄ input | External interrupt valid when INT ₄ interrupt is selected (active edge selectable) |
| A-D converter | | | | At end of A-D conversion | Valid when A-D interrupt is selected |
| FLD blanking | 15 | FFE1 ₁₆ | FFE0 ₁₆ | At fall of final digit | Valid when FLD blanking interrupt is selected |
| FLD digit | | | | At rise of each digit | Valid when FLD digit interrupt is selected |
| BRK instruction | 16 | FFDD ₁₆ | FFDC ₁₆ | At BRK instruction execution | Non-maskable software interrupt |

Note 1. Vector addresses contain interrupt jump destination addresses

2. Reset function in the same way as an interrupt with the highest priority

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

TIMERS

Microcomputers of the M3817x group have six built-in timers. The timers count down. Once a timer reaches 00_{16} , the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either high-speed mode or low-speed mode by the CPU mode register.

• Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

Timer 1 can also output a rectangular waveform from the $P4_6/T1_{OUT}$ pin. The waveform changes polarity each time timer 1 overflows.

The active edge of the external signal $CNTR_0$ can be set by the interrupt edge selection register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to FF_{16} , and timer 2 is set to 01_{16} .

• Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the $P4_7/T3_{OUT}$ pin. The waveform changes polarity each time timer 3 overflows.

The active edge of the external signal $CNTR_1$ can be set by the interrupt edge selection register.

• Timer 5 and Timer 6

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register.

Timer 6 can also output a rectangular waveform from the $P6_1/PWM_1$ pin. The waveform changes polarity each time timer 6 overflows.

• Timer 6 PWM₁ Mode

Timer 6 can also output a rectangular waveform of n cycles high and m cycles low. The n is the value set in timer latch 6 (address 0025_{16}) and m is the value in the timer 6 PWM register (address 0027_{16}). If n is "0", the PWM₁ output is "L", if m is "0" and n is not "0", then the PWM₁ output is "H". In PWM mode, interrupts are generated at the rising edge of the PWM₁ output.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 8 Timer block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 9 Structure of timer-related registers




Fig. 10 Timing in timer 6 PWM₁ mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Microcomputers of the M3817x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has a built-in automatic transfer function. Normal serial operation can be set via the serial I/O automatic transfer control register (address 001A₁₆).

Serial I/O2 can only be used in normal operation mode.

The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019₁₆ and 001D₁₆).




Fig. 11 Serial I/O block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(Serial I/O Control Registers) SIO1CON, SIO2CON

Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.




Fig. 12 Structure of serial I/O control registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Operation in Normal Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address 001B₁₆ or 001F₁₆). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S_{OUT} pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 13 Serial I/O timing in normal mode (for LSB first)

(2) Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address 001A₁₆).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- A serial I/O automatic transfer control register
- A serial I/O automatic transfer interval register
- A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address 0019₁₆) in the same way as for ordinary mode. However, note that if external clock is selected and bit 4 (the S_{RDY1} output selection bit) of the serial I/O1 control register is set to "1", port P5₃ becomes the CS input pin.

(Serial I/O Automatic Transfer Control Register) SIOAC

The serial I/O automatic transfer control register (address 001A₁₆) contains four bits that select various control parameters for automatic transfer.




Fig. 14 Structure of serial I/O automatic transfer control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(Serial I/O Automatic Transfer Data Pointer) SIODP

The serial I/O automatic transfer data pointer (address 0018₁₆) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus 0100₁₆).

Set the serial I/O automatic transfer data pointer to (the number of transfer data-1), to specify the storage position of the start of data.

• **Serial I/O Automatic Transfer RAM**

The serial I/O automatic transfer RAM is the 32 bytes from address 0100₁₆ to address 011F₁₆.

• **Setting of Serial I/O Automatic Transfer Data**

When data is stored in the serial I/O automatic transfer RAM, it is stored with the start of the data at the address set by the serial I/O automatic transfer data pointer and the end of the data at address 0100₁₆.

(Serial I/O Automatic Transfer Interval Register) SIOAI

The serial I/O automatic transfer interval register (address 001C₁₆) consists of a 5-bit counter that determines the transfer interval T_i during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of $T_i = (n + 2) \times T_c$ is generated, where T_c is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|---|---|---|---|---|---|---|---|
| Address | | | | | | | | |
| 0100 ₁₆ | | | | | | | | |
| 0101 ₁₆ | | | | | | | | |
| 0102 ₁₆ | | | | | | | | |
| ⋮ | | | | | | | | |
| 011D ₁₆ | | | | | | | | |
| 011E ₁₆ | | | | | | | | |
| 011F ₁₆ | | | | | | | | |

Fig. 15 Bit allocation of serial I/O automatic transfer RAM




Fig. 16 Serial I/O automatic transfer interval timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• Setting of Serial I/O Automatic Transfer Timing

Use the serial I/O control register (address 0019₁₆) and the serial I/O automatic transfer interval register (address 001C₁₆) to set the timing of serial I/O automatic transfer.

The serial I/O control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

• Start of Serial I/O Automatic Transfer

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A₁₆), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to end automatic transfer.

• Operation in Serial I/O Automatic Transfer Modes

There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes.

(2.1) Operation in Full Duplex Mode

In full duplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00₁₆". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

(2.2) Operation in Transmit-Only Mode

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O register to the serial I/O automatic transfer RAM.




Fig. 17 Serial I/O1 register in full duplex mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2.3) If Internal Clock is Selected

If internal clock is selected, the P5₃/ $\overline{S_{RDY1}}$ / \overline{CS} / $\overline{S_{CLK12}}$ pin can be used as the $\overline{S_{RDY1}}$ pin by setting the SC1₄ bit to "1". If internal clock is selected, the P5₃ pin can be used as the synchronization clock output pin S_{CLK12} by setting the SIOAC₃ bit to "1". In this case, the S_{CLK11} pin is at high impedance.

Select the function of the P5₃/ $\overline{S_{RDY1}}$ / \overline{CS} / $\overline{S_{CLK12}}$ and P5₂/ $\overline{S_{CLK11}}$ pins by setting bit 3 (SC1₃), bit 4 (SC1₄), and bit 6 (SC1₆) of the serial I/O1 control register (address 0019₁₆) and bit 3 (SIOAC₃) of the serial I/O automatic transfer control register (address 001A₁₆). (See Table 2.)

If using the S_{CLK11} and S_{CLK12} pins for switching, set the P5₃/ $\overline{S_{RDY1}}$ / \overline{CS} / $\overline{S_{CLK12}}$ pin to P5₃ by setting the SC1₄ bit to "0", and set the P5₃ direction register to input mode. Make sure that the SIOAC₃ bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S_{CLK11} and S_{CLK12} selection

| SC1 ₆ | SC1 ₄ | SC3 ₃ | SIOAC ₃ | P5 ₂ /S _{CLK11} | P5 ₃ /S _{CLK12} |
|------------------|------------------|------------------|--------------------|-------------------------------------|-------------------------------------|
| 1 | 0 | 1 | 0 | S _{CLK11} | P5 ₃ |
| | | | 1 | High impedance | S _{CLK12} |

Note. SC1₃: Serial I/O1 port selection bit
SC1₄: $\overline{S_{RDY1}}$ output selection bit
SC1₆: Synchronization clock selection bit
SIOAC₃: Synchronization clock output pin selection bit




Fig. 18 Timing during serial I/O automatic transfer (internal clock selected, $\overline{S_{RDY}}$ used)




Fig. 19 Timing during serial I/O automatic transfer (internal clock selected, S_{CLK11} and S_{CLK12} used)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2.4) If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer register are invalid, but the serial I/O output pin S_{OUT} and the internal transfer clock can be controlled from the outside by setting the $\overline{S_{RDY1}}$ and \overline{CS} (input) pins.

When the \overline{CS} input is "L", the S_{OUT} pin and the internal transfer clock are enabled. When the \overline{CS} input is "H", the S_{OUT} pin is at high impedance and the internal transfer clock is at "H".

Select the function of the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin by setting bit 4 ($SC1_4$) and bit 6 ($SC1_6$) of the serial I/O control register (address 0019_{16}) and bit 0 ($SIOAC_0$) of the serial I/O automatic transfer control register (address $001A_{16}$).

Make sure that the \overline{CS} pin switches from "L" to "H" or from "H" to "L" while the transfer clock (S_{CLK} input) is "H" after one byte of data has been transferred.

If external clock is selected, make sure that the external clock goes "L" after at least nine cycles of the internal system clock ϕ after the start bit is set. Leave at least 11 cycles of the system clock ϕ free for the transfer interval after one byte of data has been transferred.

If \overline{CS} input is not being used, note that the S_{OUT} pin will not go high impedance, even after transfer is completed.

If \overline{CS} input is not being used, or if \overline{CS} is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. $P5_3/\overline{S_{RDY1}}/\overline{CS}$ selection

| $SC1_6$ | $SC1_4$ | $SIOAC_0$ | $P5_3/\overline{S_{RDY1}}/\overline{CS}$ |
|---------|---------|-----------|--|
| 0 | 0 | X | $P5_3$ |
| | 1 | 0 | $\overline{S_{RDY1}}$ |
| | | 1 | \overline{CS} |

Note. $SC1_4$: $\overline{S_{RDY1}}$ output selection bit
 $SC1_6$: Synchronization clock selection bit
 $SIOAC_0$: Automatic transfer control bit




Fig. 20 Timing during serial I/O automatic transfer (external clock selected)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

Microcomputers of the M3817x group have a PWM function with a 14-bit resolution. When the oscillation frequency X_{IN} is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the X_{IN} clock.

The explanation in the rest of this data sheet assumes X_{IN} =4MHz.




Fig. 21 PWM block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Data Set-up

The PWM output pin also functions as port P6₀. Set port P6₀ to be the PWM output pin by setting bit 0 of the PWM mode register (address 002B₁₆). The upper eight bits of output data are set in the upper PWM register PWMH (address 002C₁₆) and the lower six bits are set in the lower PWM register PWML (address 002D₁₆).

(2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every 8192 μ s), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every 128 μ s). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

(3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 24. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is $256 \times \tau$ (128 μ s) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by τ (500ns). As shown in Fig. 21, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 24, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

| Lower 6 Bits of Data(PWML) | Sub-periods tm Lengthened (m =0 to 63) |
|----------------------------|---|
| 0 0 0 0 0 0 ^{LSB} | None |
| 0 0 0 0 0 1 | m=32 |
| 0 0 0 0 1 0 | m=16, 48 |
| 0 0 0 1 0 0 | m= 8, 24, 40, 56 |
| 0 0 1 0 0 0 | m= 4, 12, 20, 28, 36, 44, 52, 60 |
| 0 1 0 0 0 0 | m= 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62 |
| 1 0 0 0 0 0 | m= 1, 3, 5, 7, , 57, 59, 61, 63 |

For example, if the upper eight bits of the 14-bit data are 03₁₆ and the lower six bits are 05₁₆, the length of the "H"-level output in sub-periods t₈, t₂₄, t₃₂, t₄₀, and t₅₆ is 4 τ , and its length 3 τ in all other sub-periods.




Fig. 22 PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 23 Structure of PWM mode register




Fig. 24 14-bit PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The functional blocks of the A-D converter are described below.

[A-D Conversion Register] AD

The A-D conversion register is a read-only register that contains the result of an A-D conversion. This register should not be read during an A-D conversion.

[A-D Control Register] ADCON

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between V_{SS} and V_{REF} by 256, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports $P7_7/AN_7$ to $P7_0/AN_0$

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1". Note that the comparator is constructed linked to a capacitor, so set $f(X_{IN})$ to at least 500kHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD CONTROLLER

Microcomputers of the M3817x group have fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- 24 pins for segments
- 16 pins for digits
- FLDC mode register
- FLD data pointer
- FLD data pointer reload register

- Port P0 segment/digit switching register
- Port P1 digit/port switching register
- Port P8 segment/port switching register
- Key-scan blanking register
- 48-byte FLD automatic display RAM

Eight to twenty-four pins can be used as segment pins and four to sixteen pins can be used as digit pins.

Note that only 32 pins (maximum) can be used as segment and digit pins.




Fig. 27 FLD control circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLDC Mode Register (FLDM)

The FLDC mode register (address 0036₁₆) is a seven bit control register which is used to control the FLD automatic display.

Key-scan Blanking Register (KSCN)

The key-scan blanking register (address 0035₁₆) is a two bit register which sets the blanking period T_{scan} between the last digit and the first digit of the next cycle.




Fig. 28 Structure of FLDC mode register (FLDM)




Fig. 29 Structure of key-scan blanking register (KSCN)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD Automatic Display Pins

The FLD automatic display function of Ports P0, P1, P3, and P8 is selected by setting the automatic display control bit of

the FLDC mode register (address 0036₁₆) to "1".

When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 5. Pins in FLD automatic display mode

| Port Name | Automatic Display Pins | Setting Method |
|----------------------------------|--|--|
| P8 ₀ -P8 ₇ | SEG ₀ -SEG ₇ or P8 ₀ -P8 ₇ | The individual bits of the segment/port switching register (address 0034 ₁₆) can be used to set each pin to either segment ("1") or normal port input ("0") (Note) |
| P3 ₀ -P3 ₇ | SEG ₈ -SEG ₁₅ | None (segment only) |
| P0 ₀ -P0 ₇ | SEG ₁₆ -SEG ₂₃ or DIG ₀ -DIG ₇ | The individual bits of the segment/digit switching register (address 0032 ₁₆) can be used to set each pin to segment ("1") or digit ("0") (Note) |
| P1 ₀ -P1 ₃ | DIG ₈ -DIG ₁₁ | None (digit only) |
| P1 ₄ -P1 ₇ | DIG ₁₂ -DIG ₁₅ or P1 ₄ -P1 ₇ | The individual bits of the digit/port switching register (address 0033 ₁₆) can be used to set each pin to digit ("1") or normal port output ("0") (Note) |

Note. Always set digits in sequence.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|-----------------------|-----------------------|------------------------|------------------------|-------------------|-------------------|-------------------|-------------------|---|-------------------|------------------|-------------------|---|-----------------------|-----------------------|------------------------|--|---|------------------------|------------------|------------------------|-------------------|------------------------|-------------------|-----------------------|---|---|-----------------------|------------------------|------------------------|-----------------------|------------------------|-----------------------|--|-------------------|---|------------------|-------------------|---|-----------------------|-----------------------|------------------------|------------------------|------------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|---|---|-----------------------|-----------------------|------------------------|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|---|-------------------|--|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|-----------------------|
| Number of segments Number of digits Port P8 (has segment/port switching register) | 16 4 | 8 12 | 16 10 | 24 8 | 16 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <table border="1"> <tr><td>0</td><td>P8₀</td></tr> <tr><td>0</td><td>P8₁</td></tr> <tr><td>0</td><td>P8₂</td></tr> <tr><td>0</td><td>P8₃</td></tr> <tr><td>0</td><td>P8₄</td></tr> <tr><td>0</td><td>P8₅</td></tr> <tr><td>0</td><td>P8₆</td></tr> <tr><td>0</td><td>P8₇</td></tr> </table> | 0 | P8 ₀ | 0 | P8 ₁ | 0 | P8 ₂ | 0 | P8 ₃ | 0 | P8 ₄ | 0 | P8 ₅ | 0 | P8 ₆ | 0 | P8 ₇ | <table border="1"> <tr><td>0</td><td>P8₀</td></tr> <tr><td>0</td><td>P8₁</td></tr> <tr><td>0</td><td>P8₂</td></tr> <tr><td>0</td><td>P8₃</td></tr> <tr><td>0</td><td>P8₄</td></tr> <tr><td>0</td><td>P8₅</td></tr> <tr><td>0</td><td>P8₆</td></tr> <tr><td>0</td><td>P8₇</td></tr> </table> | 0 | P8 ₀ | 0 | P8 ₁ | 0 | P8 ₂ | 0 | P8 ₃ | 0 | P8 ₄ | 0 | P8 ₅ | 0 | P8 ₆ | 0 | P8 ₇ | <table border="1"> <tr><td>0</td><td>P8₀</td></tr> <tr><td>0</td><td>P8₁</td></tr> <tr><td>0</td><td>P8₂</td></tr> <tr><td>0</td><td>P8₃</td></tr> <tr><td>1</td><td>SEG₄</td></tr> <tr><td>1</td><td>SEG₅</td></tr> <tr><td>1</td><td>SEG₆</td></tr> <tr><td>1</td><td>SEG₇</td></tr> </table> | 0 | P8 ₀ | 0 | P8 ₁ | 0 | P8 ₂ | 0 | P8 ₃ | 1 | SEG ₄ | 1 | SEG ₅ | 1 | SEG ₆ | 1 | SEG ₇ | <table border="1"> <tr><td>1</td><td>SEG₀</td></tr> <tr><td>1</td><td>SEG₁</td></tr> <tr><td>1</td><td>SEG₂</td></tr> <tr><td>1</td><td>SEG₃</td></tr> <tr><td>1</td><td>SEG₄</td></tr> <tr><td>1</td><td>SEG₅</td></tr> <tr><td>1</td><td>SEG₆</td></tr> <tr><td>1</td><td>SEG₇</td></tr> </table> | 1 | SEG ₀ | 1 | SEG ₁ | 1 | SEG ₂ | 1 | SEG ₃ | 1 | SEG ₄ | 1 | SEG ₅ | 1 | SEG ₆ | 1 | SEG ₇ | <table border="1"> <tr><td>1</td><td>SEG₀</td></tr> <tr><td>1</td><td>SEG₁</td></tr> <tr><td>1</td><td>SEG₂</td></tr> <tr><td>1</td><td>SEG₃</td></tr> <tr><td>1</td><td>SEG₄</td></tr> <tr><td>1</td><td>SEG₅</td></tr> <tr><td>1</td><td>SEG₆</td></tr> <tr><td>1</td><td>SEG₇</td></tr> </table> | 1 | SEG ₀ | 1 | SEG ₁ | 1 | SEG ₂ | 1 | SEG ₃ | 1 | SEG ₄ | 1 | SEG ₅ | 1 | SEG ₆ | 1 | SEG ₇ |
| | 0 | P8 ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | P8 ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | P8 ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Port P3 (segment only) | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Port P0 (has segment/digit switching register) | <table border="1"> <tr><td>1</td><td>SEG₁₆</td></tr> <tr><td>1</td><td>SEG₁₇</td></tr> <tr><td>1</td><td>SEG₁₈</td></tr> <tr><td>1</td><td>SEG₁₉</td></tr> <tr><td>1</td><td>SEG₂₀</td></tr> <tr><td>1</td><td>SEG₂₁</td></tr> <tr><td>1</td><td>SEG₂₂</td></tr> <tr><td>1</td><td>SEG₂₃</td></tr> </table> | 1 | SEG ₁₆ | 1 | SEG ₁₇ | 1 | SEG ₁₈ | 1 | SEG ₁₉ | 1 | SEG ₂₀ | 1 | SEG ₂₁ | 1 | SEG ₂₂ | 1 | SEG ₂₃ | <table border="1"> <tr><td>0</td><td>DIG₀ → G12</td></tr> <tr><td>0</td><td>DIG₁ → G11</td></tr> <tr><td>0</td><td>DIG₂ → G10</td></tr> <tr><td>0</td><td>DIG₃ → G9</td></tr> <tr><td>0</td><td>DIG₄ → G8</td></tr> <tr><td>0</td><td>DIG₅ → G7</td></tr> <tr><td>0</td><td>DIG₆ → G6</td></tr> <tr><td>0</td><td>DIG₇ → G5</td></tr> </table> | 0 | DIG ₀ → G12 | 0 | DIG ₁ → G11 | 0 | DIG ₂ → G10 | 0 | DIG ₃ → G9 | 0 | DIG ₄ → G8 | 0 | DIG ₅ → G7 | 0 | DIG ₆ → G6 | 0 | DIG ₇ → G5 | <table border="1"> <tr><td>1</td><td>SEG₁₆</td></tr> <tr><td>1</td><td>SEG₁₇</td></tr> <tr><td>1</td><td>SEG₁₈</td></tr> <tr><td>1</td><td>SEG₁₉</td></tr> <tr><td>0</td><td>DIG₄ → G10</td></tr> <tr><td>0</td><td>DIG₅ → G9</td></tr> <tr><td>0</td><td>DIG₆ → G8</td></tr> <tr><td>0</td><td>DIG₇ → G7</td></tr> </table> | 1 | SEG ₁₆ | 1 | SEG ₁₇ | 1 | SEG ₁₈ | 1 | SEG ₁₉ | 0 | DIG ₄ → G10 | 0 | DIG ₅ → G9 | 0 | DIG ₆ → G8 | 0 | DIG ₇ → G7 | <table border="1"> <tr><td>1</td><td>SEG₁₆</td></tr> <tr><td>1</td><td>SEG₁₇</td></tr> <tr><td>1</td><td>SEG₁₈</td></tr> <tr><td>1</td><td>SEG₁₉</td></tr> <tr><td>1</td><td>SEG₂₀</td></tr> <tr><td>1</td><td>SEG₂₁</td></tr> <tr><td>1</td><td>SEG₂₂</td></tr> <tr><td>1</td><td>SEG₂₃</td></tr> </table> | 1 | SEG ₁₆ | 1 | SEG ₁₇ | 1 | SEG ₁₈ | 1 | SEG ₁₉ | 1 | SEG ₂₀ | 1 | SEG ₂₁ | 1 | SEG ₂₂ | 1 | SEG ₂₃ | <table border="1"> <tr><td>0</td><td>DIG₀ → G16</td></tr> <tr><td>0</td><td>DIG₁ → G15</td></tr> <tr><td>0</td><td>DIG₂ → G14</td></tr> <tr><td>0</td><td>DIG₃ → G13</td></tr> <tr><td>0</td><td>DIG₄ → G12</td></tr> <tr><td>0</td><td>DIG₅ → G11</td></tr> <tr><td>0</td><td>DIG₆ → G10</td></tr> <tr><td>0</td><td>DIG₇ → G9</td></tr> </table> | 0 | DIG ₀ → G16 | 0 | DIG ₁ → G15 | 0 | DIG ₂ → G14 | 0 | DIG ₃ → G13 | 0 | DIG ₄ → G12 | 0 | DIG ₅ → G11 | 0 | DIG ₆ → G10 | 0 | DIG ₇ → G9 |
| | 1 | SEG ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1 | SEG ₁₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1 | SEG ₁₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1 | SEG ₁₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₀ → G12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₁ → G11 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₂ → G10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₃ → G9 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₄ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₅ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₆ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₇ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₄ → G10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₅ → G9 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₆ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₇ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₀ → G16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₁ → G15 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₂ → G14 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₃ → G13 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₄ → G12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₅ → G11 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₆ → G10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₇ → G9 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Port P1 (has digit/port switching register) | <table border="1"> <tr><td>DIG₈ → G4</td></tr> <tr><td>DIG₉ → G3</td></tr> <tr><td>DIG₁₀ → G2</td></tr> <tr><td>DIG₁₁ → G1</td></tr> <tr><td>0</td><td>P1₄</td></tr> <tr><td>0</td><td>P1₅</td></tr> <tr><td>0</td><td>P1₆</td></tr> <tr><td>0</td><td>P1₇</td></tr> </table> | DIG ₈ → G4 | DIG ₉ → G3 | DIG ₁₀ → G2 | DIG ₁₁ → G1 | 0 | P1 ₄ | 0 | P1 ₅ | 0 | P1 ₆ | 0 | P1 ₇ | <table border="1"> <tr><td>DIG₈ → G4</td></tr> <tr><td>DIG₉ → G3</td></tr> <tr><td>DIG₁₀ → G2</td></tr> <tr><td>DIG₁₁ → G1</td></tr> <tr><td>0</td><td>P1₄</td></tr> <tr><td>0</td><td>P1₅</td></tr> <tr><td>0</td><td>P1₆</td></tr> <tr><td>0</td><td>P1₇</td></tr> </table> | DIG ₈ → G4 | DIG ₉ → G3 | DIG ₁₀ → G2 | DIG ₁₁ → G1 | 0 | P1 ₄ | 0 | P1 ₅ | 0 | P1 ₆ | 0 | P1 ₇ | <table border="1"> <tr><td>DIG₈ → G6</td></tr> <tr><td>DIG₉ → G5</td></tr> <tr><td>DIG₁₀ → G4</td></tr> <tr><td>DIG₁₁ → G3</td></tr> <tr><td>1</td><td>DIG₁₂ → G2</td></tr> <tr><td>1</td><td>DIG₁₃ → G1</td></tr> <tr><td>0</td><td>P1₆</td></tr> <tr><td>0</td><td>P1₇</td></tr> </table> | DIG ₈ → G6 | DIG ₉ → G5 | DIG ₁₀ → G4 | DIG ₁₁ → G3 | 1 | DIG ₁₂ → G2 | 1 | DIG ₁₃ → G1 | 0 | P1 ₆ | 0 | P1 ₇ | <table border="1"> <tr><td>DIG₈ → G8</td></tr> <tr><td>DIG₉ → G7</td></tr> <tr><td>DIG₁₀ → G6</td></tr> <tr><td>DIG₁₁ → G5</td></tr> <tr><td>1</td><td>DIG₁₂ → G4</td></tr> <tr><td>1</td><td>DIG₁₃ → G3</td></tr> <tr><td>1</td><td>DIG₁₄ → G2</td></tr> <tr><td>1</td><td>DIG₁₅ → G1</td></tr> </table> | DIG ₈ → G8 | DIG ₉ → G7 | DIG ₁₀ → G6 | DIG ₁₁ → G5 | 1 | DIG ₁₂ → G4 | 1 | DIG ₁₃ → G3 | 1 | DIG ₁₄ → G2 | 1 | DIG ₁₅ → G1 | <table border="1"> <tr><td>DIG₈ → G8</td></tr> <tr><td>DIG₉ → G7</td></tr> <tr><td>DIG₁₀ → G6</td></tr> <tr><td>DIG₁₁ → G5</td></tr> <tr><td>1</td><td>DIG₁₂ → G4</td></tr> <tr><td>1</td><td>DIG₁₃ → G3</td></tr> <tr><td>1</td><td>DIG₁₄ → G2</td></tr> <tr><td>1</td><td>DIG₁₅ → G1</td></tr> </table> | DIG ₈ → G8 | DIG ₉ → G7 | DIG ₁₀ → G6 | DIG ₁₁ → G5 | 1 | DIG ₁₂ → G4 | 1 | DIG ₁₃ → G3 | 1 | DIG ₁₄ → G2 | 1 | DIG ₁₅ → G1 | | | | | | | | | | | | | | | | | | | | |
| | DIG ₈ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | DIG ₉ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | DIG ₁₀ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | DIG ₁₁ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₂ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₃ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P1 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₂ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₃ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₄ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₅ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₂ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₃ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₄ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₅ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Fig. 30 Segment/digit setting example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD Automatic Display RAM

The FLD automatic display RAM area is the 48 bytes from address 0040₁₆ to 006F₁₆. The FLD automatic display RAM area can be used to store 3-byte data items for a maximum of 16 digits. Addresses 0040₁₆ to 004F₁₆ are used for P8 segment data, addresses 0050₁₆ to 005F₁₆ are used for P3 segment data, and addresses 0060₁₆ to 006F₁₆ are used for P0 segment data.

• **FLD Data Pointer and FLD Data Pointer Reload Register**

The FLD data pointer indicates the data address in the FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates the address of the first digit of segment P3.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0037₁₆ and are 6-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer

The actual memory address is the value of the data pointer plus 40₁₆, 50₁₆, or 60₁₆.

The contents of the FLD data pointer indicate the start address of segment P0 at the start of automatic display. If segment P0 or P3 data is transferred to the segment, the FLD data pointer returns - 16; if segment P8 data is transferred, it returns + 31. After it reaches "00", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, three bytes of data for the P0, P3, and P8 segments of one digit are transferred

| Address \ Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--|
| 0040 ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | ← Final digit (final data of segment P8) |
| 0041 ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | |
| 004E ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | ← Final digit (final data of segment P3) |
| 004F ₁₆ | SEG ₇ | SEG ₆ | SEG ₅ | SEG ₄ | SEG ₃ | SEG ₂ | SEG ₁ | SEG ₀ | |
| 0050 ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | |
| 0051 ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | ← Final digit (final data of segment P0) |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | |
| 005E ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | |
| 005F ₁₆ | SEG ₁₅ | SEG ₁₄ | SEG ₁₃ | SEG ₁₂ | SEG ₁₁ | SEG ₁₀ | SEG ₉ | SEG ₈ | ← Final digit (final data of segment P0) |
| 0060 ₁₆ | SEG ₂₃ | SEG ₂₂ | SEG ₂₁ | SEG ₂₀ | SEG ₁₉ | SEG ₁₈ | SEG ₁₇ | SEG ₁₆ | |
| 0061 ₁₆ | SEG ₂₃ | SEG ₂₂ | SEG ₂₁ | SEG ₂₀ | SEG ₁₉ | SEG ₁₈ | SEG ₁₇ | SEG ₁₆ | |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ← Final digit (final data of segment P0) |
| 006E ₁₆ | SEG ₂₃ | SEG ₂₂ | SEG ₂₁ | SEG ₂₀ | SEG ₁₉ | SEG ₁₈ | SEG ₁₇ | SEG ₁₆ | |
| 006F ₁₆ | SEG ₂₃ | SEG ₂₂ | SEG ₂₁ | SEG ₂₀ | SEG ₁₉ | SEG ₁₈ | SEG ₁₇ | SEG ₁₆ | |

Fig. 31 FLD automatic display RAM and bit allocation

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• **Data Setup**

When data is stored in the FLD automatic display RAM, the end of segment P8 data is stored at address 0040₁₆, the end of segment P3 data is stored at address 0050₁₆, and the end of segment P0 data is stored at address 0060₁₆. The head of each of the segment P8, P3, and P0 data is stored at an address that is the number of digits-1 away from the corresponding address 0040₁₆, 0050₁₆, 0060₁₆.

Set the FLD data pointer reload register to the value given by the number of digits-1. "1" is always written to bit 5, and "0" is always written to bit 4. Note that "0" is always read from bit 5 or 4 during a read.




Fig. 32 Example of using the FLD automatic display RAM.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• Timing Setting

The digit timing (T_{disp}) and digit/segment turn-off timing (T_{off}) can be set by the FLDC mode register (address 0036_{16}). The scan timing (T_{scan}) can be set by the key-scan blanking register (address 0035_{16}).

Note that flickering will occur if the repetition frequency ($1/(T_{disp} \times \text{number of digits} + T_{scan})$) is an integral multiple of the digit timing T_{disp} .

• FLD Start

To perform FLD automatic display, you have to use the following registers.

- Port P0 segment/digit switching register
- Port P1 digit/port switching register
- Port P8 segment/port switching register
- Key-scan blanking register
- FLDC mode register
- FLD data pointer

Automatic display mode is activated by writing "1" to bit 0 of the FLDC mode register (address 0036_{16}), and the

automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period T_{scan} .

1. Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0036_{16}).
2. Set the port corresponding to the segment to the normal port.
3. After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0036_{16}).

Note on performance of key-scan in the above 1 to 3 order.

1. Do not write "0" to bit 1 of FLDC mode register (address 0036_{16}).
2. Do not write "1" to the port corresponding to the digit.




Fig. 33 FLDC timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

• **High-Speed Operation Start Mode**

In high-speed operation start mode, reset occurs if the RESET pin is held at an "L" level for at least $2\mu\text{s}$ then is returned to an "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 13 X_{IN} clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte).

• **Low-Speed Operation Start Mode**

In low-speed operation start mode, reset occurs if the RESET pin is held at a "L" level for at least $2\mu\text{s}$ then is

returned to an "H" level (the power supply voltage should be between 2.8V and 5.5V). The X_{IN} clock does not begin oscillating. In order to give the X_{CIN} time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{CIN}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte). If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{CIN})=32.768\text{kHz}$). Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

• **Note on Use**

Make sure that the reset input voltage is no more than 0.8V in high-speed operation start mode, or no more than 0.5V in low-speed operation start mode.




Fig. 34 Power-on reset circuit example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | Address | Register contents | | Address | Register contents |
|---|-----------------------------|-------------------|--|-----------------------------|--|
| (1) Port P0 register | (0 0 0 0 ₁₆)... | 00 ₁₆ | (26) Timer 12 mode register | (0 0 2 8 ₁₆)... | 00 ₁₆ |
| (2) Port P1 register | (0 0 0 2 ₁₆)... | 00 ₁₆ | (27) Timer 34 mode register | (0 0 2 9 ₁₆)... | 00 ₁₆ |
| (3) Port P2 register | (0 0 0 4 ₁₆)... | 00 ₁₆ | (28) Timer 56 mode register | (0 0 2 A ₁₆)... | 00 ₁₆ |
| (4) Port P2 direction register | (0 0 0 5 ₁₆)... | 00 ₁₆ | (29) PWM control register | (0 0 2 B ₁₆)... | 00 ₁₆ |
| (5) Port P3 register | (0 0 0 6 ₁₆)... | 00 ₁₆ | (30) A-D control register | (0 0 3 0 ₁₆)... | 08 ₁₆ |
| (6) Port P4 register | (0 0 0 8 ₁₆)... | 00 ₁₆ | (31) Port P0 segment/digit switching register | (0 0 3 2 ₁₆)... | 00 ₁₆ |
| (7) Port P4 direction register | (0 0 0 9 ₁₆)... | 00 ₁₆ | (32) Port P1 digit/port switching register | (0 0 3 3 ₁₆)... | 00 ₁₆ |
| (8) Port P5 register | (0 0 0 A ₁₆)... | 00 ₁₆ | (33) Port P8 segment/port switching register | (0 0 3 4 ₁₆)... | 00 ₁₆ |
| (9) Port P5 direction register | (0 0 0 B ₁₆)... | 00 ₁₆ | (34) Key-scan blanking register | (0 0 3 5 ₁₆)... | 00 ₁₆ |
| (10) Port P6 register | (0 0 0 C ₁₆)... | 00 ₁₆ | (35) FLDC mode register | (0 0 3 6 ₁₆)... | 00 ₁₆ |
| (11) Port P6 direction register | (0 0 0 D ₁₆)... | 00 ₁₆ | (36) High-breakdown-voltage port control register | (0 0 3 8 ₁₆)... | 00 ₁₆ |
| (12) Port P7 register | (0 0 0 E ₁₆)... | 00 ₁₆ | (37) Interrupt edge selection register | (0 0 3 A ₁₆)... | 00 ₁₆ |
| (13) Port P7 direction register | (0 0 0 F ₁₆)... | 00 ₁₆ | (38) CPU mode register | (0 0 3 B ₁₆)... | * * 1 0 0 0 0 0 |
| (14) Port P8 register | (0 0 1 0 ₁₆)... | 00 ₁₆ | (39) Interrupt request register 1 | (0 0 3 C ₁₆)... | 00 ₁₆ |
| (15) Port P8 direction register | (0 0 1 1 ₁₆)... | 00 ₁₆ | (40) Interrupt request register 2 | (0 0 3 D ₁₆)... | 00 ₁₆ |
| (16) Serial I/O1 control register | (0 0 1 9 ₁₆)... | 00 ₁₆ | (41) Interrupt control register 1 | (0 0 3 E ₁₆)... | 00 ₁₆ |
| (17) Serial I/O automatic transfer control register | (0 0 1 A ₁₆)... | 00 ₁₆ | (42) Interrupt control register 2 | (0 0 3 F ₁₆)... | 00 ₁₆ |
| (18) Serial I/O automatic transfer interval register | (0 0 1 C ₁₆)... | 00 ₁₆ | (43) Processor status register | (P S)... | × × × × × 1 × × |
| (19) Serial I/O2 control register | (0 0 1 D ₁₆)... | 00 ₁₆ | (44) Program counter | (P C _H)... | Contents of address FFFD ₁₆ |
| (20) Timer 1 register | (0 0 2 0 ₁₆)... | FF ₁₆ | | (P C _L)... | Contents of address FFFC ₁₆ |
| (21) Timer 2 register | (0 0 2 1 ₁₆)... | 01 ₁₆ | | | |
| (22) Timer 3 register | (0 0 2 2 ₁₆)... | FF ₁₆ | | | |
| (23) Timer 4 register | (0 0 2 3 ₁₆)... | FF ₁₆ | | | |
| (24) Timer 5 register | (0 0 2 4 ₁₆)... | FF ₁₆ | | | |
| (25) Timer 6 register | (0 0 2 5 ₁₆)... | FF ₁₆ | | | |

Note. * : The initial values of bits 7 and 6 of the CPU mode register are determined by a mask option
X : Underfined
The contents of all other registers and RAM are undefined after a reset, so programs must set their initial values

Fig. 35 Internal status at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 36 Reset sequence in high-speed operation mode




Fig. 37 Reset sequence in low-speed operation mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATION CIRCUIT

When using an external clock signal, input the clock signal to the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

• **High-Speed Operation Start Mode**

After reset has completed, the internal clock ϕ is half the frequency of X_{IN} . Immediately after power-on, both the X_{IN} and X_{CIN} clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address 003B₁₆) to "1".

• **Low-Speed Operation Start Mode**

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after power-on, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to high-speed operation mode, first set bit 6 (CM_6) of the CPU mode register (address 003B₁₆) to "0", the set bit 7 (CM_7) to "0". Note that the program must allow time for oscillation to stabilize.

• **Oscillation Control**

Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock ϕ at an "H" level. Timer 1 is set to "FF₁₆" and timer 2 is set to "01₁₆".

Either X_{IN} or X_{CIN} divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing a STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize.

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at a "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-Speed Mode

If the internal clock is generated from the sub clock (X_{CIN}), a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit 6 (CM_6) of the CPU mode register (003B₁₆) to "1". When the main clock X_{IN} is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the X_{CIN} - X_{COUT} drive performance can be reduced, allowing even lower power consumption (20 μ A with X_{CIN} = 32kHz). To reduce the X_{CIN} - X_{COUT} drive performance, clear bit 5 (CM_5) of the CPU mode register (003B₁₆) to "0". At re-

set or when a STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 38 Ceramic resonator circuit




Fig. 39 External clock input circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 40 System clock generation circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 41 State transitions of system clock

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

NOTES ON PROGRAMMING

• Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

• Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

• Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

• Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.

• Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

• Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

• Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

• Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction

is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} or X_{CIN} frequency.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form
(three identical copies)

If required, specify the following option on the Mask Confirmation Form:

- Operation start mode switching option

ROM Writing Method

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

| Package | Name of Write Adapter |
|---------|-----------------------|
| 80P6N | PCA4738F-80 |
| 80D0 | PCA4738L-80 |

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 42 is recommended to verify programming.




Fig. 42 Writing and testing of one-time programmable version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|--|--|-----------------------------|------|
| V_{CC} | Supply voltage | All voltages measured based on the V_{SS} pin Output transistors are isolated | -0.3 to 7.0 | V |
| V_{EE} | Pull-down power supply voltage | | $V_{CC}-40$ to $V_{CC}+0.3$ | V |
| V_I | Input voltage P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₂ | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage P4 ₀ | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage P8 ₀ -P8 ₇ | | $V_{CC}-40$ to $V_{CC}+0.3$ | V |
| V_I | Input voltage RESET, X _{IN} | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage X _{CIN} | | -0.3 to $V_{CC}+0.3$ | V |
| V_O | Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ | | $V_{CC}-40$ to $V_{CC}+0.3$ | V |
| V_O | Output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ , X _{OUT} , X _{COU} T | | -0.3 to $V_{CC}+0.3$ | V |
| P_d | Power dissipation | | $T_a = 25^\circ\text{C}$ | 600 |
| T_{opr} | Operating temperature | | -10 to 85 | °C |
| T_{stg} | Storage temperature | | -40 to 125 | °C |

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 4.0$ to 5.5V , $T_a = -10$ to 85°C , unless otherwise noted)

| Symbol | Parameter | | Limits | | | Unit |
|-----------|--|---------------------------|--------------|-----|--------------|------|
| | | | Min | Typ | Max. | |
| V_{CC} | Supply voltage | High-speed operation mode | 4.0 | 5.0 | 5.5 | V |
| | | Low-speed operation mode | 2.8 | 5.0 | 5.5 | |
| V_{SS} | Supply voltage | | 0 | | V | |
| V_{EE} | Pull-down power supply voltage | | $V_{CC}-38$ | | V_{CC} | V |
| V_{REF} | Reference input voltage | | 2 | | V_{CC} | V |
| AV_{SS} | Analog power voltage | | 0 | | | V |
| V_{IA} | Analog input voltage | | 0 | | V_{CC} | V |
| V_{IH} | "H" input voltage P2 ₀ -P2 ₇ | | $0.4V_{CC}$ | | V_{CC} | V |
| V_{IH} | "H" input voltage P4 ₀ | | $0.75V_{CC}$ | | V_{CC} | V |
| V_{IH} | "H" input voltage P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ | | $0.75V_{CC}$ | | V_{CC} | V |
| V_{IH} | "H" input voltage P8 ₀ -P8 ₇ | | $0.8V_{CC}$ | | V_{CC} | V |
| V_{IH} | "H" input voltage RESET | | $0.8V_{CC}$ | | V_{CC} | V |
| V_{IH} | "H" input voltage X _{IN} , X _{CIN} | | $0.8V_{CC}$ | | V_{CC} | V |
| V_{IL} | "L" input voltage P2 ₄ -P2 ₇ | | 0 | | $0.16V_{CC}$ | V |
| V_{IL} | "L" input voltage P4 ₀ | | 0 | | $0.25V_{CC}$ | V |
| V_{IL} | "L" input voltage P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ | | 0 | | $0.25V_{CC}$ | V |
| V_{IL} | "L" input voltage P8 ₀ -P8 ₇ | | 0 | | $0.2V_{CC}$ | V |
| V_{IL} | "L" input voltage RESET | | 0 | | $0.2V_{CC}$ | V |
| V_{IL} | "L" input voltage X _{IN} , X _{CIN} | | 0 | | $0.2V_{CC}$ | V |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=4.0$ to $5.5V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------------|--|--------|-----|------|------|
| | | Min | Typ | Max | |
| $\Sigma I_{OH(peak)}$ | "H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ | | | -240 | mA |
| $\Sigma I_{OH(peak)}$ | "H" total peak output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ | | | -60 | mA |
| $\Sigma I_{OL(peak)}$ | "L" total peak output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₅ , P7 ₀ -P7 ₇ | | | 100 | mA |
| $\Sigma I_{OL(peak)}$ | "L" total peak output current P6 ₀ | | | 3.0 | mA |
| $\Sigma I_{OH(avg)}$ | "H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ | | | -120 | mA |
| $\Sigma I_{OH(avg)}$ | "H" total average output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₅ | | | -30 | mA |
| $\Sigma I_{OL(avg)}$ | "L" total average output current P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₅ , P7 ₀ -P7 ₇ | | | 50 | mA |
| $\Sigma I_{OL(avg)}$ | "L" total average output current P6 ₀ | | | 1.5 | mA |
| $I_{OH(peak)}$ | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P3 ₀ -P3 ₇ , (Note 2) P8 ₀ -P8 ₇ | | | -40 | mA |
| $I_{OH(peak)}$ | "H" peak output current P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ | | | -10 | mA |
| $I_{OL(peak)}$ | "L" peak output current P2 ₀ -P2 ₇ , P6 ₁ -P6 ₅ , P7 ₀ -P7 ₇ | | | 10 | mA |
| $I_{OL(peak)}$ | "L" peak output current P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ | | | 10 | mA |
| $I_{OL(peak)}$ | "L" peak output current P6 ₀ | | | 3.0 | mA |
| $I_{OH(avg)}$ | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 3) P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ | | | -18 | mA |
| $I_{OH(avg)}$ | "H" average output current P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ | | | -5.0 | mA |
| $I_{OL(avg)}$ | "L" average output current P2 ₀ -P2 ₇ , P6 ₁ -P6 ₅ , P7 ₀ -P7 ₇ | | | 5.0 | mA |
| $I_{OL(avg)}$ | "L" average output current P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ | | | 5.0 | mA |
| $I_{OL(avg)}$ | "L" average output current P6 ₀ | | | 1.5 | mA |
| $f(CNTR_0)$ | Clock input frequency for timers 2 and 4 | | | 250 | kHz |
| $f(CNTR_1)$ | (duty cycle 50%) | | | | |
| $f(X_{IN})$ | Main clock input oscillation frequency (Note 4) | | | 6.3 | MHz |
| $f(X_{CIN})$ | Sub clock input oscillation frequency (Note 4, 5) | 32.768 | | 50 | kHz |

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

2. The peak output current is the peak current flowing in each port.

3. The average output current is an average value measured over 100ms.

4. When the oscillation frequency has a duty cycle of 50%.

5. When using the microcomputer in low-speed operation mode, make sure that the sub clock's input frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--|--|----------------|-----|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ | $I_{OH} = -18mA$ | $V_{CC} - 2.0$ | | | V |
| V_{OH} | "H" output voltage P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ | $I_{OH} = -10mA$ | $V_{CC} - 2.0$ | | | V |
| V_{OL} | "L" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₅ | $I_{OL} = 10mA$ | | | 2.0 | V |
| V_{OL} | "L" output voltage P6 ₀ | $I_{OL} = 1.5mA$ | | | 0.5 | V |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{INT_0} - \overline{INT_4}$, S_{IN1} , S_{IN2} , S_{CLK1} , S_{CLK2} , $CNTR_0$, $CNTR_1$ | When using a non-port function | | 0.4 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis \overline{RESET} , X_{IN} | $\overline{RESET} : V_{CC} = 2.8V$ to $5.5V$ | | 0.5 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis X_{CIN} | | | 0.5 | | V |
| I_{IH} | "H" input current P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ | $V_I = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current P4 ₀ | $V_I = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current P8 ₀ -P8 ₇ (Note 1) | $V_I = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current \overline{RESET} , X_{CIN} | $V_I = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current X_{IN} | $V_I = V_{CC}$ | | 4 | | μA |
| I_{IL} | "L" input current P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ | $V_I = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current P4 ₀ | $V_I = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current P8 ₀ -P8 ₇ (Note 1) | $V_I = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current \overline{RESET} , X_{CIN} | $V_I = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current X_{IN} | $V_I = V_{SS}$ | | -4 | | μA |
| I_{LOAD} | Output load current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P3 ₀ -P3 ₇ | $V_{EE} = V_{CC} - 36V$, $V_{OL} = V_{CC}$, With output transistors off | 150 | 500 | 900 | μA |
| I_{LEAK} | Output leakage current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ | $V_{EE} = V_{CC} - 38V$, $V_{OL} = V_{CC} - 38V$, With output transistors off (Except for reset) | | | -10 | μA |
| V_{RAM} | RAM hold voltage | When clock is stopped | 2.0 | | 5.5 | V |

Note 1. Except when reading ports P8.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------|----------------------|--|------------------|-----|-----|---------|
| | | | Min | Typ | Max | |
| I_{CC} | Power supply current | In high-speed operation mode $f(X_{IN})=6.3MHz$ $f(X_{CIN})=32kHz$ Output transistors off A-D converter operating | | 7.5 | 15 | mA |
| | | In high-speed operation mode $f(X_{IN})=6.3MHz$ (in WIT state) $f(X_{CIN})=32kHz$ Output transistors off A-D converter stopped | | 1.5 | | mA |
| | | In low-speed operation mode $f(X_{IN})=$ stopped, $f(X_{CIN})=32kHz$ Low-power dissipation mode set ($CM_5=0$) Output transistors off | | 60 | 200 | μA |
| | | In low-speed operation mode $f(X_{IN})=$ stopped $f(X_{CIN})=32kHz$ (in WIT state) Low-power dissipation mode set ($CM_5=0$) Output transistors off | | 20 | 40 | μA |
| | | All oscillation stopped (in STP state) Output transistors off | $T_a=25^\circ C$ | | 0.1 | 1.0 |
| | $T_a=85^\circ C$ | | | 10 | | |

A-D CONVERTER CHARACTERISTICS

($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-10$ to $85^\circ C$, high-speed operation mode, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|---------------------------|------------------------|--------|---------|-----------|--------------|
| | | | Min | Typ. | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC}=V_{REF}=5.12V$ | | ± 1 | ± 2.5 | LSB |
| T_{CONV} | Conversion time | | 49 | | 50 | $t_c (\phi)$ |
| V_{REF} | Reference input voltage | | 2 | | V_{CC} | V |
| I_{VREF} | Reference input current | $V_{REF}=5V$ | 50 | 150 | 200 | μA |
| I_{IA} | Analog port input current | | | 0.5 | 5.0 | μA |
| R_{LADDER} | Ladder resistor | | | 35 | | k Ω |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS ($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------------|---|-----------------|--------|-----|-----|---------|
| | | | Min | Typ | Max | |
| $t_{W(RESET)}$ | Reset input "L" pulse width | | 2 | | | μs |
| $t_{C(XIN)}$ | Main clock input cycle time (X_{IN} input) | | 158 | | | ns |
| $t_{WH(XIN)}$ | Main clock input "H" pulse width | | 40 | | | ns |
| $t_{WL(XIN)}$ | Main clock input "L" pulse width | | 40 | | | ns |
| $t_{C(XCIN)}$ | Sub clock input cycle time (X_{CIN} input) | | 2.0 | | | ms |
| $t_{WH(XCIN)}$ | Sub clock input "H" pulse width | | 0.5 | | | ms |
| $t_{WL(XCIN)}$ | Sub clock input "L" pulse width | | 0.5 | | | ms |
| $t_{C(CNTR)}$ | CNTR ₀ , CNTR ₁ input cycle time | | 4 | | | μs |
| $t_{WH(CNTR)}$ | CNTR ₀ , CNTR ₁ input "H" pulse width | | 1.6 | | | μs |
| $t_{WL(CNTR)}$ | CNTR ₀ , CNTR ₁ input "L" pulse width | | 1.6 | | | μs |
| $t_{WH(INT)}$ | INT ₀ -INT ₄ input "H" pulse width | | 80 | | | ns |
| $t_{WL(INT)}$ | INT ₀ -INT ₄ input "L" pulse width | | 80 | | | ns |
| $t_{C(SCLK)}$ | Serial clock input cycle time | | 1 | | | μs |
| $t_{WH(SCLK)}$ | Serial clock input clock "H" pulse width | | 400 | | | ns |
| $t_{WL(SCLK)}$ | Serial clock input clock "L" pulse width | | 400 | | | ns |
| $t_{SU(SCLK-SIN)}$ | Serial input setup time | | 200 | | | ns |
| $t_{H(SCLK-SIN)}$ | Serial input hold time | | 200 | | | ns |

SWITCHING CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $V_{SS} = 0V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------------|--|--------------------------------------|---------------|-----|----------|---------|
| | | | Min | Typ | Max | |
| $t_{WH(SCLK)}$ | Serial clock output "H" pulse width | $C_L = 100pF, R_L = 1k\Omega$ | $t_C/2 - 160$ | | | ns |
| $t_{WL(SCLK)}$ | Serial clock output "L" pulse width | $C_L = 100pF, R_L = 1k\Omega$ | $t_C/2 - 160$ | | | ns |
| $t_{d(SCLK-SOUT)}$ | Serial output delay time | | | | $0.2t_C$ | ns |
| $t_{V(SCLK-SOUT)}$ | Serial output hold time | | 0 | | | ns |
| $t_f(SCLK)$ | Serial clock output fall time | $C_L = 100pF, R_L = 1k\Omega$ | | | 40 | ns |
| $t_r(Pch-strg)$ | P-channel high-breakdown voltage output rise time (Note 1) | $C_L = 100pF, V_{EE} = V_{CC} - 36V$ | | 55 | | ns |
| $t_r(Pch-weak)$ | P-channel high-breakdown voltage output rise time (Note 2) | $C_L = 100pF, V_{EE} = V_{CC} - 36V$ | | 1.8 | | μs |

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "0"
 2. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1"

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 43 Output switching characteristics measurement circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Timing Chart



M3818x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M3818x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3816x group is designed mainly for VCR timer/function control, and include six 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and an 8-channel A-D converter.

The various microcomputers in the M3818x group include variations of internal memory size and packaging. For details, see the section on part numbering.

FEATURES


- Basic machine-language instructions 71
- Instruction execution time 0.63μs (shortest instruction at 6.3MHz oscillation frequency)
- Memory size
 ROM 4K to 40K bytes
 RAM 192 to 1024 bytes
- Programmable input/output ports 67
- High-breakdown-voltage output ports 32
- Interrupts 18 sources, 15 vectors

- Timers 8-bit×6
- Serial I/O Clock-synchronized 8-bit×2 (Serial I/O1 has an automatic data transfer function)
- PWM output circuit 14-bit×1
 8-bit×1 (also functions as timer 6)
- A-D converter 8-bit×8 channels
- Fluorescent display function
 Segments 8 to 24
 Digits 4 to 16
- 2 Clock generation circuit
 Clock (X_{IN}-X_{OUT}) Internal feedback amplifier
 Sub clock (X_{CIN}-X_{COUT}) Internal amplifier without feedback
- Supply voltage 4.0 to 5.5V
- Low power dissipation
 In high-speed operation 38mW (at 6.3MHz oscillation frequency)
 In low-speed operation 300μW (at 32kHz oscillation frequency)
- Operating temperature range -10 to 85°C

APPLICATIONS


VCRs, microwave ovens, domestic appliances, ECRs, etc.

PIN CONFIGURATION (TOP VIEW)



Package type : 100P6S
 100-pin plastic molded QFP

FUNCTIONAL BLOCK DIAGRAM



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M3818X Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function |
|--|--------------------------------|---|-------------------------------|
| | | | |
| V _{CC} , V _{SS} | Power supply | Power supply inputs 4.0 to 5.5V to V _{CC} , and 0V to V _{SS} . | |
| V _{EE} | Pull-down power input | Applies voltage supplied to pull-down resistors of ports P0, P3 and 8 | |
| V _{REF} | Analog reference voltage input | Reference voltage input pin for A-D converter | |
| AV _{SS} | Analog power supply | GND input pin for A-D converter. Keep at the same potential as V _{SS} . | |
| RESET | Reset input | To reset the microcomputer, this pin should be kept at an "L" level for more than 2μs under high-speed operating conditions. In low-speed operation start mode, internal reset is not released until the X _{CIN} -X _{COU} T clock has had time to stabilize. | |
| X _{IN} | Clock input | Input and output signals for the internal clock generation circuit. It consists of internal feedback amplifier. Connect a ceramic resonator or quartz crystal between the X _{IN} and X _{OUT} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X _{IN} pin and leave the X _{OUT} pin open. This clock is used as system clock. | |
| X _{OUT} | Clock output | | |
| X _{CIN} | Sub clock input | Input and output signals for the internal sub clock generation circuit. It consists of internal amplifier without feedback. Connect a ceramic resonator or quartz crystal and external feedback resistor between the X _{CIN} and X _{COU} T pins. If an external clock is used, connect the clock source to the X _{CIN} pin and leave the X _{COU} T pin open. This clock can also be used as the system clock. | |
| X _{COU} T | Sub clock output | | |
| P0 ₀ /DIG ₈ - P0 ₇ /DIG ₁₅ | Output port P0 | An 8-bit output port. The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the V _{EE} pin. Are "L" at reset. | FLD automatic display pins |
| P1 ₀ -P1 ₇ | I/O port P1 | An 8-bit CMOS I/O port. An I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. The input levels are CMOS compatible. | |
| P2 ₀ -P2 ₇ | I/O port P2 | An 8-bit CMOS I/O port with the same function as port P1. The input levels are TTL compatible. | |
| P3 ₀ /SEG ₁₆ / DIG ₀ -P3 ₇ / SEG ₂₃ /DIG ₇ | Output port P3 | An 8-bit output port with the same function as port P0. | FLD automatic display pins |
| P4 ₀ /INT ₀ | Input port P4 ₀ | A 1-bit CMOS input port. | External interrupt input pin |
| P4 ₁ /INT ₁ - P4 ₄ /INT ₄ | I/O port P4 | A 7-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels. | External interrupt input pins |
| P4 ₅ | | | |
| P4 ₆ /T1 _{OUT} - P4 ₇ /T3 _{OUT} | | | Timer output pin |
| P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1} / CS/S _{CLK12} | I/O port P5 | An 8-bit I/O port with the same function as port P1. The output structure of this port is N-channel open drain, and the input levels are CMOS compatible. Keep the input voltage of this port between 0V and V _{CC} . | Serial I/O1 I/O pins |
| P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2} | | | Serial I/O2 I/O pins |


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Function | Alternate Function |
|--|----------------|--|----------------------------|
| | | | |
| P6 ₀ /PWM ₀ | I/O port P6 | An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels | 14-bit PWM output pin |
| P6 ₁ /PWM ₁ | | | 8-bit PWM output pin |
| P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁ | | | Event counter input pins |
| P6 ₄ — P6 ₇ | | | |
| P7 ₀ /AN ₀ — P7 ₇ /AN ₇ | I/O port P7 | An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels | A-D converter input pins |
| P8 ₀ /SEG ₀ — P8 ₇ /SEG ₇ | I/O port P8 | An 8-bit I/O port with the same function as port P1. The output structure of this port is P-channel open drain, and the input levels are CMOS compatible. Please note that this port does not have internal pull-down resistors. | FLD automatic display pins |
| P9 ₀ /SEG ₈ — P9 ₃ /SEG ₁₁ | I/O port P9 | A 4-bit I/O port with the same function as port P1. The output structure of this port is P-channel open drain, and the input levels are CMOS compatible. This port has internal pull-down resistors. | FLD automatic display pins |
| P9 ₄ /SEG ₁₂ — P9 ₇ /SEG ₁₅ | Output port P9 | A 4-bit output port with the same function as port P0 | FLD automatic display pins |
| PA ₀ —PA ₇ | I/O port PA | An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels | |
| PB ₀ , PB ₁ | Input port PB | A 2-bit CMOS input port | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PART NUMBERING




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GROUP EXPANSION

Mitsubishi plans to expand the M3818x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- (2) ROM/PROM size32K to 40K bytes
 RAM size 640 bytes
- (3) Packages
 100P6SPlastic molded QFP
 100D0Window type ceramic LCC



The development schedule and other details of products under development may be revised without notice

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**FUNCTIONAL DESCRIPTION
CENTRAL PROCESSING UNIT (CPU)**

Microcomputers of the M3818x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions, or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

- The FST and SLW instructions are not available for use.
- The STP, WIT, MUL and DIV instructions can be used.

CPU MODE REGISTER

The CPU mode register is allocated to address 003B₁₆. Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection bit.

For details of the X_{COU}T drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.




Fig. 1 Structure of CPU mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

• **Special Function Register (SFR) Area**

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

• **RAM**

RAM is used for data storage as well for stack area.

• **ROM**

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

• **Interrupt Vector Area**

The interrupt vector area contains reset and interrupt vectors.

• **Zero Page**

The 256 bytes from addresses 0000_{16} to $00FF_{16}$ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

• **Special Page**

The 256 bytes from addresses $FF00_{16}$ to $FFFF_{16}$ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

| | |
|--------------------|---|
| 0000 ₁₆ | Port P0 (P0) |
| 0001 ₁₆ | |
| 0002 ₁₆ | Port P1 (P1) |
| 0003 ₁₆ | Port P1 direction register (P1D) |
| 0004 ₁₆ | Port P2 (P2) |
| 0005 ₁₆ | Port P2 direction register (P2D) |
| 0006 ₁₆ | Port P3 (P3) |
| 0007 ₁₆ | |
| 0008 ₁₆ | Port P4 (P4) |
| 0009 ₁₆ | Port P4 direction register (P4D) |
| 000A ₁₆ | Port P5 (P5) |
| 000B ₁₆ | Port P5 direction register (P5D) |
| 000C ₁₆ | Port P6 (P6) |
| 000D ₁₆ | Port P6 direction register (P6D) |
| 000E ₁₆ | Port P7 (P7) |
| 000F ₁₆ | Port P7 direction register (P7D) |
| 0010 ₁₆ | Port P8 (P8) |
| 0011 ₁₆ | Port P8 direction register (P8D) |
| 0012 ₁₆ | Port P9 (P9) |
| 0013 ₁₆ | Port P9 direction register (P9D) |
| 0014 ₁₆ | Port PA (PA) |
| 0015 ₁₆ | Port PA direction register (PAD) |
| 0016 ₁₆ | Port PB (PB) |
| 0017 ₁₆ | |
| 0018 ₁₆ | Serial I/O automatic transfer data pointer (SIODP) |
| 0019 ₁₆ | Serial I/O1 control register (SIO1CON) |
| 001A ₁₆ | Serial I/O automatic transfer control register (SIOAC) |
| 001B ₁₆ | Serial I/O1 register (SIO1) |
| 001C ₁₆ | Serial I/O automatic transfer interval register (SIOAI) |
| 001D ₁₆ | Serial I/O2 control register (SIO2CON) |
| 001E ₁₆ | |
| 001F ₁₆ | Serial I/O2 register (SIO2) |
| 0020 ₁₆ | Timer 1 (T1) |
| 0021 ₁₆ | Timer 2 (T2) |
| 0022 ₁₆ | Timer 3 (T3) |
| 0023 ₁₆ | Timer 4 (T4) |
| 0024 ₁₆ | Timer 5 (T5) |
| 0025 ₁₆ | Timer 6 (T6) |
| 0026 ₁₆ | |
| 0027 ₁₆ | Timer 6 PWM register (T6PWM) |
| 0028 ₁₆ | Timer 12 mode register (T12M) |
| 0029 ₁₆ | Timer 34 mode register (T34M) |
| 002A ₁₆ | Timer 56 mode register (T56M) |
| 002B ₁₆ | PWM control register (PWMCON) |
| 002C ₁₆ | PWM register (upper)(PWMH) |
| 002D ₁₆ | PWM register (lower)(PWML) |
| 002E ₁₆ | |
| 002F ₁₆ | |
| 0030 ₁₆ | A-D control register (ADCON) |
| 0031 ₁₆ | A-D conversion register (AD) |
| 0032 ₁₆ | Port P3 segment/digit switching register (P3SDR) |
| 0033 ₁₆ | Port P0 digit/port switching register (P0DPR) |
| 0034 ₁₆ | Port P8 segment/port switching register (P8SPR) |
| 0035 ₁₆ | Key-scan blanking register (KSCN) |
| 0036 ₁₆ | FLDC mode register (FLDM) |
| 0037 ₁₆ | FLD data pointer (FLDDP) |
| 0038 ₁₆ | High-breakdown-voltage port control register (HVPC) |
| 0039 ₁₆ | |
| 003A ₁₆ | Interrupt edge selection register (INTEDGE) |
| 003B ₁₆ | CPU mode register (CUPM) |
| 003C ₁₆ | Interrupt request register 1 (IREQ1) |
| 003D ₁₆ | Interrupt request register 2 (IREQ2) |
| 003E ₁₆ | Interrupt control register 1 (ICON1) |
| 003F ₁₆ | Interrupt control register 2 (ICON2) |

Fig. 3 Memory map of special function register (SFR)

I/O PORTS

• Direction Registers

The M3818x group microprocessors have 67 programmable I/O pins arranged in nine I/O ports (ports P1, P2, P4, P4₇, P5-P8, P9₀-P9₃ and PA). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

• High-Breakdown-Voltage Output Ports

The M3818x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P3, P8, P9). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of $V_{CC} - 40V$. Each pin in Ports P0, P3, and P9 has an internal pull-down resistor connected to V_{EE} . Port P8 has no internal pull-down resistors and external resistors should be used if necessary. At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of V_{EE} by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

MITSUBISHI MICROCOMPUTERS
M3818x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Diagram No. |
|--|---------|-------------------------------|---|--------------------------------|--|--|
| P0 ₀ /SEG ₈ — P0 ₃ /DIG ₁₁ | Port P0 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register High-breakdown-voltage port control register | (1) |
| P0 ₄ /SEG ₁₂ — P0 ₇ /SEG ₁₅ | | | | | FLDC mode register Digit/port switching register High-breakdown-voltage port control register | (2) |
| P1 ₀ —P1 ₇ | Port P1 | Input/output, individual bits | CMOS level input CMOS 3-state output | | | (3) |
| P2 ₀ —P2 ₇ | Port P2 | Input/output, individual bits | TTL level input CMOS 3-state output | | | (3) |
| P3 ₀ /SEG ₁₆ / DIG ₁₆ —P3 ₇ / SEG ₂₃ /DIG ₇ | Port P3 | Output | High-breakdown-voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register Segment/digit switching register High-breakdown-voltage port control register | (4) |
| P4 ₀ /INT ₀ | Port P4 | Input | CMOS level input | External interrupt input | Interrupt edge selection register | (5) |
| P4 ₁ /INT ₁ — P4 ₄ /INT ₄ | | Input/output, individual bits | CMOS level input CMOS 3-state output | External interrupt input | Interrupt edge selection register | (6) |
| P4 ₅ | | | | Timer output | | |
| P4 ₆ /T1 _{OUT} , P4 ₇ /T3 _{OUT} | | | | | | Timer 12 mode register Timer 34 mode register |
| P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1} / CS/S _{CLK12} | Port P5 | Input/output, individual bits | CMOS level input N-channel open-drain output | Serial I/O1 function I/O | Serial I/O1 control register | (8) |
| P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2} | | | | | Serial I/O2 control register | (9) |
| | | | | Serial I/O2 function I/O | Serial I/O automatic transfer control register | (10) |
| | | | | | | |
| P6 ₀ /PWM ₀ | Port P6 | Input/output, individual bits | CMOS level input CMOS 3-state output | 14-bit PWM output | PWM control register PWML register PWMH register | (11) |
| P6 ₁ /PWM ₁ | | | | 8-bit PWM output | Timer 56 mode register Timer 6 PWM register | (7) |
| P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁ | | | | External count input | Interrupt edge selection register | (6) |
| P6 ₄ —P6 ₇ | | | | | | (3) |
| P7 ₀ /AN ₀ — P7 ₇ /AN ₇ | Port P7 | Input/output, individual bits | CMOS level input CMOS 3-state output | A-D converter input | A-D control register | (12) |
| P8 ₀ /SEG ₀ — P8 ₇ /SEG ₇ | Port P8 | Input/output, individual bits | CMOS level input High-breakdown-voltage P-channel open-drain output without pull-down resistor | FLD automatic display function | FLDC mode register Segment/port switching register High-breakdown-voltage port control register | (13) |

Note. Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction
If an input level is at an intermediate potential, a current will flow in the input-stage gate

MITSUBISHI MICROCOMPUTERS
M3818x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Diagram No. |
|--|---------|----------------------------------|---|-----------------------------------|---|-------------|
| P9 ₀ /SEG ₈ — P9 ₃ /SEG ₁₁ | Port P9 | Input/output, individual bits | CMOS level input High-breakdown- voltage P-channel open-drain output with pull-down resistor | FLD automatic display function | FLDC mode register High-breakdown- voltage port control register | (14) |
| P9 ₄ /SEG ₁₂ — P9 ₇ /SEG ₁₅ | | Output | High-breakdown- voltage P-channel open-drain output with pull-down resistor | | | (15) |
| PA ₀ —PA ₇ | Port PA | Input/output, individual bits | CMOS level input CMOS 3-state output | | | (3) |
| PB ₀ , PB ₁ | Port PB | Input | CMOS level input | | | (16) |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Port block diagram (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 5 Port block diagram (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

A total of 18 source can generate interrupts: 5 external, 12 internal, and 1 software.

• **Interrupt Control**

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

• **Interrupt Operation**

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

• **Notes on Use**

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

| Interrupt Cause | Priority | Vector Address (Note 1) | | Interrupt Request Generation Conditions | Remarks |
|-------------------------------|----------|-------------------------|--------------------|---|---|
| | | High | Low | | |
| Reset (Note 2) | 1 | FFFD ₁₆ | FFFC ₁₆ | At reset | Non-maskable |
| INT ₀ | 2 | FFFB ₁₆ | FFFA ₁₆ | At detection of either rising or falling edge of INT ₀ input | External interrupt (active edge selectable) |
| INT ₁ | 3 | FFF9 ₁₆ | FFF8 ₁₆ | At detection of either rising or falling edge of INT ₁ input | External interrupt (active edge selectable) |
| INT ₂ | 4 | FFF7 ₁₆ | FFF6 ₁₆ | At detection of either rising or falling edge of INT ₂ input | External interrupt (active edge selectable) |
| Serial I/O1 | 5 | FFF5 ₁₆ | FFF4 ₁₆ | At end of data transfer | Valid when serial I/O normal mode is selected |
| Serial I/O automatic transfer | | | | At end of final data transfer | Valid when serial I/O automatic transfer mode is selected |
| Serial I/O2 | 6 | FFF3 ₁₆ | FFF2 ₁₆ | At end of data transfer | |
| Timer 1 | 7 | FFF1 ₁₆ | FFF0 ₁₆ | At timer 1 overflow | |
| Timer 2 | 8 | FFEF ₁₆ | FFEE ₁₆ | At timer 2 overflow | STP release timer overflow |
| Timer 3 | 9 | FFED ₁₆ | FFEC ₁₆ | At timer 3 overflow | |
| Timer 4 | 10 | FFEB ₁₆ | FFEA ₁₆ | At timer 4 overflow | |
| Timer 5 | 11 | FFE9 ₁₆ | FFE8 ₁₆ | At timer 5 overflow | |
| Timer 6 | 12 | FFE7 ₁₆ | FFE6 ₁₆ | At timer 6 overflow | |
| INT ₃ | 13 | FFE5 ₁₆ | FFE4 ₁₆ | At detection of either rising or falling edge of INT ₃ input | External interrupt (active edge selectable) |
| INT ₄ | 14 | FFE3 ₁₆ | FFE2 ₁₆ | At detection of either rising or falling edge of INT ₄ input | External interrupt valid when INT ₄ interrupt is selected (active edge selectable) |
| A-D converter | | | | At end of A-D conversion | Valid when A-D interrupt is selected |
| FLD blanking | 15 | FFE1 ₁₆ | FFE0 ₁₆ | At fall of final digit | Valid when FLD blanking interrupt is selected |
| FLD digit | | | | At rise of each digit | Valid when FLD digit interrupt is selected |
| BRK instruction | 16 | FFDD ₁₆ | FFDC ₁₆ | At BRK instruction execution | Non-maskable software interrupt |

Note 1. Vector addresses contain interrupt jump destination addresses

2. Reset function in the same way as an interrupt with the highest priority

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

TIMERS

Microcomputers of the M3818x group have six built-in timers. The timers count down. Once a timer reaches 00_{16} , the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either high-speed mode or low-speed mode by the CPU mode register.

• Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

Timer 1 can also output a rectangular waveform from the $P4_6/T1_{OUT}$ pin. The waveform changes polarity each time timer 1 overflows.

The active edge of the external signal $CNTR_0$ can be set by the interrupt edge selection register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to FF_{16} , and timer 2 is set to 01_{16} .

• Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the $P4_7/T3_{OUT}$ pin. The waveform changes polarity each time timer 3 overflows.

The active edge of the external signal $CNTR_1$ can be set by the interrupt edge selection register.

• Timer 5 and Timer 6

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register.

Timer 6 can also output a rectangular waveform from the $P6_1/PWM_1$ pin. The waveform changes polarity each time timer 6 overflows.

• Timer 6 PWM₁ Mode

Timer 6 can also output a rectangular waveform of n cycles high and m cycles low. The n is the value set in timer latch 6 (address 0025_{16}) and m is the value in the timer 6 PWM register (address 0027_{16}). If n is "0", the PWM₁ output is "L", if m is "0" and n is not "0", then the PWM₁ output is "H". In PWM mode, interrupts are generated at the rising edge of the PWM₁ output.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 8 Timer block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 9 Structure of timer-related registers




Fig. 10 Timing in timer 6 PWM₁ mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Microcomputers of the M3818x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has a built-in automatic transfer function. Normal serial operation can be set via the serial I/O automatic transfer control register (address 001A₁₆).

Serial I/O2 can only be used in normal operation mode.

The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019₁₆ and 001D₁₆).




Fig. 11 Serial I/O block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(Serial I/O Control Registers) SIO1CON, SIO2CON

Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.




Fig. 12 Structure of serial I/O control registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Operation in Normal Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address $001B_{16}$ or $001F_{16}$). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S_{OUT} pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 13 Serial I/O timing in normal mode (for LSB first)

(2) Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address $001A_{16}$).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- A serial I/O automatic transfer control register
- A serial I/O automatic transfer interval register
- A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address 0019_{16}) in the same way as for ordinary mode. However, note that if external clock is selected and bit 4 (the S_{RDY1} output selection bit) of the serial I/O1 control register is set to "1", port $P5_3$ becomes the \overline{CS} input pin.

(Serial I/O Automatic Transfer Control Register) SIOAC

The serial I/O automatic transfer control register (address $001A_{16}$) contains four bits that select various control parameters for automatic transfer.




Fig. 14 Structure of serial I/O automatic transfer control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(Serial I/O Automatic Transfer Data Pointer) SIODP

The serial I/O automatic transfer data pointer (address 0018₁₆) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus 0100₁₆).

Set the serial I/O automatic transfer data pointer to (the number of transfer data - 1), to specify the storage position of the start of data.

• **Serial I/O Automatic Transfer RAM**

The serial I/O automatic transfer RAM is the 32 bytes from address 0100₁₆ to address 011F₁₆.

• **Setting of Serial I/O Automatic Transfer Data**

When data is stored in the serial I/O automatic transfer RAM, it is stored with the start of the data at the address set by the serial I/O automatic transfer data pointer and the end of the data at address 0100₁₆.

(Serial I/O Automatic Transfer Interval Register) SIOAI

The serial I/O automatic transfer interval register (address 001C₁₆) consists of a 5-bit counter that determines the transfer interval T_i during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of $T_i = (n + 2) \times T_c$ is generated, where T_c is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0100 ₁₆ | | | | | | | | |
| 0101 ₁₆ | | | | | | | | |
| 0102 ₁₆ | | | | | | | | |
| ⋮ | | | | | | | | |
| 011D ₁₆ | | | | | | | | |
| 011E ₁₆ | | | | | | | | |
| 011F ₁₆ | | | | | | | | |

Fig. 15 Bit allocation of serial I/O automatic transfer RAM




Fig. 16 Serial I/O automatic transfer interval timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

- Setting of Serial I/O Automatic Transfer Timing**
 Use the serial I/O1 control register (address 0019₁₆) and the serial I/O automatic transfer interval register (address 001C₁₆) to set the timing of serial I/O automatic transfer.
 The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.
 This setting of transfer interval is valid only when internal clock is selected as the clock source.
- Start of Serial I/O Automatic Transfer**
 Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A₁₆), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to end automatic transfer.
- Operation in Serial I/O Automatic Transfer Modes**
 There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes

(2.1) Operation in Full Duplex Mode
 In full duplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.
 The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.
 Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00₁₆". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

(2.2) Operation in Transmit-Only Mode
 The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.




Fig. 17 Serial I/O1 register in full duplex mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2.3) If Internal Clock is Selected

If internal clock is selected, the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin can be used as the $\overline{S_{RDY1}}$ pin by setting the $SC1_4$ bit to "1". If internal clock is selected, the $P5_3$ pin can be used as the synchronization clock output pin S_{CLK12} by setting the $SIOAC_3$ bit to "1". In this case, the S_{CLK11} pin is at high impedance.

Select the function of the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ and $P5_2/S_{CLK11}$ pins by setting bit 3 ($SC1_3$), bit 4 ($SC1_4$), and bit 6 ($SC1_6$) of the serial I/O control register (address 0019_{16}) and bit 3 ($SIOAC_3$) of the serial I/O automatic transfer control register (address $001A_{16}$). (See Table 2.)

If using the S_{CLK11} and S_{CLK12} pins for switching, set the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin to $P5_3$ by setting the $SC1_4$ bit to "0", and set the $P5_3$ direction register to input mode. Make sure that the $SIOAC_3$ bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S_{CLK11} and S_{CLK12} selection

| $SC1_6$ | $SC1_4$ | $SC3_3$ | $SIOAC_3$ | $P5_2/S_{CLK11}$ | $P5_3/S_{CLK12}$ |
|---------|---------|---------|-----------|------------------|------------------|
| 1 | 0 | 1 | 0 | S_{CLK11} | $P5_3$ |
| | | | 1 | High impedance | S_{CLK12} |

Note. $SC1_3$: Serial I/O port selection bit
 $SC1_4$: $\overline{S_{RDY1}}$ output selection bit
 $SC1_6$: Synchronization clock selection bit
 $SIOAC_3$: Synchronization clock output pin selection bit




Fig. 18 Timing during serial I/O automatic transfer (internal clock selected, $\overline{S_{RDY}}$ used)




Fig. 19 Timing during serial I/O automatic transfer (internal clock selected, S_{CLK11} and S_{CLK12} used)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2.4) If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin S_{OUT} and the internal transfer clock can be controlled from the outside by setting the $\overline{S_{RDY1}}$ and \overline{CS} (input) pins.

When the \overline{CS} input is "L", the S_{OUT} pin and the internal transfer clock are enabled. When the \overline{CS} input is "H", the S_{OUT} pin is at high impedance and the internal transfer clock is at "H".

Select the function of the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin by setting bit 4 ($SC1_4$) and bit 6 ($SC1_6$) of the serial I/O1 control register (address 0019_{16}) and bit 0 ($SIOAC_0$) of the serial I/O automatic transfer control register (address $001A_{16}$).

Make sure that the \overline{CS} pin switches from "L" to "H" or from "H" to "L" while the transfer clock (S_{CLK} input) is "H" after one byte of data has been transferred

If external clock is selected, make sure that the external clock goes "L" after at least nine cycles of the internal system clock ϕ after the start bit is set. Leave at least 11 cycles of the system clock ϕ free for the transfer interval after one byte of data has been transferred.

If \overline{CS} input is not being used, note that the S_{OUT} pin will not go high impedance, even after transfer is completed.

If \overline{CS} input is not being used, or if \overline{CS} is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. $P5_3/\overline{S_{RDY1}}/\overline{CS}$ selection

| $SC1_6$ | $SC1_4$ | $SIOAC_0$ | $P5_3/\overline{S_{RDY1}}/\overline{CS}$ |
|---------|---------|-----------|--|
| 0 | 0 | X | $P5_3$ |
| | 1 | 0 | $\overline{S_{RDY1}}$ |
| | | 1 | \overline{CS} |

Note. $SC1_4$: $\overline{S_{RDY1}}$ output selection bit
 $SC1_6$: Synchronization clock selection bit
 $SIOAC_0$: Automatic transfer control bit




Fig. 20 Timing during serial I/O automatic transfer (external clock selected)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

Microcomputers of the M3818x group have a PWM function with a 14-bit resolution. When the oscillation frequency X_{IN} is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the X_{IN} clock.

The explanation in the rest of this data sheet assumes X_{IN} = 4MHz.




Fig. 21 PWM block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Data Set-up

The PWM output pin also functions as port P6₀. Set port P6₀ to be the PWM output pin by setting bit 0 of the PWM mode register (address 002B₁₆). The upper eight bits of output data are set in the upper PWM register PWMH (address 002C₁₆) and the lower six bits are set in the lower PWM register PWML (address 002D₁₆).

(2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every 8192 μ s), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every 128 μ s). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

| Lower 6 Bits of Data(PWML) | Sub-periods t_m Lengthened ($m=0$ to 63) |
|----------------------------|--|
| 0 0 0 0 0 0 ^{LSB} | None |
| 0 0 0 0 0 1 | $m=32$ |
| 0 0 0 0 1 0 | $m=16, 48$ |
| 0 0 0 1 0 0 | $m=8, 24, 40, 56$ |
| 0 0 1 0 0 0 | $m=4, 12, 20, 28, 36, 44, 52, 60$ |
| 0 1 0 0 0 0 | $m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62$ |
| 1 0 0 0 0 0 | $m=1, 3, 5, 7, \dots, 57, 59, 61, 63$ |

(3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 24. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is $256 \times \tau$ (128 μ s) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by τ (500ns). As shown in Fig. 21, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 24, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are 03₁₆ and the lower six bits are 05₁₆, the length of the "H"-level output in sub-periods $t_8, t_{24}, t_{32}, t_{40}$, and t_{56} is 4τ , and its length 3τ in all other sub-periods.




Fig. 22 PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 23 Structure of PWM mode register




Fig. 24 14-bit PWM timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The functional blocks of the A-D converter are described below.

[A-D Conversion Register] AD

The A-D conversion register is a read-only register that contains the result of an A-D conversion. This register should not be read during an A-D conversion.

[A-D Control Register] ADCON

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between V_{SS} and V_{REF} by 256, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports $P7_7/AN_7$ to $P7_0/AN_0$.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set $f(X_{IN})$ to at least 500kHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD CONTROLLER

Microcomputers of the M3818x group have fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- 24 pins for segments
- 16 pins for digits
- FLDC mode register
- FLD data pointer
- FLD data pointer reload register

- Port P3 segment/digit switching register
- Port P0 digit/port switching register
- Port P8 segment/port switching register
- Key-scan blanking register
- 48-byte FLD automatic display RAM

Eight to twenty-four pins can be used as segment pins and four to sixteen pins can be used as digit pins.

Note that only 32 pins (maximum) can be used as segment and digit pins.




Fig. 27 FLD control circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLDC Mode Register (FLDM)

The FLDC mode register (address 0036_{16}) is a seven bit control register which is used to control the FLD automatic display.

Key-scan Blanking Register (KSCN)

The key-scan blanking register (address 0035_{16}) is a two bit register which sets the blanking period T_{scan} between the last digit and the first digit of the next cycle.




Fig. 28 Structure of FLDC mode register (FLDM)




Fig. 29 Structure of key-scan blanking register (KSCN)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD Automatic Display Pins

The FLD automatic display function of Ports P3, P0, P9, and P8 is selected by setting the automatic display control bit of

the FLDC mode register (address 0036₁₆) to "1".

When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 5. Pins in FLD automatic display mode

| Port Name | Automatic Display Pins | Setting Method |
|----------------------------------|--|---|
| P8 ₀ -P8 ₇ | SEG ₀ -SEG ₇ or P8 ₀ -P8 ₇ | The individual bits of the segment/port switching register (address 0034 ₁₆) can be used to set each pin to either segment ("1") or normal port input ("0") |
| P9 ₀ -P9 ₇ | SEG ₈ -SEG ₁₅ | None (segment only) |
| P3 ₀ -P3 ₇ | SEG ₁₆ -SEG ₂₃ or DIG ₀ -DIG ₇ | The individual bits of the segment/digit switching register (address 0032 ₁₆) can be used to set each pin to segment ("1") or digit ("0") (Note) |
| P0 ₀ -P0 ₃ | DIG ₈ -DIG ₁₁ | None (digit only) |
| P0 ₄ -P0 ₇ | DIG ₁₂ -DIG ₁₅ or P0 ₄ -P0 ₇ | The individual bits of the digit/port switching register (address 0033 ₁₆) can be used to set each pin to digit ("1") or normal port output ("0") (Note) |

Note. Always set digits in sequence

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|-----------------------|-----------------------|------------------------|------------------------|-------------------|-------------------|-------------------|-------------------|---|-------------------|------------------|-------------------|---|-----------------------|-----------------------|------------------------|--|---|------------------------|------------------|------------------------|-------------------|------------------------|-------------------|-----------------------|---|---|-----------------------|------------------------|------------------------|-----------------------|------------------------|-----------------------|--|-------------------|---|------------------|-------------------|---|-----------------------|-----------------------|------------------------|------------------------|------------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|---|---|-----------------------|-----------------------|------------------------|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|---|-------------------|--|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|------------------------|---|-----------------------|
| Number of segments Number of digits | 16 4 | 8 12 | 16 10 | 24 8 | 16 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Port P8 (has segment/port switching register) | <table border="1"> <tr><td>0</td><td>P8₀</td></tr> <tr><td>0</td><td>P8₁</td></tr> <tr><td>0</td><td>P8₂</td></tr> <tr><td>0</td><td>P8₃</td></tr> <tr><td>0</td><td>P8₄</td></tr> <tr><td>0</td><td>P8₅</td></tr> <tr><td>0</td><td>P8₆</td></tr> <tr><td>0</td><td>P8₇</td></tr> </table> | 0 | P8 ₀ | 0 | P8 ₁ | 0 | P8 ₂ | 0 | P8 ₃ | 0 | P8 ₄ | 0 | P8 ₅ | 0 | P8 ₆ | 0 | P8 ₇ | <table border="1"> <tr><td>0</td><td>P8₀</td></tr> <tr><td>0</td><td>P8₁</td></tr> <tr><td>0</td><td>P8₂</td></tr> <tr><td>0</td><td>P8₃</td></tr> <tr><td>0</td><td>P8₄</td></tr> <tr><td>0</td><td>P8₅</td></tr> <tr><td>0</td><td>P8₆</td></tr> <tr><td>0</td><td>P8₇</td></tr> </table> | 0 | P8 ₀ | 0 | P8 ₁ | 0 | P8 ₂ | 0 | P8 ₃ | 0 | P8 ₄ | 0 | P8 ₅ | 0 | P8 ₆ | 0 | P8 ₇ | <table border="1"> <tr><td>0</td><td>P8₀</td></tr> <tr><td>0</td><td>P8₁</td></tr> <tr><td>0</td><td>P8₂</td></tr> <tr><td>0</td><td>P8₃</td></tr> <tr><td>1</td><td>SEG₄</td></tr> <tr><td>1</td><td>SEG₅</td></tr> <tr><td>1</td><td>SEG₆</td></tr> <tr><td>1</td><td>SEG₇</td></tr> </table> | 0 | P8 ₀ | 0 | P8 ₁ | 0 | P8 ₂ | 0 | P8 ₃ | 1 | SEG ₄ | 1 | SEG ₅ | 1 | SEG ₆ | 1 | SEG ₇ | <table border="1"> <tr><td>1</td><td>SEG₀</td></tr> <tr><td>1</td><td>SEG₁</td></tr> <tr><td>1</td><td>SEG₂</td></tr> <tr><td>1</td><td>SEG₃</td></tr> <tr><td>1</td><td>SEG₄</td></tr> <tr><td>1</td><td>SEG₅</td></tr> <tr><td>1</td><td>SEG₆</td></tr> <tr><td>1</td><td>SEG₇</td></tr> </table> | 1 | SEG ₀ | 1 | SEG ₁ | 1 | SEG ₂ | 1 | SEG ₃ | 1 | SEG ₄ | 1 | SEG ₅ | 1 | SEG ₆ | 1 | SEG ₇ | <table border="1"> <tr><td>1</td><td>SEG₀</td></tr> <tr><td>1</td><td>SEG₁</td></tr> <tr><td>1</td><td>SEG₂</td></tr> <tr><td>1</td><td>SEG₃</td></tr> <tr><td>1</td><td>SEG₄</td></tr> <tr><td>1</td><td>SEG₅</td></tr> <tr><td>1</td><td>SEG₆</td></tr> <tr><td>1</td><td>SEG₇</td></tr> </table> | 1 | SEG ₀ | 1 | SEG ₁ | 1 | SEG ₂ | 1 | SEG ₃ | 1 | SEG ₄ | 1 | SEG ₅ | 1 | SEG ₆ | 1 | SEG ₇ |
| 0 | P8 ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P8 ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Port P9 (segment only) | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | <table border="1"> <tr><td>SEG₈</td></tr> <tr><td>SEG₉</td></tr> <tr><td>SEG₁₀</td></tr> <tr><td>SEG₁₁</td></tr> <tr><td>SEG₁₂</td></tr> <tr><td>SEG₁₃</td></tr> <tr><td>SEG₁₄</td></tr> <tr><td>SEG₁₅</td></tr> </table> | SEG ₈ | SEG ₉ | SEG ₁₀ | SEG ₁₁ | SEG ₁₂ | SEG ₁₃ | SEG ₁₄ | SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SEG ₁₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Port P3 (has segment/digit switching register) | <table border="1"> <tr><td>1</td><td>SEG₁₆</td></tr> <tr><td>1</td><td>SEG₁₇</td></tr> <tr><td>1</td><td>SEG₁₈</td></tr> <tr><td>1</td><td>SSG₁₉</td></tr> <tr><td>1</td><td>SEG₂₀</td></tr> <tr><td>1</td><td>SEG₂₁</td></tr> <tr><td>1</td><td>SEG₂₂</td></tr> <tr><td>1</td><td>SEG₂₃</td></tr> </table> | 1 | SEG ₁₆ | 1 | SEG ₁₇ | 1 | SEG ₁₈ | 1 | SSG ₁₉ | 1 | SEG ₂₀ | 1 | SEG ₂₁ | 1 | SEG ₂₂ | 1 | SEG ₂₃ | <table border="1"> <tr><td>0</td><td>DIG₀ → G12</td></tr> <tr><td>0</td><td>DIG₁ → G11</td></tr> <tr><td>0</td><td>DIG₂ → G10</td></tr> <tr><td>0</td><td>DIG₃ → G9</td></tr> <tr><td>0</td><td>DIG₄ → G8</td></tr> <tr><td>0</td><td>DIG₅ → G7</td></tr> <tr><td>0</td><td>DIG₆ → G6</td></tr> <tr><td>0</td><td>DIG₇ → G5</td></tr> </table> | 0 | DIG ₀ → G12 | 0 | DIG ₁ → G11 | 0 | DIG ₂ → G10 | 0 | DIG ₃ → G9 | 0 | DIG ₄ → G8 | 0 | DIG ₅ → G7 | 0 | DIG ₆ → G6 | 0 | DIG ₇ → G5 | <table border="1"> <tr><td>1</td><td>SEG₁₆</td></tr> <tr><td>1</td><td>SEG₁₇</td></tr> <tr><td>1</td><td>SEG₁₈</td></tr> <tr><td>1</td><td>SEG₁₉</td></tr> <tr><td>0</td><td>DIG₄ → G10</td></tr> <tr><td>0</td><td>DIG₅ → G9</td></tr> <tr><td>0</td><td>DIG₆ → G8</td></tr> <tr><td>0</td><td>DIG₇ → G7</td></tr> </table> | 1 | SEG ₁₆ | 1 | SEG ₁₇ | 1 | SEG ₁₈ | 1 | SEG ₁₉ | 0 | DIG ₄ → G10 | 0 | DIG ₅ → G9 | 0 | DIG ₆ → G8 | 0 | DIG ₇ → G7 | <table border="1"> <tr><td>1</td><td>SEG₁₆</td></tr> <tr><td>1</td><td>SEG₁₇</td></tr> <tr><td>1</td><td>SEG₁₈</td></tr> <tr><td>1</td><td>SEG₁₉</td></tr> <tr><td>1</td><td>SEG₂₀</td></tr> <tr><td>1</td><td>SEG₂₁</td></tr> <tr><td>1</td><td>SEG₂₂</td></tr> <tr><td>1</td><td>SEG₂₃</td></tr> </table> | 1 | SEG ₁₆ | 1 | SEG ₁₇ | 1 | SEG ₁₈ | 1 | SEG ₁₉ | 1 | SEG ₂₀ | 1 | SEG ₂₁ | 1 | SEG ₂₂ | 1 | SEG ₂₃ | <table border="1"> <tr><td>0</td><td>DIG₀ → G16</td></tr> <tr><td>0</td><td>DIG₁ → G15</td></tr> <tr><td>0</td><td>DIG₂ → G14</td></tr> <tr><td>0</td><td>DIG₃ → G13</td></tr> <tr><td>0</td><td>DIG₄ → G12</td></tr> <tr><td>0</td><td>DIG₅ → G11</td></tr> <tr><td>0</td><td>DIG₆ → G10</td></tr> <tr><td>0</td><td>DIG₇ → G9</td></tr> </table> | 0 | DIG ₀ → G16 | 0 | DIG ₁ → G15 | 0 | DIG ₂ → G14 | 0 | DIG ₃ → G13 | 0 | DIG ₄ → G12 | 0 | DIG ₅ → G11 | 0 | DIG ₆ → G10 | 0 | DIG ₇ → G9 |
| 1 | SEG ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SSG ₁₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₀ → G12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₁ → G11 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₂ → G10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₃ → G9 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₄ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₅ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₆ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₇ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₄ → G10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₅ → G9 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₆ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₇ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₈ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₁₉ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₀ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₁ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₂ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | SEG ₂₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₀ → G16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₁ → G15 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₂ → G14 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₃ → G13 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₄ → G12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₅ → G11 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₆ → G10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | DIG ₇ → G9 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Port P0 (has digit/port switching register) | <table border="1"> <tr><td>DIG₈ → G4</td></tr> <tr><td>DIG₉ → G3</td></tr> <tr><td>DIG₁₀ → G2</td></tr> <tr><td>DIG₁₁ → G1</td></tr> <tr><td>0</td><td>P0₄</td></tr> <tr><td>0</td><td>P0₅</td></tr> <tr><td>0</td><td>P0₆</td></tr> <tr><td>0</td><td>P0₇</td></tr> </table> | DIG ₈ → G4 | DIG ₉ → G3 | DIG ₁₀ → G2 | DIG ₁₁ → G1 | 0 | P0 ₄ | 0 | P0 ₅ | 0 | P0 ₆ | 0 | P0 ₇ | <table border="1"> <tr><td>DIG₈ → G4</td></tr> <tr><td>DIG₉ → G3</td></tr> <tr><td>DIG₁₀ → G2</td></tr> <tr><td>DIG₁₁ → G1</td></tr> <tr><td>0</td><td>P0₄</td></tr> <tr><td>0</td><td>P0₅</td></tr> <tr><td>0</td><td>P0₆</td></tr> <tr><td>0</td><td>P0₇</td></tr> </table> | DIG ₈ → G4 | DIG ₉ → G3 | DIG ₁₀ → G2 | DIG ₁₁ → G1 | 0 | P0 ₄ | 0 | P0 ₅ | 0 | P0 ₆ | 0 | P0 ₇ | <table border="1"> <tr><td>DIG₈ → G6</td></tr> <tr><td>DIG₉ → G5</td></tr> <tr><td>DIG₁₀ → G4</td></tr> <tr><td>DIG₁₁ → G3</td></tr> <tr><td>1</td><td>DIG₁₂ → G2</td></tr> <tr><td>1</td><td>DIG₁₃ → G1</td></tr> <tr><td>0</td><td>P0₆</td></tr> <tr><td>0</td><td>P0₇</td></tr> </table> | DIG ₈ → G6 | DIG ₉ → G5 | DIG ₁₀ → G4 | DIG ₁₁ → G3 | 1 | DIG ₁₂ → G2 | 1 | DIG ₁₃ → G1 | 0 | P0 ₆ | 0 | P0 ₇ | <table border="1"> <tr><td>DIG₈ → G8</td></tr> <tr><td>DIG₉ → G7</td></tr> <tr><td>DIG₁₀ → G6</td></tr> <tr><td>DIG₁₁ → G5</td></tr> <tr><td>1</td><td>DIG₁₂ → G4</td></tr> <tr><td>1</td><td>DIG₁₃ → G3</td></tr> <tr><td>1</td><td>DIG₁₄ → G2</td></tr> <tr><td>1</td><td>DIG₁₅ → G1</td></tr> </table> | DIG ₈ → G8 | DIG ₉ → G7 | DIG ₁₀ → G6 | DIG ₁₁ → G5 | 1 | DIG ₁₂ → G4 | 1 | DIG ₁₃ → G3 | 1 | DIG ₁₄ → G2 | 1 | DIG ₁₅ → G1 | <table border="1"> <tr><td>DIG₈ → G8</td></tr> <tr><td>DIG₉ → G7</td></tr> <tr><td>DIG₁₀ → G6</td></tr> <tr><td>DIG₁₁ → G5</td></tr> <tr><td>1</td><td>DIG₁₂ → G4</td></tr> <tr><td>1</td><td>DIG₁₃ → G3</td></tr> <tr><td>1</td><td>DIG₁₄ → G2</td></tr> <tr><td>1</td><td>DIG₁₅ → G1</td></tr> </table> | DIG ₈ → G8 | DIG ₉ → G7 | DIG ₁₀ → G6 | DIG ₁₁ → G5 | 1 | DIG ₁₂ → G4 | 1 | DIG ₁₃ → G3 | 1 | DIG ₁₄ → G2 | 1 | DIG ₁₅ → G1 | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₄ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₅ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₂ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₃ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | P0 ₇ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₂ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₃ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₄ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₅ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₈ → G8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₉ → G7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₀ → G6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DIG ₁₁ → G5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₂ → G4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₃ → G3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₄ → G2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | DIG ₁₅ → G1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Fig. 30 Segment/digit setting example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FLD Automatic Display RAM

The FLD automatic display RAM area is the 48 bytes from addresses 0040₁₆ to 006F₁₆. The FLD automatic display RAM area can be used to store 3-byte data items for a maximum of 16 digits. Addresses 0040₁₆ to 004F₁₆ are used for P8 segment data, addresses 0050₁₆ to 005F₁₆ are used for P9 segment data, and addresses 0060₁₆ to 006F₁₆ are used for P3 segment data.

- **FLD Data Pointer and FLD Data Pointer Reload Register**
 The FLD data pointer indicates the data address in the FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates the address of the first digit of segment P9.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0037₁₆ and are 6-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer.

The actual memory address is the value of the data pointer plus 40₁₆, 50₁₆, or 60₁₆.

The contents of the FLD data pointer indicate the start address of segment P9 at the start of automatic display. If segment P3 or P9 data is transferred to the segment, the FLD data pointer returns - 16; if segment P8 data is transferred, it returns + 31. After it reaches "00", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, three bytes of data for the P3, P9, and P8 segments of one digit are transferred.




Fig. 31 FLD automatic display RAM and bit allocation

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P8 data is stored at address 0040₁₆, the end of segment P9 data is stored at address 0050₁₆, and the end of segment P3 data is stored at address 0060₁₆. The head of each of the segment P8, P9, and P3 data is stored at an address that is the number of digits—1 away from the corresponding address 0040₁₆, 0050₁₆, 0060₁₆.

Set the FLD data pointer reload register to the value given by the number of digits—1. "1" is always written to bit 5, and "0" is always written to bit 4. Note that "0" is always read from bit 5 or 4 during a read.




Fig. 32 Example of using the FLD automatic display RAM.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• Timing Setting

The digit timing (T_{disp}) and digit/segment turn-off timing (T_{off}) can be set by the FLDC mode register (address 0036_{16}). The scan timing (T_{scan}) can be set by the key-scan blanking register (address 0035_{16}).

Note that flickering will occur if the repetition frequency ($1/(T_{disp} \times \text{number of digits} + T_{scan})$) is an integral multiple of the digit timing T_{disp} .

• FLD Start

To perform FLD automatic display, you have to use the following registers.

- Port P3 segment/digit switching register
- Port P0 digit/port switching register
- Port P8 segment/port switching register
- Key-scan blanking register
- FLDC mode register
- FLD data pointer

Automatic display mode is activated by writing "1" to bit 0

of the FLDC mode register (address 0036_{16}), and the automatic display is started by writing "1" to bit 1. During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period T_{scan} ,

1. Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0036_{16}).
2. Set the port corresponding to the segment to the normal port.
3. After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0036_{16}).

Note on performance of key-scan in the above 1 to 3 order.

1. Do not write "0" to bit 1 of FLDC mode register (address 0036_{16}).
2. Do not write "1" to the port corresponding to the digit.




Fig. 33 FLDC timing

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

- High-Speed Operation Start Mode

In high-speed operation start mode, reset occurs if the $\overline{\text{RESET}}$ pin is held at an "L" level for at least $2\mu\text{s}$ then is returned to an "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 13 X_{IN} clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte).

- Low-Speed Operation Start Mode

In low-speed operation start mode, reset occurs if the $\overline{\text{RESET}}$ pin is held at an "L" level for at least $2\mu\text{s}$ then is

returned to an "H" level (the power supply voltage should be between 2.8V and 5.5V). The X_{IN} clock does not begin oscillating. In order to give the X_{CIN} time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{\text{CIN}}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD_{16} (upper byte) and address FFFC_{16} (lower byte).

If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{\text{CIN}})=32.768\text{kHz}$).

Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

- Note on Use

Make sure that the reset input voltage is no more than 0.8V in high-speed operation start mode, or no more than 0.5V in low-speed operation start mode.




Fig. 34 Power-on reset circuit example

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | Address | Register contents | | Address | Register contents |
|---|-----------------------------|-------------------|--|-----------------------------|--|
| (1) Port P0 register | (0 0 0 0 ₁₆)... | 00 ₁₆ | (31) Timer 12 mode register | (0 0 2 8 ₁₆)... | 00 ₁₆ |
| (2) Port P1 register | (0 0 0 2 ₁₆)... | 00 ₁₆ | (32) Timer 34 mode register | (0 0 2 9 ₁₆)... | 00 ₁₆ |
| (3) Port P1 direction register | (0 0 0 3 ₁₆)... | 00 ₁₆ | (33) Timer 56 mode register | (0 0 2 A ₁₆)... | 00 ₁₆ |
| (4) Port P2 register | (0 0 0 4 ₁₆)... | 00 ₁₆ | (34) PWM control register | (0 0 2 B ₁₆)... | 00 ₁₆ |
| (5) Port P2 direction register | (0 0 0 5 ₁₆)... | 00 ₁₆ | (35) A-D control register | (0 0 3 0 ₁₆)... | 08 ₁₆ |
| (6) Port P3 register | (0 0 0 6 ₁₆)... | 00 ₁₆ | (36) Port P3 segment/digit switching register | (0 0 3 2 ₁₆)... | 00 ₁₆ |
| (7) Port P4 register | (0 0 0 8 ₁₆)... | 00 ₁₆ | (37) Port P0 digit/port switching register | (0 0 3 3 ₁₆)... | 00 ₁₆ |
| (8) Port P4 direction register | (0 0 0 9 ₁₆)... | 00 ₁₆ | (38) Port P8 segment/port switching register | (0 0 3 4 ₁₆)... | 00 ₁₆ |
| (9) Port P5 register | (0 0 0 A ₁₆)... | 00 ₁₆ | (39) Key-scan blanking register | (0 0 3 5 ₁₆)... | 00 ₁₆ |
| (10) Port P5 direction register | (0 0 0 B ₁₆)... | 00 ₁₆ | (40) FLDC mode register | (0 0 3 6 ₁₆)... | 00 ₁₆ |
| (11) Port P6 register | (0 0 0 C ₁₆)... | 00 ₁₆ | (41) High-breakdown-voltage port control register | (0 0 3 8 ₁₆)... | 00 ₁₆ |
| (12) Port P6 direction register | (0 0 0 D ₁₆)... | 00 ₁₆ | (42) Interrupt edge selection register | (0 0 3 A ₁₆)... | 00 ₁₆ |
| (13) Port P7 register | (0 0 0 E ₁₆)... | 00 ₁₆ | (43) CPU mode register | (0 0 3 B ₁₆)... | * * 1 0 0 0 0 0 |
| (14) Port P7 direction register | (0 0 0 F ₁₆)... | 00 ₁₆ | (44) Interrupt request register 1 | (0 0 3 C ₁₆)... | 00 ₁₆ |
| (15) Port P8 register | (0 0 1 0 ₁₆)... | 00 ₁₆ | (45) Interrupt request register 2 | (0 0 3 D ₁₆)... | 00 ₁₆ |
| (16) Port P8 direction register | (0 0 1 1 ₁₆)... | 00 ₁₆ | (46) Interrupt control register 1 | (0 0 3 E ₁₆)... | 00 ₁₆ |
| (17) Port P9 register | (0 0 1 2 ₁₆)... | 00 ₁₆ | (47) Interrupt control register 2 | (0 0 3 F ₁₆)... | 00 ₁₆ |
| (18) Port P9 direction register | (0 0 1 3 ₁₆)... | 00 ₁₆ | (48) Processor status register | (P S) ₄ | × × × × 1 × × |
| (19) Port PA register | (0 0 1 4 ₁₆)... | 00 ₁₆ | (49) Program counter | (P C _H) | Contents of address FFFD ₁₆ |
| (20) Port PA direction register | (0 0 1 5 ₁₆)... | 00 ₁₆ | | (P C _L) | Contents of address FFFC ₁₆ |
| (21) Serial I/O1 control register | (0 0 1 9 ₁₆)... | 00 ₁₆ | | | |
| (22) Serial I/O automatic transfer control register | (0 0 1 A ₁₆)... | 00 ₁₆ | | | |
| (23) Serial I/O automatic transfer interval register | (0 0 1 C ₁₆)... | 00 ₁₆ | | | |
| (24) Serial I/O2 control register | (0 0 1 D ₁₆)... | 00 ₁₆ | | | |
| (25) Timer 1 register | (0 0 2 0 ₁₆)... | FF ₁₆ | | | |
| (26) Timer 2 register | (0 0 2 1 ₁₆)... | 01 ₁₆ | | | |
| (27) Timer 3 register | (0 0 2 2 ₁₆)... | FF ₁₆ | | | |
| (28) Timer 4 register | (0 0 2 3 ₁₆)... | FF ₁₆ | | | |
| (29) Timer 5 register | (0 0 2 4 ₁₆)... | FF ₁₆ | | | |
| (30) Timer 6 register | (0 0 2 5 ₁₆)... | FF ₁₆ | | | |

Note. * : The initial values of bits 7 and 6 of the CPU mode register are determined by a mask option
 × : Undefined
 The contents of all other registers and RAM are undefined after a reset, so programs must set their initial values

Fig. 35 Internal status at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 36 Reset sequence in high-speed operation mode




Fig. 37 Reset sequence in low-speed operation mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATION CIRCUIT

When using an external clock signal, input the clock signal to the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

• **High-Speed Operation Start Mode**

After reset has completed, the internal clock ϕ is half the frequency of X_{IN} . Immediately after power-on, both the X_{IN} and X_{CIN} clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address $003B_{16}$) to "1".

• **Low-Speed Operation Start Mode**

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after power-on, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to high-speed operation mode, first set bit 6 (CM_6) of the CPU mode register (address $003B_{16}$) to "0", then set bit 7 (CM_7) to "0". Note that the program must allow time for oscillation to stabilize.

• **Oscillation Control Stop Mode**

If the STP instruction is executed, oscillation stops with the internal clock ϕ at an "H" level. Timer 1 is set to " FF_{16} " and timer 2 is set to " 01_{16} ".

Either X_{IN} or X_{CIN} divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing an STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize.

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-Speed Mode

If the internal clock is generated from the sub clock (X_{CIN}), a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit 6 (CM_6) of the CPU mode register ($003B_{16}$) to "1". When the main clock X_{IN} is restarted, the program must allow enough time for oscillation to stabilize.

Note that in low-power-consumption mode the X_{CIN} - X_{COUT} drive performance can be reduced, allowing even lower power consumption ($20\mu A$ with $X_{CIN} = 32kHz$). To reduce the X_{CIN} - X_{COUT} drive performance, clear bit 5 (CM_5) of the CPU mode register ($003B_{16}$) to "0". At re-

set or when an STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 38 Ceramic resonator circuit




Fig. 39 External clock input circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 40 System clock generation circuit block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 41 State transitions of system clock

NOTES ON PROGRAMMING

• Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

• Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

• Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

• Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.

• Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

• Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

• Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

• Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction

is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} or X_{CIN} frequency.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form
(three identical copies)

If required, specify the following option on the Mask Confirmation Form:

- Operation start mode switching option

ROM Writing Method

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

In case PROM is 32K bytes or under;

| Package | Name of Write Adapter |
|---------|-----------------------|
| 100P6S | PCA4738F-100 |
| 100D0 | PCA4738L-100 |

In case PROM is 36K bytes or over;

| Package | Name of Write Adapter |
|---------|-----------------------|
| 100P6S | Under development |
| 100D0 | Under development |

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 42 is recommended to verify programming.




Fig. 42 Writing and testing of one-time programmable version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|---|---|---|------|
| V _{CC} | Supply voltage | All voltages measured based on the V _{SS} pin Output transistors are isolated | -0.3 to 7.0 | V |
| V _{EE} | Pull-down power supply voltage | | V _{CC} -40 to V _{CC} +0.3 | V |
| V _I | Input voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P9 ₀ -P9 ₃ , PA ₀ -PA ₇ , PB ₀ , PB ₁ | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage P4 ₀ | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage P8 ₀ -P8 ₇ | | V _{CC} -40 to V _{CC} +0.3 | V |
| V _I | Input voltage RESET, X _{IN} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage X _{CIN} | | -0.3 to V _{CC} +0.3 | V |
| V _O | Output voltage P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ | | V _{CC} -40 to V _{CC} +0.3 | V |
| V _O | Output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , X _{OUT} , X _{COUT} | | -0.3 to V _{CC} +0.3 | V |
| P _d | Power dissipation | | T _a = 25°C | 600 |
| T _{opr} | Operating temperature | | -10 to 85 | °C |
| T _{stg} | Storage temperature | | -40 to 125 | °C |

RECOMMENDED OPERATING CONDITIONS (V_{CC} = 4.0 to 5.5V, T_a = -10 to 85°C, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit | |
|------------------|---|---------------------------|-----|---------------------|------|---|
| | | Min | Typ | Max | | |
| V _{CC} | Supply voltage | High-speed operation mode | 4.0 | 5.0 | 5.5 | V |
| | | Low-speed operation mode | 2.8 | 5.0 | 5.5 | |
| V _{SS} | Supply voltage | | 0 | | V | |
| V _{EE} | Pull-down power supply voltage | V _{CC} -38 | | V _{CC} | V | |
| V _{REF} | Reference input voltage | 2 | | V _{CC} | V | |
| AV _{SS} | Analog power voltage | | 0 | | V | |
| V _{IA} | Analog input voltage | 0 | | V _{CC} | V | |
| V _{IH} | "H" input voltage P1 ₀ -P1 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁ | 0.75V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage P2 ₀ -P2 ₇ | 0.4V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage P4 ₀ | 0.75V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ | 0.8V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage RESET | 0.8V _{CC} | | V _{CC} | V | |
| V _{IH} | "H" input voltage X _{IN} , X _{CIN} | 0.8V _{CC} | | V _{CC} | V | |
| V _{IL} | "L" input voltage P1 ₀ -P1 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁ | 0 | | 0.25V _{CC} | V | |
| V _{IL} | "L" input voltage P2 ₀ -P2 ₇ | 0 | | 0.16V _{CC} | V | |
| V _{IL} | "L" input voltage P4 ₀ | 0 | | 0.25V _{CC} | V | |
| V _{IL} | "L" input voltage P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ | 0 | | 0.2V _{CC} | V | |
| V _{IL} | "L" input voltage RESET | 0 | | 0.2V _{CC} | V | |
| V _{IL} | "L" input voltage X _{IN} , X _{CIN} | 0 | | 0.2V _{CC} | V | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=4.0$ to $5.5V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------------|--|--------|--------|------|------|
| | | Min | Typ | Max | |
| $\Sigma I_{OH(peak)}$ | "H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ | | | -240 | mA |
| $\Sigma I_{OH(peak)}$ | "H" total peak output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | -60 | mA |
| $\Sigma I_{OL(peak)}$ | "L" total peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | 100 | mA |
| $\Sigma I_{OL(peak)}$ | "L" total peak output current P6 ₀ | | | 3.0 | mA |
| $\Sigma I_{OH(avg)}$ | "H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ | | | -120 | mA |
| $\Sigma I_{OH(avg)}$ | "H" total average output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | -30 | mA |
| $\Sigma I_{OL(avg)}$ | "L" total average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | 50 | mA |
| $\Sigma I_{OL(avg)}$ | "L" total average output current P6 ₀ | | | 1.5 | mA |
| $I_{OH(peak)}$ | "H" peak output current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ (Note 2) | | | -40 | mA |
| $I_{OH(peak)}$ | "H" peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | -10 | mA |
| $I_{OL(peak)}$ | "L" peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | 10 | mA |
| $I_{OL(peak)}$ | "L" peak output current P5 ₀ -P5 ₇ | | | 10 | mA |
| $I_{OL(peak)}$ | "L" peak output current P6 ₀ | | | 3.0 | mA |
| $I_{OH(avg)}$ | "H" average output current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ | | | -18 | mA |
| $I_{OH(avg)}$ | "H" average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | -5.0 | mA |
| $I_{OL(avg)}$ | "L" average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , (Note 3) P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | | | 5.0 | mA |
| $I_{OL(avg)}$ | "L" average output current P5 ₀ -P5 ₇ | | | 5.0 | mA |
| $I_{OL(avg)}$ | "L" average output current P6 ₀ | | | 1.5 | mA |
| $f(CNTR_0)$ | Clock input frequency for timers 2 and 4 | | | 250 | kHz |
| $f(CNTR_1)$ | (duty cycle 50%) | | | | |
| $f(X_{IN})$ | Main clock input oscillation frequency (Note 4) | | | 6.3 | MHz |
| $f(X_{CIN})$ | Sub clock input oscillation frequency (Note 4, Note 5) | | 32.768 | 50 | kHz |

- Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.
2. The peak output current is the peak current flowing in each port.
3. The average output current is an average value measured over 100ms.
4. When the oscillation frequency has a duty cycle of 50%.
5. When using the microcomputer in low-speed operation mode, make sure that the sub clock's input frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$.

MITSUBISHI MICROCOMPUTERS

M3818x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to $5.5V$, $T_a = -10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--|---|--------------------|------|------|---------|
| | | | Min. | Typ | Max | |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ | $I_{OH} = -18mA$ | $V_{CC} - 2.0$ | | | V |
| V_{OH} | "H" output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | $I_{OH} = -10mA$ | $V_{CC} - 2.0$ | | | V |
| V_{OL} | "L" output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ | $I_{OL} = 10mA$ | | | 2.0 | V |
| V_{OL} | "L" output voltage P6 ₀ | $I_{OL} = 1.5mA$ | | | 0.5 | V |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{INT_0} - \overline{INT_4}$, S _{IN1} , S _{IN2} , S _{CLK1} , S _{CLK2} , CNTR ₀ , CNTR ₁ | When using a non-port function | | 0.4 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis \overline{RESET} , X _{IN} | $\overline{RESET} : V_{CC} = 2.8V$ to $5.5V$ | | 0.5 | | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{CIN} | | | 0.5 | | V |
| I_{IH} | "H" input current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁ | $V_i = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current P4 ₀ | $V_i = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ (Note 1) | $V_i = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current \overline{RESET} , X _{CIN} | $V_i = V_{CC}$ | | | 5.0 | μA |
| I_{IH} | "H" input current X _{IN} | $V_i = V_{CC}$ | | 4.0 | | μA |
| I_{IL} | "L" input current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁ | $V_i = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current P4 ₀ | $V_i = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ (Note 1) | $V_i = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current \overline{RESET} , X _{CIN} | $V_i = V_{SS}$ | | | -5.0 | μA |
| I_{IL} | "L" input current X _{IN} | $V_i = V_{SS}$ | | -4.0 | | μA |
| I_{LOAD} | Output load current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P9 ₀ -P9 ₇ | $V_{EE} = V_{CC} - 36V$, $V_{OL} = V_{CC}$, With output transistors off | 150 | 500 | 900 | μA |
| I_{LEAK} | Output leakage current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ | $V_{EE} = V_{CC} - 38V$, $V_{OL} = V_{CC} - 38V$, With output transistors off (Except for reset) | | | -10 | μA |
| V_{RAM} | RAM hold voltage | When clock is stopped | 2.0 | | 5.5 | V |
| I_{CC} | Power supply current | In high-speed operation mode $f(X_{IN}) = 6.3MHz$ $f(X_{CIN}) = 32kHz$ Output transistors off A-D converter operating | | 7.5 | 15 | μA |
| | | In high-speed operation mode $f(X_{IN}) = 6.3MHz$ (in WIT state) $f(X_{CIN}) = 32kHz$ Output transistors off A-D converter stopped | | 1.0 | | μA |
| | | In low-speed operation mode $f(X_{IN}) =$ stopped, $f(X_{CIN}) = 32kHz$ Low-power dissipation mode set ($CM_5 = 0$) Output transistors off | | 60 | 200 | μA |
| | | In low-speed operation mode $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32kHz$ (in WIT state) Low-power dissipation mode set ($CM_5 = 0$) Output transistors off | | 20 | 40 | μA |
| | | All oscillation stopped (in STP state) | $T_a = 25^\circ C$ | 0.1 | 1.0 | μA |
| | | Output transistors off | $T_a = 85^\circ C$ | | 10 | |

Note 1. Except when reading ports P8 or ports P9₀-P9₃

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER CHARACTERISTICS

($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-10$ to $85^\circ C$, high-speed operation mode, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|---------------------------|------------------------|--------|---------|-----------|--------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC}=V_{REF}=5.12V$ | | ± 1 | ± 2.5 | LSB |
| T_{CONV} | Conversion time | | 49 | | 50 | $t_C (\phi)$ |
| V_{REF} | Reference input voltage | | 2 | | V_{CC} | V |
| I_{VREF} | Reference input current | $V_{REF}=5V$ | 50 | 150 | 200 | μA |
| I_{IA} | Analog port input current | | | 0.5 | 5.0 | μA |
| R_{LADDER} | Ladder resistor | | | 35 | | $k\Omega$ |

TIMING REQUIREMENTS

($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-----------------------|---|-----------------|--------|-----|-----|---------|
| | | | Min | Typ | Max | |
| $t_{W(RESET)}$ | Reset input "L" pulse width | | 2.0 | | | μs |
| $t_C(X_{IN})$ | Main clock input cycle time (X_{IN} input) | | 158 | | | ns |
| $t_{WH}(X_{IN})$ | Main clock input "H" pulse width | | 40 | | | ns |
| $t_{WL}(X_{IN})$ | Main clock input "L" pulse width | | 40 | | | ns |
| $t_C(X_{CIN})$ | Sub clock input cycle time (X_{CIN} input) | | 2.0 | | | ms |
| $t_{WH}(X_{CIN})$ | Sub clock input "H" pulse width | | 0.5 | | | ms |
| $t_{WL}(X_{CIN})$ | Sub clock input "L" pulse width | | 0.5 | | | ms |
| $t_C(CNTR)$ | $CNTR_0, CNTR_1$ input cycle time | | 4.0 | | | μs |
| $t_{WH}(CNTR)$ | $CNTR_0, CNTR_1$ input "H" pulse width | | 1.6 | | | μs |
| $t_{WL}(CNTR)$ | $CNTR_0, CNTR_1$ input "L" pulse width | | 1.6 | | | μs |
| $t_{WH}(INT)$ | INT_0-INT_4 input "H" pulse width | | 80 | | | ns |
| $t_{WL}(INT)$ | INT_0-INT_4 input "L" pulse width | | 80 | | | ns |
| $t_C(SCLK)$ | Serial clock input cycle time | | 1.0 | | | μs |
| $t_{WH}(SCLK)$ | Serial clock input clock "H" pulse width | | 400 | | | ns |
| $t_{WL}(SCLK)$ | Serial clock input clock "L" pulse width | | 400 | | | ns |
| $t_{SU}(SCLK-S_{IN})$ | Serial input setup time | | 200 | | | ns |
| $t_H(SCLK-S_{IN})$ | Serial input hold time | | 200 | | | ns |

SWITCHING CHARACTERISTICS

($V_{CC}=4.0$ to $5.5V$, $V_{SS}=0V$, $T_a=-10$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------------|--|--------------------------------|-------------|-----|----------|---------|
| | | | Min | Typ | Max | |
| $t_{WH}(SCLK)$ | Serial clock output "H" pulse width | $C_L=100pF, R_L=1k\Omega$ | $t_C/2-160$ | | | ns |
| $t_{WL}(SCLK)$ | Serial clock output "L" pulse width | $C_L=100pF, R_L=1k\Omega$ | $t_C/2-160$ | | | ns |
| $t_d(SCLK-S_{OUT})$ | Serial output delay time | | | | $0.2t_C$ | ns |
| $t_v(SCLK-S_{OUT})$ | Serial output hold time | | 0 | | | ns |
| $t_f(SCLK)$ | Serial clock output fall time | $C_L=100pF, R_L=1k\Omega$ | | | 40 | ns |
| $t_r(Pch-strg)$ | P-channel high-breakdown voltage output rise time (Note 1) | $C_L=100pF, V_{EE}=V_{CC}-36V$ | | 55 | | ns |
| $t_r(Pch-weak)$ | P-channel high-breakdown voltage output rise time (Note 2) | $C_L=100pF, V_{EE}=V_{CC}-36V$ | | 1.8 | | μs |

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "0"

2. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1"

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 43 Output switching characteristics measurement circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Timing Chart



SERIES 7450

3

MITSUBISHI MICROCOMPUTERS

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37450M2-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences among M37450M2-XXXSP/FP, M37450M4-XXXSP/FP and M37450M8-XXXSP/FP are as shown below. The descriptions that follow describe the M37450M2-XXXSP/FP (abbreviated as M37450) unless otherwise noted.

| Type name | ROM size | RAM size |
|-------------------|-------------|-----------|
| M37450M2-XXXSP/FP | 4096 bytes | 128 bytes |
| M37450M4-XXXSP/FP | 8192 bytes | 256 bytes |
| M37450M8-XXXSP/FP | 16384 bytes | 384 bytes |

The number of analog input pins for the 80-pin model (FP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for RD, WR, RESET_{OUT}, DAV_{REF}, ADV_{REF}, AV_{CC} and the 64-pin model has a special V_{REF} pin.


FEATURES

- Number of basic instructions..... 71
69 MELPS 740 basic instructions+2 multiply/divide instructions
- Instruction execution time
(minimum instructions at 10MHz frequency).....0.8μs
- Single power supply.....5V±10%
- Power dissipation normal operation mode
(at 10MHz frequency).....30mW
- Subroutine nesting..... 64 levels max.(M37450M2)
96 levels max.(M37450M4, M37450M8)
- Interrupt..... 15 events
- Master CPU bus interface..... 1 byte
- 16-bit timer..... 3
- 8-bit timer (Serial I/O use)..... 1
- Serial I/O (UART or clock synchronous)..... 1
- A-D converter (8-bit resolution)..... 3 channels (DIP)
8 channels (QFP)
- D-A converter (8-bit resolution)..... 2 channels
- PWM output (8 bit or 16 bit)..... 1
- Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6)..... 48
- Input port (Port P4)..... 3(DIP), 8(QFP)
- Output ports (Ports D-A₁, D-A₂)..... 2


APPLICATION

Slave controller for PPCs, facsimiles, and page printers.

PIN CONFIGURATION (TOP VIEW)



Outline 64P4B




Outline 80P6

NC : No connection


HDD, optical disk, inverter, and industrial motor controllers.
Industrial robots and machines.

M37450M2-XXXSP BLOCK DIAGRAM



Note 1 : 256 bytes for M37450M4-XXXSP and 384 bytes for M37450M8-XXXSP
 Note 2 : 8192 bytes for M37450M4-XXXSP and 16384 bytes for M37450M8-XXXSP

M37450M2-XXXFP BLOCK DIAGRAM



Note 1 : 256 bytes for M37450M4-XXXFP and 384 bytes for M37450M8-XXXFP
 Note 2 : 8192 bytes for M37450M4-XXXFP and 16384 bytes for M37450M8-XXXFP



MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37450M2-XXXSP/FP, M37450M4-XXXSP/FP, M37450M8-XXXSP/FP

| Parameter | | Functions | |
|------------------------------|----------------------|---|--|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) | |
| Instruction execution time | | 0.8 μ s (minimum instructions, at 10MHz frequency) | |
| Clock frequency | | 10MHz (max) | |
| Memory size | M37450M2-XXXSP/FP | ROM | 4096 bytes |
| | | RAM | 128 bytes |
| | M37450M4-XXXSP/FP | ROM | 8192 bytes |
| | | RAM | 256 bytes |
| | M37450M8-XXXSP/FP | ROM | 16384 bytes |
| | | RAM | 384 bytes |
| Input/Output ports | P0-P3, P5, P6 | I/O | 8-bit \times 6 |
| | P4 | Input | 3-bit \times 1 (8-bit \times 1 for 80-pin model) |
| | D-A | Output | 2-bit \times 1 |
| Serial I/O | | UART or clock synchronous | |
| Timers | | 16-bit timer \times 3, 8-bit timer (serial I/O baud rate generator) \times 1 | |
| A-D converter | | 8-bit \times 3 channels (8 channels for 80-pin model) | |
| D-A converter | | 8-bit \times 2 channels | |
| Pulse width modulator | | 8-bit or 16-bit \times 1 | |
| Data bus buffer | | 1-byte input and output each | |
| Subroutine nesting | | 64-levels (max for M37450M2) | |
| | | 96-levels (max for M37450M4, M37450M8) | |
| Interrupt | | 6 external interrupts, 8 internal interrupts 1 software interrupt | |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 5V \pm 10% | |
| Power dissipation | | 30mW (at 10MHz frequency) | |
| Input/Output characters | Input/Output voltage | 5V | |
| | Output current | \pm 5mA (max.) | |
| Memory expansion | | Possible | |
| Operating temperature range | | -10 to 70°C | |
| Device structure | | CMOS silicon gate | |
| Package | M37450M2-XXXSP | 64-pin shrink plastic molded DIP | |
| | M37450M4-XXXSP | | |
| | M37450M8-XXXSP | | |
| | M37450M2-XXXFP | 80-pin plastic molded QFP | |
| | M37450M4-XXXFP | | |
| | M37450M8-XXXFP | | |

mitsubishi MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|--------------------------------|-----------------------------|------------------|---|
| V_{CC} , V_{SS} | Supply voltage | | Power supply inputs $5V \pm 10\%$ to V_{CC} , and 0V to V_{SS} |
| CNV_{SS} | CNV_{SS} | | Controls the processor mode of the chip. Normally connected to V_{SS} or V_{CC} |
| \overline{RESET} | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time |
| X_{IN} | Clock input | Input | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open. |
| X_{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs |
| R/\overline{W} | Read/Write status output | Output | This signal determines the direction of the data bus. It is "H" during read and "L" during write |
| $P0_0-P0_7$ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode. |
| $P1_0-P1_7$ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode. |
| $P2_0-P2_7$ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode. |
| $P3_0-P3_7$ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program. |
| $P4_0-P4_2$ ($P4_0-P4_7$) | Input port P4 | Input | Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins. |
| $P5_0-P5_7$ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program. |
| $P6_0-P6_7$ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins $P6_5-P6_7$ change to a control bus for the master CPU when slave mode is selected with a program. Pins $P6_0-P6_2$ may be programmed as external interrupt input pins. |
| $D-A_1$, $D-A_2$ | D-A output | Output | Analog signal from D-A converter is output |
| V_{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only. |
| ADV_{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter. This pin is for 80-pin model only. |
| DAV_{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter. This pin is for 80-pin model only. |
| AV_{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter. Same voltage as V_{SS} is applied. |
| AV_{CC} | Analog power supply | | Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V_{CC} is applied. In the case of the 64-pin model, AV_{CC} is connected to V_{CC} internally. |
| \overline{RD} | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only. |
| \overline{WR} | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only. |
| $RESET_{OUT}$ | Reset output | Output | Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only. |

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The M37450 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions can be used.

The WIT instruction can be used.

The STP instruction can be used.

MISRG2 Register

The MISRG2 register is allocated to address 00DF₁₆. Bits 0 and 1 of this register are processor mode bits. This register also has a stack page selection bit.




Fig. 1 Structure of MISRG2 register

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

• **Special Function Register (SFR) Area**

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• **RAM**

RAM is used for data storage as well as a stack area.

• **ROM**

ROM is used for storing user programs as well as the interrupt vector area.

• **Interrupt Vector Area**

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

• **Zero Page**

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

• **Special Page**

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map

**M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|----------------------------------|--------------------|-------------------------------|
| 00D0 ₁₆ | P0 register | 00EB ₁₆ | PWM register (low-order) |
| 00D1 ₁₆ | P0 directional register | 00EC ₁₆ | PWM register (high-order) |
| 00D2 ₁₆ | P1 register | 00ED ₁₆ | Timer 1 control register |
| 00D3 ₁₆ | P1 directional register | 00EE ₁₆ | Timer 2 control register |
| 00D4 ₁₆ | P2 register | 00EF ₁₆ | Timer 3 control register |
| 00D5 ₁₆ | P2 directional register | 00F0 ₁₆ | Timer 1 register (low-order) |
| 00D6 ₁₆ | P3 register | 00F1 ₁₆ | Timer 1 register (high-order) |
| 00D7 ₁₆ | P3 directional register | 00F2 ₁₆ | Timer 1 latch (low-order) |
| 00D8 ₁₆ | P4 register | 00F3 ₁₆ | Timer 1 latch (high-order) |
| 00D9 ₁₆ | Reserved | 00F4 ₁₆ | Timer 2 register (low-order) |
| 00DA ₁₆ | P5 register | 00F5 ₁₆ | Timer 2 register (high-order) |
| 00DB ₁₆ | P5 directional register | 00F6 ₁₆ | Timer 2 latch (low-order) |
| 00DC ₁₆ | P6 register | 00F7 ₁₆ | Timer 2 latch (high-order) |
| 00DD ₁₆ | P6 directional register | 00F8 ₁₆ | Timer 3 register (low-order) |
| 00DE ₁₆ | MISRG1 | 00F9 ₁₆ | Timer 3 register (high-order) |
| 00DF ₁₆ | MISRG2 | 00FA ₁₆ | Timer 3 latch (low-order) |
| 00E0 ₁₆ | D-A1 register | 00FB ₁₆ | Timer 3 latch (high-order) |
| 00E1 ₁₆ | D-A2 register | 00FC ₁₆ | Interrupt request register 1 |
| 00E2 ₁₆ | A-D register | 00FD ₁₆ | Interrupt request register 2 |
| 00E3 ₁₆ | A-D control register | 00FE ₁₆ | Interrupt control register 1 |
| 00E4 ₁₆ | Data bus buffer register | 00FF ₁₆ | Interrupt control register 2 |
| 00E5 ₁₆ | Data bus buffer status register | | |
| 00E6 ₁₆ | Receive/Transmit buffer register | | |
| 00E7 ₁₆ | Serial I/O status register | | |
| 00E8 ₁₆ | Serial I/O control register | | |
| 00E9 ₁₆ | UART control register | | |
| 00EA ₁₆ | Baud rate generator | | |

Fig. 3 SFR (Special Function Register) memory map

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

Interrupts can be caused by 15 different events consisting of six external, eight internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt inhibit flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 4 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt inhibit bit is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

| Event | Priority | Vector addresses | Remarks |
|--------------------------------|----------|---------------------------------------|---|
| RESET | 1 | FFF ₁₆ , FFE ₁₆ | Non-maskable |
| Input buffer full interrupt | 2 | FFD ₁₆ , FFC ₁₆ | Valid only in slave mode |
| Output buffer empty interrupt | 3 | FFB ₁₆ , FFA ₁₆ | Valid only in slave mode |
| INT ₁ interrupt | 4 | FF9 ₁₆ , FF8 ₁₆ | External interrupt (phase programmable) |
| INT ₂ interrupt | 5 | FF7 ₁₆ , FF6 ₁₆ | External interrupt (phase programmable) |
| INT ₃ interrupt | 6 | FF5 ₁₆ , FF4 ₁₆ | External interrupt (phase programmable) |
| Timer 1 interrupt | 7 | FF3 ₁₆ , FF2 ₁₆ | |
| Timer 2 interrupt | 8 | FF1 ₁₆ , FF0 ₁₆ | |
| Timer 3 interrupt | 9 | FFE ₁₆ , FFE ₁₆ | |
| EV ₁ interrupt | 10 | FFD ₁₆ , FFE ₁₆ | External event interrupt (phase programmable) |
| EV ₂ interrupt | 11 | FFB ₁₆ , FFE ₁₆ | External event interrupt (phase programmable) |
| EV ₃ interrupt | 12 | FF9 ₁₆ , FF8 ₁₆ | External event interrupt (phase programmable) |
| Serial I/O receive interrupt | 13 | FF7 ₁₆ , FF6 ₁₆ | Valid only when serial I/O is selected |
| Serial I/O transmit interrupt | 14 | FF5 ₁₆ , FF4 ₁₆ | Valid only when serial I/O is selected |
| A-D conversion completion flag | 15 | FF3 ₁₆ , FF2 ₁₆ | |
| BRK instruction interrupt | 16 | FE1 ₁₆ , FE0 ₁₆ | Non-maskable software interrupt |

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M37450 has three independent 16-bit internal timers as shown in Figure 6.

The timers are controlled by the timer *i* control register (*i*=1, 2, 3) and MISRG1 shown in Figure 7 and 8.

The timer and the timer latch are independent of each other and a value must be written in both when setting a timer.

A write to a timer is performed in the order of T_L to T_H after setting the count enable bit to count inhibit "0".

A read from a timer is performed in the order of T_H to T_L . The value of T_L is latched in the read timer latch at the timing when T_H is read. All timers are decrement counters and are started by setting the timer *i* count enable bit to "1". When the value of the timer reaches 0000_{16} , and overflow occurs and the timer *i* interrupt request bit is set to "1" at the next count pulse.

During a reset or an STP instruction execution, the low-order byte of the timer 1 register is set to FF_{16} and the high-order byte is set to 03_{16} . Also, when an STP instruction is executed, a frequency obtained by dividing the oscillating frequency by four becomes the timer 1 input regardless of the timer 1 count source selection bit. This condition is canceled and the original count source is resumed when the timer *i* interrupt request bit is set to "1" or when a reset occurs. Refer to the section on the clock generator for details concerning the operation of the STP instruction.

The M37450 provides seven timer modes selectable with the timer mode selection bit in the timer *i* control register.




Fig. 7 Structure of timer *i* control register




Fig. 8 Structure of MISRG1




Fig. 6 Timer block diagram

(1) 16-bit Timer Mode [000]

In this mode, an interrupt request occurs and the value of the timer latch is loaded in the timer each time the timer overflows.

The timer count source is set to $f(X_{IN})$ divided by four regardless of the count source selection bit. Assuming that the timer latch is n , the frequency dividing ratio is $1/(n+1)$.

Figure 9 shows the timer operation during 16-bit timer mode.




Fig. 9 16-bit timer mode operation

(2) Event Count Mode [001]

In this mode, the EVi pin input signal are counted in the direction selected by the event input polarity selection bit.

The input signal from the EVi pin is used as the count source regardless of the count source selection bit. The operation is the same as with the 16-bit timer mode except for the difference in the count source.

Both the "H" and "L" pulse width of the EVi pin input signal must be not less than $(4/f(X_{IN})) + 100ns$.

Figure 10 shows the timer operation during event count mode.




Fig. 10 Event counter mode operation

(3) Pulse Output Mode [010]

In this mode, a 50% duty pulse is output from the EVi pin.

The count source selected with the count source selection bit is counted. When it overflows, the phase of the EVi pin output level is reversed and the value of the timer latch is loaded in the timer.

When this mode is selected, the EVi pin output level is initialized to "L".

Figure 11 shows the timer operation during pulse output mode.




Fig. 11 Square wave output mode

(4) Pulse Period Measurement Mode [011]

This mode is used to measure the pulse period of the EVi pin input signal.

The timer counts the count source selected by the count source selection bit between the rise-to-rise or fall-to-fall interval (selected with the event input polarity selection bit in the timer i control register) of the EVi pin input signal.

At a valid edge on the EVi pin input, the 1's complement of the timer value is stored in the timer latch and the timer value is set to $FFFF_{16}$.

Figure 12 shows the timer operation during pulse frequency measurement mode.




Fig. 12 Pulse period measurement mode

(5) Pulse Width Measurement Mode [100]

This mode measures the pulse width while the EVi pin input signal is "H" or "L".

Whether to measure the "H" or "L" interval is determined by the event input polarity selection bit. If this bit is "0", the count source selected with the count source selection bit is counted while the input pulse is "H". If it is "1", the count source is counted while the input pulse is "L". A 1's complement of the timer value is stored in the timer latch for a valid edge on the EVi pin input. In addition, the timer value is set to $FFFF_{16}$ for an edge (both rise and fall) on the EVi pin input. Figure 13 shows the timer operation during pulse width measurement mode.




Fig. 13 Pulse width measurement mode

In pulse period measurement mode [011] and pulse width measurement mode [100], an EVi interrupt request is issued at the valid edge selected by the event phase selection bit. That is, an interrupt occurs at the end of the pulse period measurement or pulse width measurement. Also, when a timer overflow occurs, the count continues from $FFFF_{16}$ without the value of the timer latch being loaded in the timer.

Write to timer latch is inhibited in these modes. Furthermore, EVi interrupt is disabled during STP instruction execution.

(6) Programmable Waveform Generation Mode [101]

In this mode, the level set in the output level latch of the timer i control register is output to the EVi pin every time the timer overflows.

The timer counts the source selected by the count source selection bit and when it overflows, the value in the timer latch is loaded in the timer.

After it overflows, the value of the output level latch and the timer latch can be modified to generate any waveform from the EVi pin.

Figure 14 shows the timer operation during programmable waveform generation mode.




Fig. 14 Programmable waveform generation mode

(7) Programmable One-shot Generation Mode [110]

This mode uses the INTi pin input signal as a trigger and counts by writing the value of the timer latch in the timer.

The output level of the EVi pin goes "H" when the trigger is issued and goes "L" when the timer overflows.

The EVi pin level is initialized to "L" when this mode is selected.

The timer count source is set to $f(X_{IN})$ divided by four regardless of the count source selection bit.

A valid edge of the INTi pin input trigger signal is determined by the INTi phase selection bit of MISRG1 ($00DE_{16}$). Figure 15 shows the timer operation during programmable one-shot generation mode.




Fig. 15 Programmable one-shot generation mode

When the INTi pin input signal is selected as the count source for pulse output mode [010], pulse period measurement mode [011], pulse width measurement mode [100], and programmable waveform generation mode [101], the "H" and "L" pulse width of the input signal must not be less than $(6/f(X_{IN})) + 100ns$.

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Serial I/O can operate in either clock synchronous or clock asynchronous (UART) mode. An exclusive baud rate gen-

eration timer (baud rate generator) is provided for serial I/O operation. Figure 16 shows the structure of the registers used for serial I/O.




Fig. 16 Structure of registers related to serial I/O

MITSUBISHI MICROCOMPUTERS

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Clock Synchronous Serial I/O

Clock synchronous serial I/O is selected by setting the mode selection bit of the serial I/O control register to "1". Figure 17 shows a block diagram of clock synchronous serial I/O and Figure 18 shows its operation.

With clock synchronous serial I/O, the same clock is used as the operating clock between the transmitting and receiving microcomputers. If an internal clock is used for operating clock, transmit/receive is started by writing a signal in the transmit/receive buffer register.




Fig. 17 Clock synchronous serial I/O block diagram




Fig. 18 Clock synchronous serial I/O operation

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Asynchronous Serial I/O (UART)

UART is selected by setting the mode selection bit of the serial I/O control register to "0". Figure 19 shows a block diagram of UART and Figure 20 shows its operation.

With the M37450, one of eight serial data transmission formats can be selected with the UART control register as shown in Figure 16. The transmission format must be agreed upon between the transmit side and the receive side.

The transmit shift register and the receive shift register has its buffer register respectively to perform serial data transfer (same memory addresses).

Data cannot be written or read directly to/from the shift registers. Therefore, the data to be transmitted is written to a buffer register and the received data is read from a buffer register. The buffer registers can also be used to store data to be transmitted next or to receive 2-byte data consecutively.




Fig. 19 UART serial I/O block diagram




Fig. 20 UART serial I/O operation

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Serial I/O control register] SIOCON

The serial I/O control register is an 8-bit register consisting of selection bits for controlling the serial I/O function.

- **Serial I/O enable bit SIOE**

When this bit is set to "1", serial I/O is enabled and pins P3₄~P3₇ can be used as serial I/O function pins.

- **Serial I/O mode selection bit SIOM**

This bit is used to select the serial I/O operation mode. When this bit is "0", asynchronous serial I/O (UART), which transfers data using start and stop bits, is selected. When it is "1", clock synchronous serial I/O which performs transmission and receive using the same clock is selected.

- **Receive enable bit RE**

Receive operation is enabled when this bit is set to "1" and pin P3₄ becomes a serial data input pin.

- **Transmission enable bit TE**

Transmission operation is enabled when this bit is set to "1". Pin P3₅ becomes a serial data output pin and shift data is output.

- **Transmission interrupt source selection bit TIC**

This bit is used to select events that can cause a transmission interrupt.

- **$\overline{\text{SRDY}}$ output enable bit SRDY**

If this bit is set to "1" when clock synchronous serial I/O is selected, pin P3₇ becomes an $\overline{\text{SRDY}}$ signal output pin and $\overline{\text{SRDY}}$ signal is output.

When an external clock is used during clock synchronous serial I/O, the $\overline{\text{SRDY}}$ signal is used to notify the clock sender that it can send the serial clock signal. It goes "L" when data is written in the transmit/receive buffer register and goes "H" at the first fall of the receive clock. When using the $\overline{\text{SRDY}}$ signal, the transmission enable bit must be set to "1" even when performing receive only.

- **Serial I/O synchronous clock selection bit SCS**

When this bit is "1", pin P3₆ becomes an input pin and the external clock input from the S_{CLK} pin is selected as the serial I/O synchronous clock. When this bit is "0", the baud rate generator (BRG) overflow signal is selected as the serial I/O synchronous clock. Also, when this bit is "0" during clock synchronous serial I/O, pin P3₆ becomes an output pin and the shift clock is output from the S_{CLK} pin.

When clock synchronous serial I/O is selected, the baud rate generator (BRG) output signal divided by four or an external clock input is used. When UART is selected, the BRG output signal divided by sixteen or an external clock input signal divided by sixteen is used.

- **BRG count source selection bit CSS**

The baud rate generator is an 8-bit counter with a reload register. By setting a value n in the BRG register (address 00EA₁₆), the count source selected by the BRG count source selection bit is divided by (n+1).

[UART control register] UARTCON

The UART control register is a 4-bit register consisting of control bits that are valid when UART is selected. The content of this register is used to set the data format for serial data transmission/receiving.

- **Character length selection bit CHAS**

This bit is used to select the transmission/receiving character length.

- **Parity enable bit PARE**

When this bit is set to "1", a parity bit is added next to the most significant bit (MSB) of the transmission data and parity is checked during receive.

- **Parity selection bit PARS**

This bit is used to specify the type of parity to be generated during transmission and checked when data is received. The number of 1's in the data is set to even or odd according to this bit.

- **Stop bit length selection STPS**

This bit is used to determine the number of stop bits to be used during transmission.

[Serial I/O status register] SIOSTS

The serial I/O status register is a 7-bit read only register consisting of serial I/O operation status flags and error flags. Bits 4 to 6 are valid only during UART mode.

All bits of this register are initialized to "0" at reset, and when the transmit enable bit in the serial I/O control register is set to "1", bits "0" and "2" change to "1".

- **Transmission buffer empty flag TBE**

This bit is cleared to "0" when transmission data is written in the transmission buffer register and set to "1" when that data is transferred to the transmit shift register. It is also cleared when TE=0.

- **Receive buffer full flag RBF**

When receiving serial data, data is transferred to the receive buffer register and this bit is set to "1" when the receive shift register completes receiving a data byte. This bit is cleared when the data is read. This bit is also cleared when RE=0.

- **Transmit shift register shift completion flag TSC**

This bit is cleared to "0" when the data in the transmission buffer register is transferred to the transmit shift register and set to "1" when data shift completes. It is also set to "1" when TE=0.

- **Overrun error flag OE**

When continuously receiving serial data, this bit is set when the next data fill the receive shift register before the data in the receive buffer register has been read.

- **Parity error flag PE**

When receiving serial data with parity, this bit is set to "1" if the parity of the received data differs from the specified parity.

**M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP****SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

• Framing error flag FE

This bit is set to "1" when there is no stop bit when transferring data from the receive shift register to the receive buffer.

• Summing error flag SE

This bit is set when either overrun, a parity, or a framing error occurs.

Tests for these errors are performed as soon as the data is transferred from the receive shift register to the receive buffer register and at the same time the receive buffer full flag is set. The error flags (OE, PE, FE, and SE) are cleared when any data is written in the serial I/O status register. Also, all status flags including error flags are cleared when SIOE=0.

MITSUBISHI MICROCOMPUTERS

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BUS INTERFACE

The M37450 is equipped with a bus interface that is functionally similar to the MELPS 8-41 series. Its operation can be controlled with control signals from the host CPU (slave mode).

The M37450 bus interface can be connected directly to either a R/W type CPU or separate \overline{RD} , \overline{WR} type CPU. Figure 21 shows a block diagram of the bus interface function. Slave mode is selected with MISRG2 (address 00DF₁₆) bit 2 and 3 as shown in Figure 22.

An input buffer full interrupt occurs when data is received from the host CPU and an output buffer empty interrupt occurs when data is read by the host CPU.

In slave mode, ports P5₀-P5₇ become a tri-state data bus used to transfer data, commands, and status to and from the host CPU.

Furthermore, ports P6₄-P6₇ become host CPU control signal input pins and P6₃ becomes a slave status output pin.

[Data bus buffer status register] DBBSTS

This is an 8-bit register. Bits 0, 1, and 3 are read-only bits indicating the status of the data bus buffer. Bits 2, 4, 5, 6, and 7 are read/write enabled user-definable flags that can be set with a program. The host CPU can only read these flags by setting the A0 pin to "H".




Fig. 22 Structure of bus interface relation registers




Fig. 21 Bus interface circuit diagram

mitsubishi MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• **Output buffer full flag OBF**

This flag is set when data is written in the output data bus buffer and cleared when the host CPU reads the data in the output data bus buffer. It is initialized to "1" at reset and cleared to "0" when the slave mode is selected with the bus interface enable bit set.

• **Input buffer full flag IBF**

This flag is set when the host CPU writes data in the input data bus buffer and cleared when the slave CPU reads the data in the input data bus buffer. This bit is initialized to "0" at reset.

A0 Flag

The level of the A0 pin is latched when the host CPU writes data in the input data bus buffer.

[Input data bus buffer] DBBIN

Data on the data bus is latched in DBBIN when there is a write request from the host CPU. The data in DBBIN can be read from the data bus buffer register (SFR address 00E4₁₆).

[Output data bus buffer] DBBOUT

Data is written in DBBOUT by writing data in data bus buffer register (SFR address 00E4₁₆). The data in DBBOUT is output to the data bus (P5) when the host CPU issues a read request with setting the A0 pin to "L".

Table 2. Control I/O pin functions when bus interface function is selected

| Pin | Name | Bus interface mode bit | Input/Output | Function |
|-----------------|----------------------|------------------------|--------------|--|
| P6 ₃ | $\overline{P_{RDY}}$ | — | Output | Status output The NOR of OBF and IBF is output |
| P6 ₄ | A0 | — | Input | Address input Used to select between DBBSTS and DBBOUT during host CPU read Also used to identify commands and data during write |
| P6 ₅ | \overline{CS} | — | Input | Chip select input Used to select the data bus buffer Select when "L" |
| P6 ₆ | R | 0 | Input | Timing signal used by the host CPU to read data from the data bus buffer |
| | E | 1 | Input | Inputs a timing signal E or inverse of ϕ |
| P6 ₇ | \overline{W} | 0 | Input | Timing signal used by the host CPU to write data to the data bus buffer |
| | R/ \overline{W} | 1 | Input | Input R/ \overline{W} signal used to control the data transfer direction When this signal is "L", data bus buffer write is synchronized with the E signal When it is "H", data bus buffer read is synchronized with the E signal |

PWM

The PWM generator has two program-selectable modes; the high-speed mode (8-bit resolution) and the high-precision mode (16-bit resolution). Figure 23 shows a block diagram.

The register MISRG2 (address 00DF₁₆) shown in Figure 22 is used to enable/disable the PWM and change its mode. When the PWM enable bit is set, the PWM timer starts from its initial state.

As shown in Figure 24, the output frequency is

$$(2X255)/f(X_{IN}) \quad 51\mu s \text{ at } f(X_{IN})=10\text{MHz}$$

in high-speed mode and

$$(2X65535)/f(X_{IN}) \quad 13.107\text{ms at } f(X_{IN})=10\text{MHz}$$

in high-precision mode.

The "H" width of the output pulse is determined by setting a value only in the PWM_L register for high-speed mode and in both the PWM_H and PWM_L in this order for high-precision mode.

If the value set in the PWM register is m, the "H" width of the output pulse is

$$(PWM \text{ period} \times m)/255 \text{ for high-speed mode and}$$

$$(PWM \text{ period} \times m)/65535 \text{ for high-precision mode.}$$




Fig. 24 PWM output




Fig. 23 PWM generator block diagram

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

An A-D converter is an 8-bit successive approximation method. Figure 26 shows a block diagram of the A-D converter.

The 64-pin model has three analog voltage input pins, the 80-pin model has eight.

A-D conversion is started by a write operation to the analog input pin selection bit of the A-D control register shown in Figure 25 and by selecting the analog voltage input pin. The A-D interrupt request bit in the interrupt request register 2 is set when A-D conversion completes. The result of A-D conversion is stored in the A-D register.

The contents of the A-D register must not be read during A-D conversion and $f(X_{IN})$ must be no less than 1 MHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram

D-A CONVERTER

Two 8-bit resolution D-A converter channels are provided. Figure 27 shows a block diagram of the D-A converter.

D-A conversion is performed by setting a value in the D-Ai register (addresses 00E0₁₆ and 00E1₁₆). The result of D-A conversion is output from the D-Ai output pin.

The output analog voltage V_{DA} is determined by the value n (decimal) set in the D-Ai register as follows:

$$V_{DA} = DAV_{REF} * Xn / 256$$

* V_{REF} for 64-pin model.




Fig. 27 D-A converter block diagram

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M37450 is reset according to the sequence shown in Figure 30. It starts the program from the address formed by using the content of address $FFFF_{16}$ as the high order address and the content of the address $FFFE_{16}$ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for no less than 8 clock cycles while the power voltage is $5V \pm$

10% and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 28.

An example of the reset circuit is shown in Figure 29. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V.

| | address | |
|--------------------------------------|--------------------|---|
| (1) Port P0 directional register | 00D1 ₁₆ | 00 ₁₆ |
| (2) Port P1 directional register | 00D3 ₁₆ | 00 ₁₆ |
| (3) Port P2 directional register | 00D5 ₁₆ | 00 ₁₆ |
| (4) Port P3 directional register | 00D7 ₁₆ | 00 ₁₆ |
| (5) Port P4 directional register | 00DB ₁₆ | 00 ₁₆ |
| (6) Port P5 directional register | 00DD ₁₆ | 00 ₁₆ |
| (7) MISRG1 | 00DE ₁₆ | 0 0 0 0 0 0 0 |
| (8) MISRG2 | 00DF ₁₆ | 00 ₁₆ |
| (9) D-A1 register | 00E0 ₁₆ | 00 ₁₆ |
| (10) D-A2 register | 00E1 ₁₆ | 00 ₁₆ |
| (11) Data bus buffer status register | 00E5 ₁₆ | 0 1 |
| (12) Serial I/O status register | 00E7 ₁₆ | 0 0 0 0 0 0 0 0 |
| (13) Serial I/O control register | 00E8 ₁₆ | 00 ₁₆ |
| (14) UART control register | 00E9 ₁₆ | 0 0 0 0 |
| (15) Timer 1 control register | 00ED ₁₆ | 0 0 0 0 0 0 |
| (16) Timer 2 control register | 00EE ₁₆ | 0 0 0 0 0 0 |
| (17) Timer 3 control register | 00EF ₁₆ | 0 0 0 0 0 0 |
| (18) Timer 1 register (low order) | 00F0 ₁₆ | FF ₁₆ |
| (19) Timer 2 register (high order) | 00F1 ₁₆ | 03 ₁₆ |
| (20) Interrupt request register 1 | 00FC ₁₆ | 00 ₁₆ |
| (21) Interrupt request register 2 | 00FD ₁₆ | 0 0 0 0 0 0 |
| (22) Interrupt control register 1 | 00FE ₁₆ | 00 ₁₆ |
| (23) Interrupt control register 2 | 00FF ₁₆ | 0 0 0 0 0 0 |
| (24) Processor status register (PS) | | 1 |
| (25) Program counter | (PC _H) | Contents of address FFFF ₁₆ |
| | (PC _L) | Contents of address FFFE ₁₆ |

Note. Since the contents of both registers other than those listed above (including timer 1, timer 2, timer 3, and the serial I/O register) and the RAM are undefined at reset, it is necessary to set initial values

Fig. 28 Internal state of microcomputer at reset




Fig. 29 Example of reset circuit

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 30 Timing diagram at reset

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

As shown in the memory map (Figure 2), port P0 can be accessed at zero page memory address 00D0₁₆.

Port P0 has a directional register (address 00D1₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00DF₁₆), three different modes can be selected; single-chip mode, memory expanding mode and microprocessor mode.

In these modes it functions as address (A₇-A₀) output port (excluding single-chip mode). For more details, see the processor mode information.

(2) Port P1

In single-chip mode, port P1 has the same function as port P0. In other modes, it functions as address (A₁₅-A₈) output port.

Refer to the section on processor modes for details.

(3) Port P2

In single-chip mode, port P2 has the same function as port P0. In other modes, it functions as data (D₀-D₇) input/output port. Refer to the section on processor modes for details.

(4) Port P3

Port P3 is an 8-bit I/O port with function similar to port P0. All pins have program selectable dual functions. When a serial I/O function is selected, the input and output from pins P3₄-P3₇ are determined by the contents of the serial I/O registers.

This port is unaffected by the processor mode.

(5) Port P4

This is an input-only port and may be used as an analog voltage input port. The number of ports is different for the 64-pin model and 80-pin model. The 64-pin model has three ports and the 80-pin model has eight ports.

(6) Port P5

This is an 8-bit I/O port with function similar to port P0. When slave mode is selected with a program, all ports change to the data bus for the master CPU. In this case, port input/output is unaffected by the directional register.

This port is unaffected by the processor mode register.

(7) Port P6

This is an 8-bit input/output port with function similar to port P0.

When slave mode is selected with a program, ports P6₃-P6₇ change to the control bus for the bus interface function. In this case, port input/output is unaffected by the directional register.

Ports P6₀-P6₂ are shared with the external interrupt input pins (INT₁-INT₃). The INT interrupt constantly monitors the status of this port and generates an interrupt at a valid edge. Therefore, if the INT interrupt is not used, it must be disabled and if it is used, this port must be set to input.

(8) Port D-A

Port D-A consists of two analog voltage output pins. Any analog voltage can be generated by setting a value in the D-A register.

(9) ϕ pin

The internal system clock (1/4 the frequency of the oscillator connected between the X_N and X_{OUT} pins) is output from this pin. If an STP or WIT instruction is executed, output stops after going "H".

(10) SYNC pin

This pin outputs a signal that is "H" during one cycle of the ϕ during operation code fetch.

(11) R/ \overline{W} pin

This is a control signal output pin that indicates the local bus direction in memory expanding and microprocessor modes.

(12) \overline{RD} , \overline{WR} pins

These are local bus write and read timing signal output pins for memory expanding and microprocessor modes. A signal equivalent to the signal output from the R/ \overline{W} separated by the ϕ signal is output.

These pins are used exclusively by the 80-pin model.

(13) RESET_{OUT} pin

This pin goes "H" while the microprocessor is being reset. It can be used as a reset signal output pin for peripheral devices.

This pin is used exclusively by the 80-pin model.

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 31 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (1)

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 32 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (2)

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00DF_{16}$), three different operation modes can be selected; single-chip mode, memory expanding mode, and microprocessor mode.

In the memory expanding mode and the microprocessor mode, ports P0-P2 can be used as address, and data input/output pins.

Figure 34 shows the functions of ports P0-P2.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 33.

By connecting CNV_{SS} to V_{SS} , all three modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode.

The three different modes are explained as follows:

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports P0-P2 will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost.

Port P2 becomes the data bus of D_7-D_0 (including instruction code) and loses its normal I/O functions.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset or connecting CNV_{SS} to V_{SS} and the processor mode bits are set to "10", the microcomputer will automatically default to this mode. In this mode, the internal ROM is inhibited so the external memory is required. Other functions are same as the memory expanding mode. The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 3.




Fig. 33 External memory area in processor mode (M37450M2)

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | | |
|---------|-----------------|------------------|-----------------------|---------------------|
| Mode | CM ₁ | 0 | 0 | 1 |
| | CM ₀ | 0 | 1 | 0 |
| Port | | Single-chip mode | Memory expanding mode | Microprocessor mode |
| Port P0 | | | | Same as left |
| Port P1 | | | | Same as left |
| Port P2 | | | | Same as left |

Fig. 34 Processor mode and function of port P0-P2

Table 3. Relationship between CNV_{SS} pin input level and processor mode

| CNV _{SS} | Mode | Explanation |
|-------------------|--|---|
| V _{SS} | <ul style="list-style-type: none"> • Single-chip mode • Memory expanding mode • Microprocessor mode | The single-chip mode is set by the reset All modes can be selected by changing the processor mode bit with the program |
| V _{CC} | <ul style="list-style-type: none"> • Microprocessor mode | The microprocessor mode is set by the reset |

MITSUBISHI MICROCOMPUTERS

M37450M2-XXXSP/FP, M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 37.

When an STP instruction is executed, the internal clock ϕ stops oscillating at "H" level. At the same time, FF₁₆ is set in the low-order byte of timer 1, 03₁₆ is set in the high-order byte, and timer 1 count source is forced to $f(X_{IN})$ divided by four. This connection is cleared when timer 1 overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the clock ϕ keeps its "H" level until timer 1 overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer 1 count enable bit must be set to "1" and the timer 1 interrupt enable bit must be set to "0" before executing STP instruction.

With the M37450, the MISRG2 bit 6 shown in Figure 22 can be used to double the bus cycle. However, the timer, UART, and PWM operations are unaffected. This facilitates

accessing of slow peripheral LSIs when external memory and I/O are extended in memory expanding mode or microprocessor mode. Note that this bit also affects the bus cycle in single-chip mode.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 35.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufacturer's suggested value.

The example of external clock usage is shown in Figure 36. X_{IN} is the input, and X_{OUT} is open.




Fig. 35 External ceramic resonator circuit




Fig. 36 External clock input circuit




Fig. 37 Block diagram of clock generating circuit

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

(1) Processor status register

1. Except for the interrupt inhibit flag (I) being set to "1", the content of the processor status register (PS) is unpredictable after a reset. Therefore, flags affecting program execution must be initialized.

The T flag and D flag which affect arithmetic operations, must always be initialized.

2. A NOP instruction must be used after the execution of a PLP instruction.

(2) Interrupts

Even though the BBC and BBS instructions are executed just after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.

(3) Decimal operations

1. Decimal operations are performed by setting the decimal mode flag (D) and executing the ADC or SBC instruction. In this case, there must be at least one instruction following the ADC or SBC instruction before executing the SEC, CLC, or CLD instruction.
2. The N (Negative), V (Overflow), and Z (Zero) flags are ignored during decimal mode.

(4) Timers

1. The frequency dividing ratio when n (0 to 65535) is written in the timer latch is $1/(n+1)$.
2. When directly writing a value in the timer, set the count enable bit to count disable (0) and write in the low-order byte first and then in the high-order byte.
3. The timer value must be read from the high-order byte first.

(5) Serial I/O

In clock synchronous serial I/O mode, if the receiver is to output an $\overline{S_{RDY}}$ using an external clock, the receive enable bit, $\overline{S_{RDY}}$ output enable bit, and transmission enable bit must be set to "1".

(6) A-D conversion

The comparator consists of coupling capacitors that lose their charge when the clock frequency is low. Therefore, $f(X_{IN})$ must be no less than 1MHz during A-D conversion. (If the bus cycle control bit is "1", the bus cycle is doubled and the A-D conversion time is also doubled, therefore, $f(X_{IN})$ must not be less than 2MHz.) Also, the STP and WIT instructions must not be executed during A-D conversion.

(7) STP instruction

The STP instruction must be executed after setting the timer 1 count enable bit (bit 4 at address 00DE₁₆) to enable ("1").

(8) Multiply/Divide instructions

1. The MUL and DIV instructions are not affected by the T and D flags.
2. The contents of the processor status register are unaffected by multiply or divide instructions.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- mask ROM order confirmation form
- mark specification form
- ROM data.....EPROM 3 sets

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | RATINGS | Unit |
|------------------|---|---|----------------------|------|
| V_{CC} | Supply voltage | With respect to V_{SS} Output transistors are at "off" state | -0.3 to 7 | V |
| V_I | Input voltage X_{IN} , RESET | | -0.3 to 7 | V |
| V_I | Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , ADV _{REF} , DAV _{REF} , V _{REF} , AV _{CC} | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage CNV _{SS} | | -0.3 to 13 | V |
| V_O | Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , X _{OUT} , ϕ R/W, RD, WR, SYNC, RESET _{OUT} | | -0.3 to $V_{CC}+0.3$ | V |
| P_d | Power dissipation | T _a = 25°C | 1000 (Note 1) | mW |
| T _{opr} | Operating temperature | | -10 to 70 | °C |
| T _{stg} | Storage temperature | | -40 to 125 | °C |

Note 1 : 500mW in case of the flat package

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, T_a=-10 to 70°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------|---|--------------------|-----|---------------------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" input voltage RESET, X_{IN} , CNV _{SS} (Note 1) | 0.8V _{CC} | | V _{CC} | V |
| V_{IH} | "H" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (expect Note 1) | 2.0 | | V _{CC} | V |
| V_{IL} | "L" input voltage CNV _{SS} (Note 1) | 0 | | 0.2V _{CC} | V |
| V_{IL} | "L" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (expect Note 1) | 0 | | 0.8 | V |
| V_{IL} | "L" input voltage RESET | 0 | | 0.12V _{CC} | V |
| V_{IL} | "L" input voltage X_{IN} | 0 | | 0.16V _{CC} | V |
| $I_{OL(peak)}$ | "L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | 10 | mA |
| $I_{OL(avg)}$ | "L" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2) | | | 5 | mA |
| $I_{OH(peak)}$ | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | -10 | mA |
| $I_{OH(avg)}$ | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2) | | | -5 | mA |
| f(X_{IN}) | Internal clock oscillating frequency | 1 | | 10 | MHz |

Note 1 : Ports operating as special function pins INT₁-INT₃(P6₀-P6₂), EV₁-EV₃(P3₀-P3₂), R_XD(P3₄), S_{CLK}(P3₆)

- 2 : $I_{OL(avg)}$ and $I_{OH(avg)}$ are the average current in 100ms
- 3 : The total of I_{OL} of Port P0, P1 and P2 should be 40mA (max.)
The total of I_{OL} of Port P3, P5, P6, R/W SYNC, RESET_{OUT}, RD, WR and ϕ should be 40mA (max)
The total of I_{OH} of Port P0, P1, and P2 should be 40mA (max)
The total of I_{OH} of Port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR, and ϕ should be 40mA (max).

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, $f(X_{IN})=10MHz$)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---|--|------------|-----|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output voltage \overline{RD} , \overline{WR} , R/\overline{W} , \overline{SYNC} , \overline{RESET}_{OUT} , ϕ | $I_{OH} = -2\text{ mA}$ | $V_{CC}-1$ | | | V |
| V_{OH} | "H" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$ | $I_{OH} = -5\text{ mA}$ | $V_{CC}-1$ | | | V |
| V_{OL} | "L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RD} , \overline{WR} , R/\overline{W} , \overline{SYNC} , \overline{RESET}_{OUT} , ϕ | $I_{OL} = 2\text{ mA}$ | | | 0.45 | V |
| V_{OL} | "L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$ | $I_{OL} = 5\text{ mA}$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis \overline{INT}_1 - \overline{INT}_3 ($P6_0$ - $P3_2$), \overline{EV}_1 - \overline{EV}_3 ($P3_0$ - $P3_2$), R_XD ($P3_4$), S_{CLK} ($P3_6$) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis \overline{RESET} | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X_{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN} | $V_I = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN} | $V_I = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | $f(X_{IN})=10MHz$ At system operation | | 6 | 10 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals \overline{RD} , \overline{WR} , \overline{SYNC} , R/\overline{W} , \overline{RESET}_{OUT} , ϕ , $D-A_1$ and $D-A_2$ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included. (Fig. 41)

A-D CONVERTER CHARACTERISTICS

($V_{CC}=AV_{CC}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=10MHz$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|-----------------------------------|----------------------------------|-----------|-----------|-----------|-------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC}=AV_{CC}=ADV_{REF}=5.12V$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_c(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF}=5V$ | 2 | 7.5 | 10 | $k\Omega$ |
| I_{ADVREF} | Reference input current | $ADV_{REF}=5V$ | 0.5 | 0.7 | 2.5 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--|-----------------------|--------|-----|----------|-----------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Full scale deviation | $V_{CC}=DAV_{REF}=5V$ | | | 1.0 | % |
| t_{SU} | Set time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | $k\Omega$ |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min. | Typ | Max | |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time | Fig 38 | 200 | | | ns |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time | | 200 | | | ns |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time | | 200 | | | ns |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | | 200 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 200 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 200 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 200 | | | ns |
| $t_h(\phi-P0D)$ | Port P0 input hold time | | 40 | | | ns |
| $t_h(\phi-P1D)$ | Port P1 input hold time | | 40 | | | ns |
| $t_h(\phi-P2D)$ | Port P2 input hold time | | 40 | | | ns |
| $t_h(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_h(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_h(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_h(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | | | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | | | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (R and W separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-R)$ | \overline{CS} setup time | Fig 39 | 0 | | | ns |
| $t_{SU}(CS-W)$ | \overline{CS} setup time | | 0 | | | ns |
| $t_h(R-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_h(W-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-R)$ | A0 setup time | | 40 | | | ns |
| $t_{SU}(A-W)$ | A0 setup time | | 40 | | | ns |
| $t_h(R-A)$ | A0 hold time | | 10 | | | ns |
| $t_h(W-A)$ | A0 hold time | | 10 | | | ns |
| $t_W(R)$ | Read pulse width | | 160 | | | ns |
| $t_W(W)$ | Write pulse width | | 160 | | | ns |
| $t_{SU}(D-W)$ | Date input setup time before write | | 100 | | | ns |
| $t_h(W-D)$ | Date input hold time after write | | 10 | | | ns |

Master CPU bus interface timing (R/W type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|------|------|------|
| | | | Min | Typ. | Max. | |
| $t_{SU}(CS-E)$ | \overline{CS} setup time | Fig 39 | 0 | | | ns |
| $t_h(E-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 40 | | | ns |
| $t_h(E-A)$ | A0 hold time | | 10 | | | ns |
| $t_{SU}(RW-E)$ | R/W setup time | | 40 | | | ns |
| $t_h(E-RW)$ | R/W hold time | | 10 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 160 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 160 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 100 | | | ns |
| $t_h(E-D)$ | Data input hold time after write | | 10 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to 70°C , unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|-----------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU(D-\phi)}$ | Data input setup time | Fig 40 | 130 | | | ns |
| $t_{H(\phi-D)}$ | Data input hold time | | 0 | | | ns |
| $t_{SU(D-RD)}$ | Data input setup time | | 130 | | | ns |
| $t_{H(RD-D)}$ | Data input hold time | | 0 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min. | Typ | Max | |
| $t_d(\phi-P0Q)$ | Port P0 data output delay time | Fig 38 | | | 200 | ns |
| $t_d(\phi-P1Q)$ | Port P1 data output delay time | | | | 200 | ns |
| $t_d(\phi-P2Q)$ | Port P2 data output delay time | | | | 200 | ns |
| $t_d(\phi-P3Q)$ | Port P3 data output delay time | | | | 200 | ns |
| $t_d(\phi-P5Q)$ | Port P5 data output delay time | | | | 200 | ns |
| $t_d(\phi-P6Q)$ | Port P6 data output delay time | | | | 200 | ns |
| $t_C(\phi)$ | Cycle time | | | 400 | 4000 | ns |
| $t_W(\phi H)$ | ϕ clock pulse width ("H" level) | | | 190 | | ns |
| $t_W(\phi L)$ | ϕ clock pulse width ("L" level) | | | 170 | | ns |
| $t_r(\phi)$ | ϕ clock rising edge time | | | | 20 | ns |
| $t_f(\phi)$ | ϕ clock falling edge time | | | | 20 | ns |

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_a(R-D)$ | Data output enable time after read | Fig 39 | | | 120 | ns |
| $t_v(R-D)$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH}(R-PR)$ | $\overline{P_{RDY}}$ output transmission time after read | | | | 150 | ns |
| $t_{PLH}(W-PR)$ | $\overline{P_{RDY}}$ output transmission time after write | | | | 150 | ns |

Master CPU bus interface ($\overline{R/W}$ type mode) ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_a(E-D)$ | Data output enable time after read | Fig 39 | | | 120 | ns |
| $t_v(E-D)$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH}(E-PR)$ | $\overline{P_{RDY}}$ output transmission time after E clock | | | | 150 | ns |

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|--|----------------|--------|------|-----|------|
| | | | Min. | Typ. | Max | |
| $t_d(\phi-A)$ | Address delay time after ϕ | Fig 40 | | | 150 | ns |
| $t_v(\phi-A)$ | Address effective time after ϕ | | 10 | | | ns |
| $t_v(RD-A)$ | Address effective time after \overline{RD} | | 10 | | | ns |
| $t_v(WR-A)$ | Address effective time after WR | | 10 | | | ns |
| $t_d(\phi-D)$ | Data output delay time after ϕ | | | | 160 | ns |
| $t_d(WR-D)$ | Data output delay time after WR | | | | 160 | ns |
| $t_v(\phi-D)$ | Data output effective time after ϕ | | 20 | | | ns |
| $t_v(WR-D)$ | Data output effective time after WR | | 20 | | | ns |
| $t_d(\phi-RW)$ | R/W delay time after ϕ | | | | 150 | ns |
| $t_d(\phi-SYNC)$ | SYNC delay time after ϕ | | | | 150 | ns |
| $t_W(RD)$ | \overline{RD} pulse width | | 170 | | | ns |
| $t_W(WR)$ | \overline{WR} pulse width | | 170 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 38 Test circuit in single-chip mode




Fig. 39 Master CPU bus interface test circuit




Fig. 40 Local bus test circuit





Fig. 41 I_{CC} (at stop mode) test condition

MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}

Master CPU bus interface/ \bar{R} and \bar{W} separation type timing diagram


Read




MITSUBISHI MICROCOMPUTERS
M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Write




Master CPU interface/ R/W type timing diagram



**M37450M2-XXXSP/FP, M37450M4-XXXSP/FP
M37450M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Local bus timing diagram



M37450S1SP/FP, M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37450S1SP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It is suited for office automation equipment and control devices. The low power consumption made possible by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave micro-computer.

M37450S1SP/FP, M37450S2SP/FP and M37450S4SP/FP have basically the same functions as M37450M2-XXXSP/FP except the RAM size and the fact that these three need external ROM area. The differences among M37450S1SP/FP, M37450S2SP/FP and M37450S4SP/FP are as shown below.


| Type | RAM size |
|---------------|-----------|
| M37450S1SP/FP | 128 bytes |
| M37450S2SP/FP | 256 bytes |
| M37450S4SP/FP | 448 bytes |

Also M37450S1SP has the same function as M37450M2-XXXSP/FP in microprocessor mode and M37450S2SP/FP has the same function as M37450M4-XXXSP/FP in micro-processor mode.


FEATURES

- Number of basic instructions..... 71
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size ROM None
RAM 128 bytes (M37450S1SP/FP)
256 bytes (M37450S2SP/FP)
448 bytes (M37450S4SP/FP)
- Instruction execution time
(minimum instructions at 10 MHz frequency) 0.8μs
- Single power supply 5V±10%
- Power dissipation normal operation mode
(at 10MHz frequency) 30mW
- Subroutine nesting 64 levels max. (M37450S1SP/FP)
- Interrupt 15 events
- Master CPU bus interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8bit resolution) 3 channels (DIP)
8 channels (QFP)
- D-A converter (8-bit resolution) 2 channels
- PWM output (8-bit or 16-bit) 1
- Programmable I/O
(Ports P0, P1, P2, P3, P5, P6) 48
- Input (Port P4) 3 (DIP), 8 (QFP)
- Output (Port D-A₁, D-A₂) 2

PIN CONFIGURATION (TOP VIEW)



Outline 64P4B




Outline 80P6 NC : No connection

APPLICATION

Slave controller for PPCs, facsimiles and page printers
HDD, optical disk, inverter and industrial motor controllers
Industrial robots and machines

M37450S1SP BLOCK DIAGRAM




Note 1: 256 bytes for M37450S2SP and 448 bytes for M37450S4SP



MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP
8-BIT CMOS MICROCOMPUTER

M37450S1FP BLOCK DIAGRAM



Note 1: 256 bytes for M37450S2FP and 448 bytes for M37450S4FP



MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP
8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37450S1SP/FP, M37450S2SP/FP, M37450S4SP/FP

| Parameter | | Function |
|------------------------------|------------------------------------|---|
| Number of basic instructions | | 71(69 MELPS 740 basic instructions+2) |
| Instruction execution time | | 0.8 μ s(minimum instructions, at 10MHz of frequency) |
| Clock frequency | | 10MHz(max) |
| RAM size | M37450S1SP/FP | 128 bytes |
| | M37450S2SP/FP | 256 bytes |
| | M37450S4SP/FP | 448 bytes |
| Input/Output port | P3, P5, P6 | I/O |
| | P4 | Input |
| | D-A | Output |
| Serial I/O | | UART or clock synchronous |
| Timers | | 16-bit timer \times 3, 8-bit timer(serial I/O baud rate generator) \times 1 |
| A-D converter | | 8-bit \times 3 channels(8 channels for 80-pin model) |
| D-A converter | | 8-bit \times 2 channels |
| Pulse width modulator | | 8-bit or 16-bit \times 1 |
| Data bus buffer | | 1-byte input and output each |
| Subroutine nesting | | 64-levels(max for M37450S1SP/FP) 96-levels(max for M37450S2SP/FP, M37450S4SP/FP) |
| Interrupt | | 6 external interrupts, 8 internal interrupts one software interrupt |
| Clock generating circuit | | Built-in(ceramic or quartz crystal oscillator) |
| Supply voltage | | 5V \pm 10% |
| Power dissipation | | 30mW(at 10MHz frequency) |
| Input/Output characters | Input/Output voltage | 5V |
| | Output current | \pm 5mA(max) |
| Operating temperature range | | -10 \sim 70 $^{\circ}$ C |
| Device structure | | CMOS silicon gate |
| Package | M37450S1SP, M37450S2SP, M37450S4SP | 64-pin shrink plastic molded DIP |
| | M37450S1FP, M37450S2FP, M37450S4FP | 80-pin plastic molded QFP |

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|--|-----------------------------|------------------|--|
| V_{CC} , V_{SS} | Supply voltage | | Power supply inputs $5V \pm 10\%$ to V_{CC} , and 0V to V_{SS} |
| CNV_{SS} | CNV_{SS} | Input | This is connected to V_{CC} |
| \overline{RESET} | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V_{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time |
| X_{IN} | Clock input | Input | This chip has an internal clock generating circuit To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins If an external clock is used, the clock source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open |
| X_{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four |
| $SYNC$ | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs |
| R/\overline{W} | Read/Write status output | Output | This signal determines the direction of the data bus It is "H" during read and "L" during write |
| $A_0 \sim A_{15}$ | Address bus | Output | This is 16-bit address bus |
| $D_0 \sim D_7$ | Data bus | I/O | This is 8-bit data bus |
| $P3_0 \sim P3_7$ | Input/Output port P3 | I/O | Port P3 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS output Serial I/O, PWM output, or even I/O function can be selected with a program |
| $P4_0 \sim P4_2$ ($P4_0 \sim P4_7$) | Input port P4 | Input | Analog input pin for the A-D converter The 64-pin model has three pins and the 80-pin model has eight pins They may also be used as digital input pins |
| $P5_0 \sim P5_7$ | Input/Output port P5 | I/O | An 8-bit input/output port with the same function as P3 This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program. |
| $P6_0 \sim P6_7$ | Input/Output port P6 | I/O | An 8-bit input/output port with the same function as P3 Pins $P6_3 \sim P6_7$ change to a control bus for the master CPU when slave mode is selected with a program Pins $P6_0 \sim P6_2$ may be programmed as external interrupt input pins |
| $D-A_1, D-A_2$ | D-A output | Output | Analog signal from D-A converter is output |
| V_{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter This pin is for 64-pin model only |
| ADV_{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter This pin is for 80-pin model only |
| DAV_{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter This pin is for 80-pin model only |
| AV_{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter Same voltage as V_{SS} is applied |
| AV_{CC} | Analog power supply | | Power supply input pin for A-D converter This pin is for 80-pin model only Same voltage as V_{CC} is applied In the case of the 64-pin model AV_{CC} is connected to V_{CC} internally |
| \overline{RD} | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus This pin is for 80-pin model only |
| \overline{WR} | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component This pin is for 80-pin model only |
| $RESET_{OUT}$ | Reset output | Output | Control signal output as active "H" during reset It is used as a reset output signal for peripheral components This pin is for 80-pin model only |

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The differences between M37450M2-XXXSP/FP and M37450S1SP/FP are noted below. Other functions are the same as M37450M2-XXXSP/FP in microprocessor mode.

MEMORY

• **Special Function Register (SFR) Area**

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• **RAM**

RAM is used for data storage as well as a stack area.

• **Interrupt Vector Area**

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated. This area must be located in ROM area.

• **Zero Page**

Zero page addressing mode is useful because it enables access to this area with only 2 bytes.

• **Special Page**

Special page addressing mode is useful because it enables access to this area with only 2 bytes




Fig. 1 Memory map

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|----------------------------------|--------------------|-------------------------------|
| 00D6 ₁₆ | P3 register | 00EB ₁₆ | PWM register (low-order) |
| 00D7 ₁₆ | P3 directional register | 00EC ₁₆ | PWM register (high-order) |
| 00D8 ₁₆ | P4 register | 00ED ₁₆ | Timer 1 control register |
| 00D9 ₁₆ | Reserved | 00EE ₁₆ | Timer 2 control register |
| 00DA ₁₆ | P5 register | 00EF ₁₆ | Timer 3 control register |
| 00DB ₁₆ | P5 directional register | 00F0 ₁₆ | Timer 1 register (low-order) |
| 00DC ₁₆ | P6 register | 00F1 ₁₆ | Timer 1 register (high-order) |
| 00DD ₁₆ | P6 directional register | 00F2 ₁₆ | Timer 1 latch (low-order) |
| 00DE ₁₆ | MISRG1 | 00F3 ₁₆ | Timer 1 latch (high-order) |
| 00DF ₁₆ | MISRG2 | 00F4 ₁₆ | Timer 2 register (low-order) |
| 00E0 ₁₆ | D-A1 register | 00F5 ₁₆ | Timer 2 register (high-order) |
| 00E1 ₁₆ | D-A2 register | 00F6 ₁₆ | Timer 2 latch (low-order) |
| 00E2 ₁₆ | A-D register | 00F7 ₁₆ | Timer 2 latch (high-order) |
| 00E3 ₁₆ | A-D control register | 00F8 ₁₆ | Timer 3 register (low-order) |
| 00E4 ₁₆ | Data bus buffer register | 00F9 ₁₆ | Timer 3 register (high-order) |
| 00E5 ₁₆ | Data bus buffer status register | 00FA ₁₆ | Timer 3 latch (low-order) |
| 00E6 ₁₆ | Receive/transmit buffer register | 00FB ₁₆ | Timer 3 latch (high-order) |
| 00E7 ₁₆ | Serial I/O status register | 00FC ₁₆ | Interrupt request register 1 |
| 00E8 ₁₆ | Serial I/O control register | 00FD ₁₆ | Interrupt request register 2 |
| 00E9 ₁₆ | UART control register | 00FE ₁₆ | Interrupt control register 1 |
| 00EA ₁₆ | Baud rate generator | 00FF ₁₆ | Interrupt control register 2 |

Fig. 2 SFR (Special Function Register) memory map

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|--|---|--------------------|------------|
| V_{CC} | Supply voltage | With respect to V_{SS} Output transistors are at "OFF" state | -0.3~7 | V |
| V_I | Input voltage \overline{RESET} , X_{IN} | | -0.3~7 | V |
| V_I | Input voltage $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_4_0\sim P_4_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$, ADV_{REF} , DAV_{REF} , V_{REF} , AV_{CC} | | -0.3~ $V_{CC}+0.3$ | V |
| V_I | Input voltage CNV_{SS} | | -0.3~13 | V |
| V_O | Output voltage $A_0\sim A_{15}$, $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$, X_{OUT} , ϕ , \overline{RD} , \overline{WR} , R/\overline{W} , \overline{RESET}_{OUT} , \overline{SYNC} | | -0.3~ $V_{CC}+0.3$ | V |
| P_d | Power dissipation | $T_a = 25^\circ C$ | 1000 (Note 1) | mW |
| T_{opr} | Operating temperature | | -10~70 | $^\circ C$ |
| T_{stg} | Storage temperature | | -40~125 | $^\circ C$ |

Note 1 : 500mW for QFP type

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=-10\sim 70^\circ C$ unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------|--|--------------|-----|---------------|------|
| | | Min | Nom | Max | |
| V_{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" input voltage \overline{RESET} , X_{IN} , CNV_{SS} (Note 1) | 0.8 V_{CC} | | V_{CC} | V |
| V_{IH} | "H" input voltage $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_4_0\sim P_4_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$ (except Note 1) | 2.0 | | V_{CC} | V |
| V_{IL} | "L" input voltage CNV_{SS} (Note 1) | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" input voltage $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_4_0\sim P_4_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$ (except Note 1) | 0 | | 0.8 | V |
| V_{IL} | "L" input voltage \overline{RESET} | 0 | | 0.12 V_{CC} | V |
| V_{IL} | "L" input voltage X_{IN} | 0 | | 0.16 V_{CC} | V |
| $I_{OL(peak)}$ | "L" peak output current $A_0\sim A_{15}$, $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$ | | | 10 | mA |
| $I_{OL(avg)}$ | "L" average output current $A_0\sim A_{15}$, $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$ (Note 2) | | | 5 | mA |
| $I_{OH(peak)}$ | "H" peak output current $A_0\sim A_{15}$, $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$ | | | -10 | mA |
| $I_{OH(avg)}$ | "H" average output current $A_0\sim A_{15}$, $D_0\sim D_7$, $P_3_0\sim P_3_7$, $P_5_0\sim P_5_7$, $P_6_0\sim P_6_7$ (Note 2) | | | -5 | mA |
| $f(X_{IN})$ | Clock oscillating frequency | 1 | | 10 | MHz |

- Note 1 : Ports operate as $\overline{INT}_1\sim\overline{INT}_3$ ($P_6_0\sim P_6_2$), $\overline{EV}_1\sim\overline{EV}_3$ ($P_3_0\sim P_3_2$), \overline{RxD} (P_3_4) and $\overline{S_{CLK}}$ (P_3_6)
 2 : The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms
 3 : The total of "L" output current $I_{OL(peak)}$ of port P3, P5, P6, $\overline{R/W}$, \overline{SYNC} , \overline{RESET}_{OUT} , \overline{RD} , \overline{WR} and ϕ is less than 40mA
 The total of "H" output current $I_{OH(peak)}$ of port P3, P5, P6, $\overline{R/W}$, \overline{SYNC} , \overline{RESET}_{OUT} , \overline{RD} , \overline{WR} and ϕ is less than 40mA

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -10 \sim 70^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--|--|--------------|-----|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OH} = -2mA$ | $V_{CC} - 1$ | | | V |
| V_{OH} | "H" output voltage $A_0 \sim A_{15}$, $D_0 \sim D_7$, $P_{30} \sim P_{37}$, $P_{50} \sim P_{57}$, $P_{60} \sim P_{67}$ | $I_{OH} = -5mA$ | $V_{CC} - 1$ | | | V |
| V_{OL} | "L" output voltage $A_0 \sim A_{15}$, $D_0 \sim D_7$, $P_{30} \sim P_{37}$, $P_{50} \sim P_{57}$, $P_{60} \sim P_{67}$, RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OL} = 2mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage $A_0 \sim A_{15}$, $D_0 \sim D_7$, $P_{30} \sim P_{37}$, $P_{50} \sim P_{57}$, $P_{60} \sim P_{67}$ | $I_{OL} = 5mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₁ ~ INT ₃ ($P_{60} \sim P_{62}$), EV ₁ ~ EV ₃ ($P_{30} \sim P_{32}$), RxD (P_{34}), S _{CLK} (P_{36}) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current $D_0 \sim D_7$, $P_{30} \sim P_{37}$, $P_{40} \sim P_{47}$, $P_{50} \sim P_{57}$, $P_{60} \sim P_{67}$, RESET, X _{IN} | $V_i = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current $D_0 \sim D_7$, $P_{30} \sim P_{37}$, $P_{40} \sim P_{47}$, $P_{50} \sim P_{57}$, $P_{60} \sim P_{67}$, RESET, X _{IN} | $V_i = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | At system operation $f(X_{IN}) = 10MHz$ | | 6 | 10 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals RD, WR, R/W, SYNC, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included (Fig 6)

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------|-----------------------------------|--|-----------|-----------|-----------|-------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = AV_{CC} = ADV_{REF} = 5.12V$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_c(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF} = 5V$ | 2 | 7.5 | 10 | k Ω |
| $I_{IADVREF}$ | Reference input current | $ADV_{REF} = 5V$ | 0.5 | 0.7 | 2.5 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------|--|------------------------------|--------|-----|----------|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = DAV_{REF} = 5.12V$ | | | 1.0 | % |
| t_{SU} | Setup time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | k Ω |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Port/Single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min | Typ | Max | |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | Fig 3 | 200 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 200 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 200 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 200 | | | ns |
| $t_h(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_h(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_h(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_h(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | | 30 | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | | 30 | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-R)$ | \overline{CS} setup time | Fig. 3 | 0 | | | ns |
| $t_{SU}(CS-W)$ | \overline{CS} setup time | | 0 | | | ns |
| $t_h(R-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_h(W-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-R)$ | A0 setup time | | 40 | | | ns |
| $t_{SU}(A-W)$ | A0 setup time | | 40 | | | ns |
| $t_h(R-A)$ | A0 hold time | | 10 | | | ns |
| $t_h(W-A)$ | A0 hold time | | 10 | | | ns |
| $t_W(R)$ | Read pulse width | | 160 | | | ns |
| $t_W(W)$ | Write pulse width | | 160 | | | ns |
| $t_{SU}(D-W)$ | Data input setup time before write | | 100 | | | ns |
| $t_h(W-D)$ | Data input hold time after write | | 10 | | | ns |

Master CPU bus interface timing (R/\overline{W} type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-E)$ | \overline{CS} setup time | Fig 4 | 0 | | | ns |
| $t_h(E-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 40 | | | ns |
| $t_h(E-A)$ | A0 hold time | | 10 | | | ns |
| $t_{SU}(RW-E)$ | R/\overline{W} setup time | | 40 | | | ns |
| $t_h(E-RW)$ | R/\overline{W} hold time | | 10 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 160 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 160 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 100 | | | ns |
| $t_h(E-D)$ | Data input hold time after write | | 10 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

Local bus/Memory expansion mode, Microprocessor mode

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-10 \sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|-----------------------|----------------|--------|------|------|------|
| | | | Min | Typ. | Max. | |
| $t_{su(D-\phi)}$ | Data input setup time | Fig 5 | 100 | | | ns |
| $t_{h(\phi-D)}$ | Data input hold time | | 0 | | | ns |
| $t_{su(D-RD)}$ | Data input setup time | | 100 | | | ns |
| $t_{h(RD-D)}$ | Data input hold time | | 0 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Port/Single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min | Typ | Max | |
| $t_d(\phi-P3Q)$ | Port P3 data output delay time | Fig 3 | | | 200 | ns |
| $t_d(\phi-P5Q)$ | Port P5 data output delay time | | | | 200 | ns |
| $t_d(\phi-P6Q)$ | Port P6 data output delay time | | | | 200 | ns |
| $t_C(\phi)$ | Cycle time | | 400 | | 4000 | ns |
| $t_W(\phi H)$ | ϕ clock pulse width ("H" level) | | 190 | | | ns |
| $t_W(\phi L)$ | ϕ clock pulse width ("L" level) | | 170 | | | ns |
| $t_r(\phi)$ | ϕ clock rising edge time | | | | 20 | ns |
| $t_f(\phi)$ | ϕ clock falling edge time | | | | 20 | ns |

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_a(R-D)$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_v(R-D)$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH}(R-PR)$ | $\overline{P_{RDY}}$ output transmission time after read | | | | 150 | ns |
| $t_{PLH}(W-PR)$ | $\overline{P_{RDY}}$ output transmission time after write | | | | 150 | ns |

Master CPU bus interface ($\overline{R/W}$ type mode) ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_a(E-D)$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_v(E-D)$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH}(E-PR)$ | $\overline{P_{RDY}}$ output transmission time after E clock | | | | 150 | ns |

Local bus/Memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_d(\phi-A)$ | address delay time after ϕ | Fig 5 | | | 120 | ns |
| $t_v(\phi-A)$ | address effective time after ϕ | | 10 | | | ns |
| $t_v(RD-A)$ | address effective time after RD | | 10 | | | ns |
| $t_v(WR-A)$ | address effective time after WR | | 10 | | | ns |
| $t_d(\phi-D)$ | data output delay time after ϕ | | | | 140 | ns |
| $t_d(WR-D)$ | data output delay time after WR | | | | 140 | ns |
| $t_v(\phi-D)$ | data output effective time after ϕ | | 20 | | | ns |
| $t_v(WR-D)$ | data output effective time after WR | | 20 | | | ns |
| $t_d(\phi-RW)$ | R/ \overline{W} delay time after ϕ | | | | 120 | ns |
| $t_d(\phi-SYNC)$ | SYNC delay time after ϕ | | | | 120 | ns |
| $t_W(RD)$ | \overline{RD} pulse width | | 170 | | | ns |
| $t_W(WR)$ | \overline{WR} pulse width | | 170 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I_{CC} (at stop mode) test condition

MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}

Master CPU bus interface/ \bar{R} and \bar{W} separation type timing diagram


Read




MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

Write




Master CPU interface/ R/W type timing diagram



MITSUBISHI MICROCOMPUTERS
M37450S1SP/FP, M37450S2SP/FP
M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

Local bus timing diagram



M37451M4-XXXSP/FP/GP
M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37451M4-XXXSP/FP/GP is a single-chip micro-computer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or a 0.8mm-pitch or 0.65mm-pitch 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences among M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP and M37451MC-XXXSP/FP/GP are as shown below. The descriptions that follow describe the M37451M4-XXXSP/FP/GP (abbreviated as M37451) unless otherwise noted.


| Type name | ROM size | RAM size |
|----------------------|-------------|-----------|
| M37451M4-XXXSP/FP/GP | 8192 bytes | 256 bytes |
| M37451M8-XXXSP/FP/GP | 16384 bytes | 384 bytes |
| M37451MC-XXXSP/FP/GP | 24576 bytes | 512 bytes |

The number of analog input pins for the 80-pin model (FP, GP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for \overline{RD} , \overline{WR} , \overline{RESET}_{OUT} , \overline{DAV}_{REF} , \overline{ADV}_{REF} , \overline{AV}_{CC} and the 64-pin model has a special \overline{V}_{REF} pin.

FEATURES

- Number of basic instructions 71
 69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Instruction execution time
 (minimum instructions at 12.5MHz frequency) 0.64 μ s
- Single power supply 5V \pm 10%
- Power dissipation normal operation mode
 (at 12.5MHz frequency) 40mW
- Subroutine nesting 96 levels max. (M37451M4)
 96 levels max. (M37451M8)
 128 levels max. (M37451MC)
- Interrupt 15 events
- Master CPU bus interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
 8 channels (QFP)
- D-A converter (8-bit resolution) 2 channels
- PWM output with 8-bit prescaler
 (Either resolution 8 bit or 16 bit is software selectable) 1

PIN CONFIGURATION (TOP VIEW)



- Programmable I/O ports
 (Ports P0, P1, P2, P3, P5, P6) 48
- Input port (Port P4) 3 (DIP), 8 (QFP)
- Output ports (Ports D-A₁, D-A₂) 2



APPLICATION

Slave controller for PPCs, facsimiles, and page printers. HDD, optical disk, inverter, and industrial motor controllers. Industrial robots and machines.

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN CONFIGURATION (TOP VIEW)




NC : No connection

M37451M4-XXXSP BLOCK DIAGRAM



Note 1 : 384 bytes for M37451M8-XXXSP and 512 bytes for M37451MC-XXXSP
 Note 2 : 16384 bytes for M37451M8-XXXSP and 24576 bytes for M37451MC-XXXSP

M37451M4-XXXFP BLOCK DIAGRAM




Note 1 : 384 bytes for M37451M8-XXXFP and 512 bytes for M37451MC-XXXFP
 Note 2 : 16384 bytes for M37451M8-XXXFP and 24576 bytes for M37451MC-XXXFP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP, M37451MC-XXXSP/FP/GP

M37451M4-XXXGP BLOCK DIAGRAM



Note 1 : 384 bytes for M37451M8-XXXGP and 512 bytes for M37451MC-XXXGP
 Note 2 : 16384 bytes for M37451M8-XXXGP and 24576 bytes for M37451MC-XXXGP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP, M37451MC-XXXSP/FP/GP

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP, M37451MC-XXXSP/FP/GP

| Parameter | | Functions | |
|--|----------------------|---|--|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) | |
| Instruction execution time | | 0.64 μ s (minimum instructions, at 12.5MHz frequency) | |
| Clock frequency | | 12.5MHz (max) | |
| Memory size | M37451M4-XXXSP/FP/GP | ROM | 8192 bytes |
| | | RAM | 256 bytes |
| | M37451M8-XXXSP/FP/GP | ROM | 16384 bytes |
| | | RAM | 384 bytes |
| | M37451MC-XXXSP/FP/GP | ROM | 24576 bytes |
| | | RAM | 512 bytes |
| Input/Output ports | P0-P3, P5, P6 | I/O | 8-bit \times 6 |
| | P4 | Input | 3-bit \times 1 (8-bit \times 1 for 80-pin model) |
| | D-A | Output | 2-bit \times 1 |
| Serial I/O | | UART or clock synchronous | |
| Timers | | 16-bit timer \times 3, 8-bit timer (serial I/O baud rate generator) \times 1 | |
| A-D converter | | 8-bit \times 3 channels (8 channels for 80-pin model) | |
| D-A converter | | 8-bit \times 2 channels | |
| Pulse width modulator with 8-bit prescaler | | 8-bit or 16-bit \times 1 | |
| Data bus buffer | | 1-byte input and output each | |
| Subroutine nesting | | 96-levels (max for M37451M4, M37451M8) 128-levels (max for M37451MC) | |
| Interrupt | | 6 external interrupts, 8 internal interrupts 1 software interrupt | |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 5V \pm 10% | |
| Power dissipation | | 40mW (at 12.5MHz frequency) | |
| Input/Output characters | Input/Output voltage | | 5V |
| | Output current | | \pm 5mA (max) |
| Memory expansion | | Possible (64K bytes max) | |
| Operating temperature range | | -20 to 85 $^{\circ}$ C | |
| Device structure | | CMOS silicon gate | |
| Package | M37451M4-XXXSP | 64-pin shrink plastic molded DIP | |
| | M37451M8-XXXSP | | |
| | M37451MC-XXXSP | | |
| | M37451M4-XXXFP | 80-pin plastic molded QFP (0.8mm-pitch) | |
| | M37451M8-XXXFP | | |
| | M37451MC-XXXFP | | |
| | M37451M4-XXXGP | 80-pin plastic molded QFP (0.65mm-pitch) | |
| | M37451M8-XXXGP | | |
| M37451MC-XXXGP | | | |

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|---|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} | CNV _{SS} | Input | Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC} |
| $\overline{\text{RESET}}$ | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time. |
| X _{IN} | Clock input | Input | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open. |
| X _{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | Normally outputs signal consisting of oscillating frequency divided by four. |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs. |
| $\overline{\text{R/W}}$ | Read/Write status output | Output | This signal determines the direction of the data bus. It is "H" during read and "L" during write. |
| P0 ₀ -P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode. |
| P1 ₀ -P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode. |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode. |
| P3 ₀ -P3 ₇ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program. |
| P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇) | Input port P4 | Input | Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins. |
| P5 ₀ -P5 ₇ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program. |
| P6 ₀ -P6 ₇ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 ₃ -P6 ₇ change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ -P6 ₂ may be programmed as external interrupt input pins. |
| D-A ₁ , D-A ₂ | D-A output | Output | Analog signal from D-A converter is output. |
| V _{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only. |
| ADV _{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter. This pin is for 80-pin model only. |
| DAV _{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter. This pin is for 80-pin model only. |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied. |
| AV _{CC} | Analog power supply | | Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V _{CC} is applied. In the case of the 64-pin model, AV _{CC} is connected to V _{CC} internally. |
| $\overline{\text{RD}}$ | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only. |
| $\overline{\text{WR}}$ | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only. |
| RESET _{OUT} | Reset output | Output | Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only. |

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)**

The M37451 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions can be used.

The WIT instruction can be used.

The STP instruction can be used.

MISR2 Register

The MISR2 register is allocated to address 00DF₁₆. Bits 0 and 1 of this register are processor mode bits. This register also has a stack page selection bit.




Fig. 1 Structure of MISR2

M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

- Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

- RAM

RAM is used for data storage as well as a stack area.

- ROM

ROM is used for storing user programs as well as the interrupt vector area.

- Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

- Zero Page

Zero page addressing mode is useful because it enables access to this area with only 2 bytes.

- Special Page

Special page addressing mode is useful because it enables access to this area with only 2 bytes.




Fig. 2 Memory map

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | |
|--------------------|----------------------------------|
| 00D0 ₁₆ | P0 register |
| 00D1 ₁₆ | P0 directional register |
| 00D2 ₁₆ | P1 register |
| 00D3 ₁₆ | P1 directional register |
| 00D4 ₁₆ | P2 register |
| 00D5 ₁₆ | P2 directional register |
| 00D6 ₁₆ | P3 register |
| 00D7 ₁₆ | P3 directional register |
| 00D8 ₁₆ | P4 register/PWM prescaler latch |
| 00D9 ₁₆ | Additional function register |
| 00DA ₁₆ | P5 register |
| 00DB ₁₆ | P5 directional register |
| 00DC ₁₆ | P6 register |
| 00DD ₁₆ | P6 directional register |
| 00DE ₁₆ | MISRG1 |
| 00DF ₁₆ | MISRG2 |
| 00E0 ₁₆ | D-A1 register |
| 00E1 ₁₆ | D-A2 register |
| 00E2 ₁₆ | A-D register |
| 00E3 ₁₆ | A-D control register |
| 00E4 ₁₆ | Data bus buffer register |
| 00E5 ₁₆ | Data bus buffer status register |
| 00E6 ₁₆ | Receive/Transmit buffer register |
| 00E7 ₁₆ | Serial I/O status register |
| 00E8 ₁₆ | Serial I/O control register |
| 00E9 ₁₆ | UART control register |
| 00EA ₁₆ | Baud rate generator |
| 00EB ₁₆ | PWM register (low-order) |
| 00EC ₁₆ | PWM register (high-order) |
| 00ED ₁₆ | Timer 1 control register |
| 00EE ₁₆ | Timer 2 control register |
| 00EF ₁₆ | Timer 3 control register |
| 00F0 ₁₆ | Timer 1 register (low-order) |
| 00F1 ₁₆ | Timer 1 register (high-order) |
| 00F2 ₁₆ | Timer 1 latch (low-order) |
| 00F3 ₁₆ | Timer 1 latch (high-order) |
| 00F4 ₁₆ | Timer 2 register (low-order) |
| 00F5 ₁₆ | Timer 2 register (high-order) |
| 00F6 ₁₆ | Timer 2 latch (low-order) |
| 00F7 ₁₆ | Timer 2 latch (high-order) |
| 00F8 ₁₆ | Timer 3 register (low-order) |
| 00F9 ₁₆ | Timer 3 register (high-order) |
| 00FA ₁₆ | Timer 3 latch (low-order) |
| 00FB ₁₆ | Timer 3 latch (high-order) |
| 00FC ₁₆ | Interrupt request register 1 |
| 00FD ₁₆ | Interrupt request register 2 |
| 00FE ₁₆ | Interrupt control register 1 |
| 00FF ₁₆ | Interrupt control register 2 |

Fig. 3 SFR (Special Function Register) memory map

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

Interrupts can be caused by 15 different events consisting of six external, eight internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request bit is cleared automatically. The reset and BRK instruction interrupt can never be disabled. Other interrupts are disabled when the interrupt disable flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 4 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

| Event | Priority | Vector addresses | Remarks |
|--------------------------------|----------|---------------------------------------|---|
| RESET | 1 | FFF ₁₆ , FFE ₁₆ | Non-maskable |
| Input buffer full interrupt | 2 | FFD ₁₆ , FFC ₁₆ | Valid only in slave mode |
| Output buffer empty interrupt | 3 | FFB ₁₆ , FFA ₁₆ | Valid only in slave mode |
| INT ₁ interrupt | 4 | FF9 ₁₆ , FF8 ₁₆ | External interrupt (phase programmable) |
| INT ₂ interrupt | 5 | FF7 ₁₆ , FF6 ₁₆ | External interrupt (phase programmable) |
| INT ₃ interrupt | 6 | FF5 ₁₆ , FF4 ₁₆ | External interrupt (phase programmable) |
| Timer 1 interrupt | 7 | FF3 ₁₆ , FF2 ₁₆ | |
| Timer 2 interrupt | 8 | FF1 ₁₆ , FF0 ₁₆ | |
| Timer 3 interrupt | 9 | FFE ₁₆ , FFE ₁₆ | |
| EV ₁ interrupt | 10 | FFD ₁₆ , FFE ₁₆ | External event interrupt (phase programmable) |
| EV ₂ interrupt | 11 | FFB ₁₆ , FFA ₁₆ | External event interrupt (phase programmable) |
| EV ₃ interrupt | 12 | FF9 ₁₆ , FF8 ₁₆ | External event interrupt (phase programmable) |
| Serial I/O receive interrupt | 13 | FF7 ₁₆ , FF6 ₁₆ | Valid only when serial I/O is selected |
| Serial I/O transmit interrupt | 14 | FF5 ₁₆ , FF4 ₁₆ | Valid only when serial I/O is selected |
| A-D conversion completion flag | 15 | FF3 ₁₆ , FF2 ₁₆ | |
| BRK instruction interrupt | 16 | FE1 ₁₆ , FE0 ₁₆ | Non-maskable software interrupt |

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

MITSUBISHI MICROCOMPUTERS

M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M37451 has three independent 16-bit internal timers as shown in Figure 6.

The timers are controlled by the timer *i* control register (*i* = 1, 2, 3) and MISRG1 shown in Figure 7 and 8.

The timer and the timer latch are independent of each other and a value must be written in both when setting a timer.

A write to a timer is performed in the order of T_L to T_H after setting the count enable bit to count inhibit "0".

A read from a timer is performed in the order of T_H to T_L .

The value of T_L is latched in the read timer latch at the timing when T_H is read. All timers are decrement counters and are started by setting the timer *i* count enable bit to "1". When the value of the timer reaches 0000₁₆, and overflow occurs and the timer *i* interrupt request bit is set to "1" at the next count pulse.

During a reset or an STP instruction execution, the low-order byte of the timer 1 register is set to FF₁₆ and the high-order byte is set to 03₁₆. Also, when an STP instruction is executed, a frequency obtained by dividing the oscillating frequency by four becomes the timer 1 input regardless of the timer 1 count source selection bit. This condition is canceled and the original count source is resumed when the timer *i* interrupt request bit is set to "1" or when a reset occurs. Refer to the section on the clock generator for details concerning the operation of the STP instruction.

The M37451 provides seven timer modes selectable with the timer mode selection bit in the timer *i* control register.




Fig. 7 Structure of timer *i* control register




Fig. 8 Structure of MISRG1




Fig. 6 Timer block diagram

(1) 16-bit Timer Mode [000]

In this mode, an interrupt request occurs and the value of the timer latch is loaded in the timer each time the timer overflows.

The timer count source is set to $f(X_{IN})$ divided by four regardless of the count source selection bit. Assuming that the timer latch is n , the frequency dividing ratio is $1/(n+1)$.

Figure 9 shows the timer operation during 16-bit timer mode.




Fig. 9 16-bit timer mode operation

(2) Event Count Mode [001]

In this mode, the EVi pin input signal are counted in the direction selected by the event input polarity selection bit.

The input signal from the EVi pin is used as the count source regardless of the count source selection bit. The operation is the same as with the 16-bit timer mode except for the difference in the count source.

Both the "H" and "L" pulse width of the EVi pin input signal must be not less than $(4/f(X_{IN})) + 100ns$.

Figure 10 shows the timer operation during event count mode.




Fig. 10 Event counter mode operation

(3) Pulse Output Mode [010]

In this mode, a 50% duty pulse is output from the EVi pin.

The count source selected with the count source selection bit is counted. When it overflows, the phase of the EVi pin output level is reversed and the value of the timer latch is loaded in the timer.

When this mode is selected, the EVi pin output level is initialized to "L".

Figure 11 shows the timer operation during pulse output mode.




Fig. 11 Pulse output mode

(4) Pulse Period Measurement Mode [011]

This mode is used to measure the pulse period of the EVi pin input signal.

The timer counts the count source selected by the count source selection bit between the rise-to-rise or fall-to-fall interval (selected with the event input polarity selection bit in the timer i control register) of the EVi pin input signal.

At a valid edge on the EVi pin input, the 1's complement of the timer value is stored in the timer latch and the timer value is set to $FFFF_{16}$.

Figure 12 shows the timer operation during pulse frequency measurement mode.




Fig. 12 Pulse period measurement mode

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(5) Pulse Width Measurement Mode [100]

This mode measures the pulse width while the EVi pin input signal is "H" or "L".

Whether to measure the "H" or "L" interval is determined by the event input polarity selection bit. If this bit is "0", the count source selected with the count source selection bit is counted while the input pulse is "H". If it is "1", the count source is counted while the input pulse is "L". A 1's complement of the timer value is stored in the timer latch for a valid edge on the EVi pin input. In addition, the timer value is set to $FFFF_{16}$ for an edge (both rise and fall) on the EVi pin input. Figure 13 shows the timer operation during pulse width measurement mode.




Fig. 13 Pulse width measurement mode

In pulse period measurement mode [011] and pulse width measurement mode [100], an EVi interrupt request is issued at the valid edge selected by the event phase selection bit. That is, an interrupt occurs at the end of the pulse period measurement or pulse width measurement. Also, when a timer overflow occurs, the count continues from $FFFF_{16}$ without the value of the timer latch being loaded in the timer.

Write to timer latch is inhibited in these modes. Furthermore, EVi interrupt is disabled during STP instruction execution.

(6) Programmable Waveform Generation Mode [101]

In this mode, the level set in the output level latch of the timer i control register is output to the EVi pin every time the timer overflows.

The timer counts the source selected by the count source selection bit and when it overflows, the value in the timer latch is loaded in the timer.

After it overflows, the value of the output level latch and the timer latch can be modified to generate any waveform from the EVi pin.

Figure 14 shows the timer operation during programmable waveform generation mode.




Fig. 14 Programmable waveform generation mode

(7) Programmable One-shot Generation Mode [110]

This mode uses the INTi pin input signal as a trigger and counts by writing the value of the timer latch in the timer.

The output level of the EVi pin goes "H" when the trigger is issued and goes "L" when the timer overflows.

The EVi pin level is initialized to "L" when this mode is selected.

The timer count source is set to $f(X_N)$ divided by four regardless of the count source selection bit.

A valid edge of the INTi pin input trigger signal is determined by the INTi phase selection bit of MISRG1 ($00DE_{16}$).

Figure 15 shows the timer operation during programmable one-shot generation mode.




Fig. 15 Programmable one-shot generation mode

When the INTi pin input signal is selected as the count source for pulse output mode [010], pulse period measurement mode [011], pulse width measurement mode [100], and programmable waveform generation mode [101], the "H" and "L" pulse width of the input signal must not be less than $(6/f(X_N)) + 100ns$.

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Serial I/O can operate in either clock synchronous or clock asynchronous (UART) mode. An exclusive baud rate gen-

eration timer (baud rate generator) is provided for serial I/O operation. Figure 16 shows the structure of the registers used for serial I/O.




Fig. 16 Structure of registers related to serial I/O

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Clock Synchronous Serial I/O

Clock synchronous serial I/O is selected by setting the mode selection bit of the serial I/O control register to "1". Figure 17 shows a block diagram of clock synchronous serial I/O and Figure 18 shows its operation.

With clock synchronous serial I/O, the same clock is used as the operating clock between the transmitting and receiving microcomputers. If an internal clock is used for operating clock, transmit/receive is started by writing a signal in the transmit/receive buffer register.





Fig. 17 Clock synchronous serial I/O block diagram



- Note 1. Use the transmit interrupt source selection bit (TIC) in the serial I/O control register to specify whether to generate a transmit interrupt (TI) when the transmit buffer becomes empty (TBE=1) or when transmit shift operation completes (TSC=1)
2. If data is written in the transmit buffer register when TSC=0, transmit clock is generated continuously and serial data is output continuously from the TxD pin
3. The receive interrupt (RI) is set when the receive buffer full flag (RBF) is set
4. This example shows the case that the BRG count source is $f(X_{IN})/2$ and the contents of BRG reload latch is "00₁₆"
5. If the transmit enable bit (TE) goes from "0" to "1" when the serial I/O enable bit is at "1", the TxD pin goes to "H" level. After the TxD has transmitted serial data, it is held at the "D₇" level of the final bit of the last data to be transmitted until the next serial data is transmitted

Fig. 18 Clock synchronous serial I/O operation

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Clock Asynchronous Serial I/O (UART)

UART is selected by setting the mode selection bit of the serial I/O control register to "0". Figure 19 shows a block diagram of UART and Figure 20 shows its operation.

With the M37451, one of eight serial data transmission formats can be selected with the UART control register as shown in Figure 16. The transmission format must be agreed upon between the transmit side and the receive side.

The transmit shift register and the receive shift register has its buffer register respectively to perform serial data transfer (same memory addresses).

Data cannot be written or read directly to/from the shift registers. Therefore, the data to be transmitted is written to a buffer register and the received data is read from a buffer register. The buffer registers can also be used to store data to be transmitted next or to receive 2-byte data consecutively.




Fig. 19 UART serial I/O block diagram




Fig. 20 UART serial I/O operation

mitsubishi MICROCOMPUTERS

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Serial I/O control register] SIOCON

The serial I/O control register is an 8-bit register consisting of selection bits for controlling the serial I/O function.

• **Serial I/O enable bit SIOE**

When this bit is set to "1", serial I/O is enabled and pins P₃₄-P₃₇ can be used as serial I/O function pins.

• **Serial I/O mode selection bit SIOM**

This bit is used to select the serial I/O operation mode. When this bit is "0", asynchronous serial I/O (UART), which transfers data using start and stop bits, is selected. When it is "1", clock synchronous serial I/O which performs transmission and receive using the same clock is selected.

• **Receive enable bit RE**

Receive operation is enabled when this bit is set to "1" and pin P₃₄ becomes a serial data input pin.

• **Transmission enable bit TE**

Transmission operation is enabled when this bit is set to "1". Pin P₃₅ becomes a serial data output pin and shift data is output.

• **Transmission interrupt source selection bit TIC**

This bit is used to select events that can cause a transmission interrupt.

• **$\overline{\text{SRDY}}$ output enable bit SRDY**

If this bit is set to "1" when clock synchronous serial I/O is selected, pin P₃₇ becomes an $\overline{\text{SRDY}}$ signal output pin and $\overline{\text{SRDY}}$ signal is output.

When an external clock is used during clock synchronous serial I/O, the $\overline{\text{SRDY}}$ signal is used to notify the clock sender that it can send the serial clock signal. It goes "L" when data is written in the transmit/receive buffer register and goes "H" at the first fall of the receive clock. When using the $\overline{\text{SRDY}}$ signal, the transmission enable bit must be set to "1" even when performing receive only.

• **Serial I/O synchronous clock selection bit SCS**

When this bit is "1", pin P₃₆ becomes an input pin and the external clock input from the S_{CLK} pin is selected as the serial I/O synchronous clock. When this bit is "0", the baud rate generator (BRG) overflow signal is selected as the serial I/O synchronous clock. Also, when this bit is "0" during clock synchronous serial I/O, pin P₃₆ becomes an output pin and the shift clock is output from the S_{CLK} pin.

When clock synchronous serial I/O is selected, the baud rate generator (BRG) output signal divided by four or an external clock input is used. When UART is selected, the BRG output signal divided by sixteen or an external clock input signal divided by sixteen is used.

• **BRG count source selection bit CSS**

The baud rate generator is an 8-bit counter with a reload register. By setting a value n in the BRG register (address 00EA₁₆), the count source selected by the BRG count source selection bit is divided by (n+1).

[UART control register] UARTCON

The UART control register is a 4-bit register consisting of control bits that are valid when UART is selected. The content of this register is used to set the data format for serial data transmission/receiving.

• **Character length selection bit CHAS**

This bit is used to select the transmission/receiving character length.

• **Parity enable bit PARE**

When this bit is set to "1", a parity bit is added next to the most significant bit (MSB) of the transmission data and parity is checked during receive.

• **Parity selection bit PARS**

This bit is used to specify the type of parity to be generated during transmission and checked when data is received. The number of 1's in the data is set to even or odd according to this bit.

• **Stop bit length selection STPS**

This bit is used to determine the number of stop bits to be used during transmission.

[Serial I/O status register] SIOSTS

The serial I/O status register is a 7-bit read only register consisting of serial I/O operation status flags and error flags. Bits 4 to 6 are valid only during UART mode.

All bits of this register are initialized to "0" at reset, and when the transmit enable bit in the serial I/O control register is set to "1", bits "0" and "2" change to "1".

• **Transmission buffer empty flag TBE**

This bit is cleared to "0" when transmission data is written in the transmission buffer register and set to "1" when that data is transferred to the transmit shift register. It is also cleared when TE=0.

• **Receive buffer full flag RBF**

When receiving serial data, data is transferred to the receive buffer register and this bit is set to "1" when the receive shift register completes receiving a data byte. This bit is cleared when the data is read. This bit is also cleared when RE=0.

• **Transmit shift register shift completion flag TSC**

This bit is cleared to "0" when the data in the transmission buffer register is transferred to the transmit shift register and set to "1" when data shift completes. It is also set to "1" when TE=0.

• **Overrun error flag OE**

When continuously receiving serial data, this bit is set when the next data fill the receive shift register before the data in the receive buffer register has been read

• **Parity error flag PE**

When receiving serial data with parity, this bit is set to "1" if the parity of the received data differs from the specified parity.

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

• **Framing error flag FE**

This bit is set to "1" when there is no stop bit when transferring data from the receive shift register to the receive buffer.

• **Summing error flag SE**

This bit is set when either overrun, a parity, or a framing error occurs.

Tests for these errors are performed as soon as the data is transferred from the receive shift register to the receive buffer register and at the same time the receive buffer full flag is set. The error flags (OE, PE, FE, and SE) are cleared when any data is written in the serial I/O status register. Also, all status flags including error flags are cleared when SIOE=0.

ter 0.5 to 1.5 cycles of the shift clock), so if the TSC flag is referenced and transmission is disabled at this point, data will not be transmitted. Make sure that the TSC flag is referenced after transmission has started.

Usage cautions

- (1) To reset the serial I/O control register

Reset the serial I/O control register after disabling the transmit and receive enable bits that were enabled at that point and resetting the transmit and receive circuits. If the serial I/O control register is reset without resetting the other items, the settings will not operate correctly.

- (2) Transmit and receive interrupt requests when transmit and receive enable bits are set.

Setting the transmit and receive enable bits to "1" sets the receive buffer empty flag and the transmit shift register shift completion flag to "1". Therefore, an interrupt request is generated and the transmit interrupt request bit is set, regardless of which timing is selected for the generation of transmit interrupts.

If interrupts of this timing are not used, first clear the transmit interrupt enable bit to "0" (disabled status), set the transmit enable bit, then clear the transmit interrupt request bit again after executing one instruction (e. g., the NOP instruction). Finally, set the transmit interrupt enable bit to "1" (enabled status).

- (3) To disable transmission after one byte of data has been transmitted.

The method used in the M37451 to post the completion of data transmission is to reference the transmit shift register shift completion flag (TSC flag). The TSC flag is cleared to "0" while data is being transmitted, and it is set to "1" when the data transmission is completed. Therefore, if transmission is disabled after it has been confirmed that the TSC flag has been set, transmission can be forced to end after one byte of data is transmitted.

However, the TSC flag can also be set by enabling serial I/O, but it is not cleared by shift clock generation and transmission start (after data has been transferred from the transmit buffer to the transmit shift register, af-

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BUS INTERFACE

The M37451 is equipped with a bus interface that is functionally similar to the MELPS 8-41 series. Its operation can be controlled with control signals from the host CPU (slave mode).

The M37451 bus interface can be connected directly to either a R/W type CPU or separate RD, WR type CPU. Figure 21 shows a block diagram of the bus interface function. Slave mode is selected with MISRG2 (address 00DF₁₆) bit 2 and 3 as shown in Figure 22.

An input buffer full interrupt occurs when data is received from the host CPU and an output buffer empty interrupt occurs when data is read by the host CPU.

In slave mode, ports P5₀-P5₇ become a tri-state data bus used to transfer data, commands, and status to and from the host CPU.

Furthermore, ports P6₄-P6₇ become host CPU control signal input pins and P6₃ becomes a slave status output pin.




Fig. 21 Bus interface circuit diagram

M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 22 Structure of bus interface relation registers

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Data bus buffer status register] DBBSTS

This is an 8-bit register. Bits 0, 1, and 3 are read-only bits indicating the status of the data bus buffer. Bits 2, 4, 5, 6, and 7 are read/write enabled user-definable flags that can be set with a program. The host CPU can only read these flags by setting the A0 pin to "H".

• **Output buffer full flag OBF**

This flag is set when data is written in the output data bus buffer and cleared when the host CPU reads the data in the output data bus buffer. When the $\overline{P_{RDY}}$ output mode selection bit is "0", OBF is initialized to "1" only at reset and is cleared to "0" by setting the bus interface enable bit to "1". In this case, OBF is set to "1" when the bus interface enable bit changes from "1" (enable) to "0" (disable). But when the bus interface enable bit is set to "1" again, it is set to the value directly before clearing the bus interface enable bit. When the $\overline{P_{RDY}}$ output mode selection bit is "1", OBF is initialized to "1" when the bus interface enable bit is cleared to "0" or reset.

In this case, OBF is set to "1" by clearing the bus interface enable bit and it is cleared to "0" by setting the bus interface enable bit.

• **Input buffer full flag IBF**

This flag is set when the host CPU writes data in the input

data bus buffer and cleared when the slave CPU reads the data in the input data bus buffer. When the $\overline{P_{RDY}}$ output mode selection bit is "0", IBF is initialized to "0" only at reset.

When the $\overline{P_{RDY}}$ output mode selection bit is "1", IBF is initialized to "0" when the bus interface enable bit is cleared to "0" or reset.

A0 Flag

The level of the A0 pin is latched when the host CPU writes data in the input data bus buffer.

[Input data bus buffer] DBBIN

Data on the data bus is latched in DBBIN when there is a write request from the host CPU. The data in DBBIN can be read from the data bus buffer register (SFR address 00E4₁₆).

[Output data bus buffer] DBBOUT

Data is written in DBBOUT by writing data in data bus buffer register (SFR address 00E4₁₆). The data in DBBOUT is output to the data bus (P5) when the host CPU issues a read request with setting the A0 pin to "L".

Table 2. Control I/O pin functions when bus interface function is selected

| Pin | Name | Bus interface mode bit | $\overline{P_{RDY}}$ output mode selection bit | P6 ₃ / $\overline{P_{RDY}}$ pin function selection bit | Input/Output | Function |
|-----------------|----------------------|------------------------|--|---|--------------|--|
| P6 ₃ | $\overline{P_{RDY}}$ | — | 0 | 0 | Output | Status output The NOR of OBF and \overline{IBF} is output |
| | | | | 1 | I/O | Port P6 ₃ function |
| | | | 1 | 0 | Output | Status output Normally output "0" One shot pulse whose length is half of a period of internal system clock ϕ is output, when OBF or \overline{IBF} changes from "0" to "1" (See Fig 23) |
| | | | | 1 | I/O | Port P6 ₃ function |
| P6 ₄ | A0 | — | — | — | Input | Address input Used to select between DBBSTS and DBBOUT during host CPU read Also used to identify commands and data during write |
| P6 ₅ | \overline{CS} | — | — | — | Input | Chip select input Used to select the data bus buffer Select when "L" |
| P6 ₆ | \overline{R} | 0 | — | — | Input | Timing signal used by the host CPU to read data from the data bus buffer |
| | E | 1 | — | — | Input | Inputs a timing signal E or inverse of ϕ |
| P6 ₇ | \overline{W} | 0 | — | — | Input | Timing signal used by the host CPU to write data to the data bus buffer |
| | R/ \overline{W} | 1 | — | — | Input | Input R/ \overline{W} signal used to control the data transfer direction When this signal is "L", data bus buffer write is synchronized with the E signal When it is "H", data bus buffer read is synchronized with the E signal |

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 23 Output status of $\overline{\text{P}}_{\text{RDY}}$ pin

MITSUBISHI MICROCOMPUTERS

M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PWM

The PWM generator has two program-selectable modes; the high-speed mode (8-bit resolution) and the high-precision mode (16-bit resolution).

Also two clocks listed below can be selected as the count clock of each PWM mode.

- Oscillation frequency $f(X_{IN})$ divided by 2
- 8-bit prescaler output (The count source of prescaler is oscillation frequency $f(X_{IN})$ divided by 2)

Figure 26 shows a block diagram of PWM.

The count clock of PWM can be selected by the PWM clock source selection bit of additional function register (address 00D9₁₆). And the register MISRG2 (address 00DF₁₆) is used to enable/disable the PWM and change its mode. When the PWM enable bit is set, the PWM generator starts from its initial state.

When PWM clock source selection bit is "0", as shown in Figure 24, the output period is fixed.

In high-speed mode

$$(2 \times 255) / f(X_{IN}) \quad 40.8 \mu s \text{ at } f(X_{IN}) = 12.5 \text{ MHz}$$

In high-precision mode

$$(2 \times 65535) / f(X_{IN}) \quad 10.4856 \text{ ms at } f(X_{IN}) = 12.5 \text{ MHz}$$

When PWM clock source selection bit is "1", as shown in Figure 25, the output period can be changed by setting the value to prescaler latch (address 00D8₁₆). (Note)

In high-speed mode

$$\{2(n+1) \times 255\} / f(X_{IN}) \quad 40.8(n+1) \mu s \text{ at } f(X_{IN}) = 12.5 \text{ MHz}$$

In high-precision mode

$$\{2(n+1) \times 65535\} / f(X_{IN}) \quad 10.4856(n+1) \text{ ms at } f(X_{IN}) = 12.5 \text{ MHz}$$

n : Set value to prescaler latch

The "H" width of the output pulse is determined by setting a value only in the PWM_L register for high-speed mode and in both the PWM_H and PWM_L in this order for high-precision mode.

If the value set in the PWM register is m, the "H" width of the output pulse is

$$(\text{PWM period} \times m) / 255 \text{ for high-speed mode and}$$

$$(\text{PWM period} \times m) / 65535 \text{ for high-precision mode.}$$

Note : Address 00D8₁₆ functions as port P4 register (read only) when read, and functions as PWM prescaler latch (write only) when write. So the value of PWM prescaler can not be read out.




Fig. 24 PWM output (when PWM clock source selection bit is "0")




Fig. 25 PWM output (when PWM clock source selection bit is "1")

Notes on PWM start

(1) Notes on PWM start

PWM starts after the PWM enable bit is set to enable and "L" level is output from the PWM_{OUT} pin. The length of this "L"-level output is as follows:

If the PWM prescaler is not used (PWM clock source selection bit=0): 1/2 clock cycle

If the PWM prescaler is used (PWM clock source selection bit=1): $(1+n)/2$ clock cycle (where n is the value set in the prescaler)

(2) Notes on PWM restart (only when PWM clock source selection bit is "1")

If the PWM enable bit is set to enabled, then to disabled, then back to enabled, temporarily clear the PWM clock source selection bit to "0" then reset it to "1" to re-enable PWM.

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 26 PWM generator block diagram

MITSUBISHI MICROCOMPUTERS

M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

An A-D converter is an 8-bit successive approximation method. Figure 28 shows a block diagram of the A-D converter.

The 64-pin model has three analog voltage input pins; the 80-pin model has eight.

A-D conversion is started by a write operation to the analog input pin selection bit of the A-D control register shown in Figure 27 and by selecting the analog voltage input pin. The A-D interrupt request bit in the interrupt request register 2 is set when A-D conversion completes. The result of A-D conversion is stored in the A-D register.

The contents of the A-D register must not be read during A-D conversion and $f(X_{IN})$ must be no less than 1 MHz during A-D conversion.




Fig. 27 Structure of A-D control register




Fig. 28 A-D converter block diagram

D-A CONVERTER

Two 8-bit resolution D-A converter channels are provided. Figure 29 shows a block diagram of the D-A converter.

D-A conversion is performed by setting a value in the D-Ai register (addresses 00E016 and 00E116). The result of D-A conversion is output from the D-Ai output pin.

The output analog voltage V_{DA} is determined by the value n (decimal) set in the D-Ai register as follows:

$$V_{DA} = DAV_{REF} * Xn / 256$$

* V_{REF} for 64-pin model.




Fig. 29 D-A converter block diagram

MITSUBISHI MICROCOMPUTERS

M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M37451 is reset according to the sequence shown in Figure 30. It starts the program from the address formed by using the content of address FFF_{16} as the high order address and the content of the address FFE_{16} as the low order address, when the RESET pin is held at "L" level for no less than 8 clock cycles while the power voltage is $5V \pm$

10% and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 30.

An example of the reset circuit is shown in Figure 31. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V.

| | address | |
|--------------------------------------|--------------------|--|
| (1) Port P0 directional register | 00D1 ₁₆ | 00 ₁₆ |
| (2) Port P1 directional register | 00D3 ₁₆ | 00 ₁₆ |
| (3) Port P2 directional register | 00D5 ₁₆ | 00 ₁₆ |
| (4) Port P3 directional register | 00D7 ₁₆ | 00 ₁₆ |
| (5) Additional function register | 00D9 ₁₆ | 0 0 0 0 0 0 |
| (6) Port P5 directional register | 00DB ₁₆ | 00 ₁₆ |
| (7) Port P6 directional register | 00DD ₁₆ | 00 ₁₆ |
| (8) MISRG1 | 00DE ₁₆ | 0 0 0 0 0 0 |
| (9) MISRG2 | 00DF ₁₆ | 0 0 0 0 0 0 CM1 0 |
| (10) D-A1 register | 00E0 ₁₆ | 00 ₁₆ |
| (11) D-A2 register | 00E1 ₁₆ | 00 ₁₆ |
| (12) Data bus buffer status register | 00E5 ₁₆ | 0 1 |
| (13) Serial I/O status register | 00E7 ₁₆ | 0 0 0 0 0 0 |
| (14) Serial I/O control register | 00E8 ₁₆ | 00 ₁₆ |
| (15) UART control register | 00E9 ₁₆ | 0 0 0 0 |
| (16) Timer 1 control register | 00ED ₁₆ | 0 0 0 0 0 0 |
| (17) Timer 2 control register | 00EE ₁₆ | 0 0 0 0 0 0 |
| (18) Timer 3 control register | 00EF ₁₆ | 0 0 0 0 0 0 |
| (19) Timer 1 register (low order) | 00F0 ₁₆ | FF ₁₆ |
| (20) Timer 2 register (high order) | 00F1 ₁₆ | 03 ₁₆ |
| (21) Interrupt request register 1 | 00FC ₁₆ | 00 ₁₆ |
| (22) Interrupt request register 2 | 00FD ₁₆ | 0 0 0 0 0 0 |
| (23) Interrupt control register 1 | 00FE ₁₆ | 00 ₁₆ |
| (24) Interrupt control register 2 | 00FF ₁₆ | 0 0 0 0 0 0 |
| (25) Processor status register | (PS) | 1 |
| (26) Program counter | (PC _H) | Contents of address FFF ₁₆ |
| | (PC _L) | Contents of address FFE ₁₆ |

Note 1 Since the contents of both registers other than those listed above (including timer 1, timer 2, timer 3, and the serial I/O register) and the RAM are undefined at reset, it is necessary to set initial values

2 The initial value of CM1 depends on the level on the CNV_{SS} pin




Fig. 31 Example of reset circuit

Fig. 30 Internal state of microcomputer at reset

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 32 Timing diagram at reset

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

As shown in the memory map (Figure 3), port P0 can be accessed at zero page memory address 00D0₁₆.

Port P0 has a directional register (address 00D1₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00DF₁₆), three different modes can be selected; single-chip mode, memory expansion mode and microprocessor mode.

In these modes it functions as address (A₇-A₀) output port (excluding single-chip mode). For more details, see the processor mode information

(2) Port P1

In single-chip mode, port P1 has the same function as port P0. In other modes, it functions as address (A₁₅-A₈) output port.

Refer to the section on processor modes for details.

(3) Port P2

In single-chip mode, port P2 has the same function as port P0. In other modes, it functions as data (D₀-D₇) input/output port. Refer to the section on processor modes for details.

(4) Port P3

Port P3 is an 8-bit I/O port with function similar to port P0. All pins have program selectable dual functions. When a serial I/O function is selected, the input and output from pins P3₄-P3₇ are determined by the contents of the serial I/O registers.

This port is unaffected by the processor mode.

(5) Port P4

This is an input-only port and may be used as an analog voltage input port. The number of ports is different for the 64-pin model and 80-pin model. The 64-pin model has three ports and the 80-pin model has eight ports.

(6) Port P5

This is an 8-bit I/O port with function similar to port P0. When slave mode is selected with a program, all ports change to the data bus for the master CPU. In this case, port input/output is unaffected by the directional register

This port is unaffected by the processor mode register.

(7) Port P6

This is an 8-bit input/output port with function similar to port P0.

When slave mode is selected with a program, ports P6₃-P6₇ change to the control bus for the bus interface function. In this case, port input/output is unaffected by the directional register.

Ports P6₀-P6₂ are shared with the external interrupt input pins (INT₁-INT₃). The INT interrupt constantly monitors the status of this port and generates an interrupt at a valid edge. Therefore, if the INT interrupt is not used, it must be disabled and if it is used, this port must be set to input.

(8) Port D-A

Port D-A consists of two analog voltage output pins. Any analog voltage can be generated by setting a value in the D-A register.

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(9) ϕ pin

The ϕ pin normally outputs the internal system clock (the oscillation frequency of the resonator connected between the X_{IN} and X_{OUT} pins, divided by four).

The timing clock output from the ϕ pin is in output mode if the timing output stop bit (bit 0 of address 00D9₁₆) is set to "0", and in stop mode if that bit is set to "1" and the timing clock output is "H".

If the timing output clock selection bit (bit 1 of address 00D9₁₆) is set to "0" when the timing output stop bit is "0" (timing output is being output), the internal system clock that is output from the ϕ pin is the oscillation frequency divided by four if the bus cycle control bit is "0", or the oscillation frequency divided by eight if that bit is "1". If the timing output clock selection bit is "1", the bus cycle control bit is ignored—the clock that is output is the oscillation frequency divided by four. (See Fig. 33)

(10) SYNC pin

This pin outputs a signal that is "H" during one cycle of the ϕ during operation code fetch.

(11) R/W pin

This is a control signal output pin that indicates the local bus direction in memory expansion and microprocessor modes.

(12) RD, WR pins

These are local bus write and read timing signal output pins for memory expansion and microprocessor modes. A signal equivalent to the signal output from the R/W separated by the ϕ signal is output.

These pins are used exclusively by the 80-pin model.

(13) RESET_{OUT} pin

This pin goes "H" while the microprocessor is being reset. It can be used as a reset signal output pin for peripheral devices.

This pin is used exclusively by the 80-pin model.




Fig. 33 Output from ϕ pin

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 34 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (1)

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 35 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (2)

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bits (bits 0 and 1 at address 00DF₁₆), three different operation modes can be selected; single-chip mode, memory expansion mode, and microprocessor mode.

In the memory expansion mode and the microprocessor mode, ports P0-P2 can be used as address, and data input/output pins.

Figure 37 shows the functions of ports P0-P2

The memory map for the single-chip mode is shown in Figure 2 and for other modes, in Figure 36.

By connecting CNV_{SS} to V_{SS}, all three modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode.

The three different modes are explained as follows

- (1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS}. Ports P0-P2 will work as original I/O ports.

- (2) Memory expansion mode [01]

The microcomputer will be placed in the memory expansion mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost.

Port P2 becomes the data bus of D₇-D₀ (including instruction code) and loses its normal I/O functions.

- (3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset or connecting CNV_{SS} to V_{SS} and the processor mode bits are set to "10", the microcomputer will automatically default to this mode. In this mode, the internal ROM is disabled so the external memory is required. Other functions are same as the memory expansion mode. The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 3.




Fig. 36 External memory map in processor mode (M37451M4)

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | | |
|---------|-----------------|------------------|-----------------------|---------------------|
| Mode | CM ₁ | 0 | 0 | 1 |
| | CM ₀ | 0 | 1 | 0 |
| Port | | Single-chip mode | Memory expansion mode | Microprocessor mode |
| Port P0 | | | Same as left | |
| Port P1 | | | Same as left | |
| Port P2 | | | Same as left | |

Fig. 37 Processor mode and function of ports P0-P2

Table 3. Relationship between CNV_{SS} pin input level and processor mode

| CNV _{SS} | Mode | Explanation |
|-------------------|--|---|
| V _{SS} | <ul style="list-style-type: none"> • Single-chip mode • Memory expansion mode • Microprocessor mode | The single-chip mode is set by the reset All modes can be selected by changing the processor mode bit with the program |
| V _{CC} | <ul style="list-style-type: none"> • Microprocessor mode | The microprocessor mode is set by the reset |

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 40.

When an STP instruction is executed, the internal clock ϕ stops oscillating at "H" level. At the same time, FF_{16} is set in the low-order byte of timer 1, 03_{16} is set in the high-order byte, and timer 1 count source is forced to $f(X_{IN})$ divided by four. This connection is cleared when timer 1 overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the clock ϕ keeps its "H" level until timer 1 overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used

When the WIT instruction is executed, the clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer 1 count enable bit must be set to "1" and the timer 1 interrupt enable bit must be set to "0" before executing STP instruction.

With the M37451, the MISRG2 bit 6 shown in Figure 22 can be used to double the bus cycle. However, the timer, UART, and PWM operations are unaffected. This facilitates

accessing of slow peripheral LSIs when external memory and I/O are extended in memory expansion mode or microprocessor mode. Note that this bit also affects the bus cycle in single-chip mode.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 38.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 39. X_{IN} is the input, and X_{OUT} is open.




Fig. 38 External ceramic resonator circuit




Fig. 39 External clock input circuit




Fig. 40 Block diagram of clock generating circuit

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) Processor status register
 1. Except for the interrupt disable flag (I) being set to "1", the content of the processor status register (PS) is unpredictable after a reset. Therefore, flags affecting program execution must be initialized.
The T flag and D flag which affect arithmetic operations, must always be initialized.
 2. An NOP instruction must be used after the execution of a PLP instruction.
- (2) Interrupts

Even though the BBC and BBS instructions are executed just after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Decimal operations
 1. Decimal operations are performed by setting the decimal mode flag (D) and executing the ADC or SBC instruction. In this case, there must be at least one instruction following the ADC or SBC instruction before executing the SEC, CLC, or CLD instruction.
 2. The N (Negative), V (Overflow), and Z (Zero) flags are ignored during decimal mode.
- (4) Timers
 1. The frequency dividing ratio when n (0 to 65535) is written in the timer latch is $1/(n+1)$.
 2. When directly writing a value in the timer, set the count enable bit to count disable (0) and write in the low-order byte first and then in the high-order byte.
 3. The timer value must be read from the high-order byte first.
- (5) Serial I/O

In clock synchronous serial I/O mode, if the receiver is to output an $\overline{S_{RDY}}$ using an external clock, the receive enable bit, $\overline{S_{RDY}}$ output enable bit, and transmission enable bit must be set to "1"
- (6) A-D conversion

The comparator consists of coupling capacitors that lose their charge when the clock frequency is low. Therefore, $f(X_{IN})$ must be no less than 1MHz during A-D conversion. (If the bus cycle control bit is "1", the bus cycle is doubled and the A-D conversion time is also doubled, therefore, $f(X_{IN})$ must not be less than 2MHz.) Also, the STP and WIT instructions must not be executed during A-D conversion
- (7) STP instruction

The STP instruction must be executed after setting the timer 1 count enable bit (bit 4 at address 00DE₁₆) to enable ("1").

- (8) Multiply/Divide instructions
 1. The MUL and DIV instructions are not affected by the T and D flags.
 2. The contents of the processor status register are unaffected by multiply or divide instructions.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- mask ROM order confirmation form
- mark specification form
- ROM data.....EPROM 3 sets

M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Rating | Unit |
|-----------|--|--|----------------------|------------------|
| V_{CC} | Supply voltage | | -0.3 to 7 | V |
| V_I | Input voltage X_{IN} , \overline{RESET} | | -0.3 to 7 | V |
| V_I | Input voltage $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P4_0$ - $P4_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$, ADV_{REF} , DAV_{REF} , V_{REF} , AV_{CC} | With respect to V_{SS} Output transistors are at "off" state | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage CNV_{SS} | | -0.3 to 13 | V |
| V_O | Output voltage $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$, X_{OUT} , ϕ , R/W , RD , WR , $SYNC$, $RESET_{OUT}$ | | -0.3 to $V_{CC}+0.3$ | V |
| P_d | Power dissipation | $T_a = 25^\circ\text{C}$ | 1000 (Note 1) | mW |
| T_{opr} | Operating temperature | | -20 to 85 | $^\circ\text{C}$ |
| T_{stg} | Storage temperature | | -40 to 125 | $^\circ\text{C}$ |

Note 1 : 500mW in case of the flat package

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=-20$ to 85°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------|--|--------------|-----|---------------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" input voltage \overline{RESET} , X_{IN} , CNV_{SS} (Note 1) | 0.8 V_{CC} | | V_{CC} | V |
| V_{IH} | "H" input voltage $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P4_0$ - $P4_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$ (expect Note 1) | 2.0 | | V_{CC} | V |
| V_{IL} | "L" input voltage CNV_{SS} (Note 1) | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" input voltage $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P4_0$ - $P4_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$ (expect Note 1) | 0 | | 0.8 | V |
| V_{IL} | "L" input voltage \overline{RESET} | 0 | | 0.12 V_{CC} | V |
| V_{IL} | "L" input voltage X_{IN} | 0 | | 0.16 V_{CC} | V |
| $I_{OL(peak)}$ | "L" peak output current $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$ | | | 10 | mA |
| $I_{OL(avg)}$ | "L" average output current $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$ (Note 2) | | | 5 | mA |
| $I_{OH(peak)}$ | "H" peak output current $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$ | | | -10 | mA |
| $I_{OH(avg)}$ | "H" average output current $P0_0$ - $P0_7$, $P1_0$ - $P1_7$, $P2_0$ - $P2_7$, $P3_0$ - $P3_7$, $P5_0$ - $P5_7$, $P6_0$ - $P6_7$ (Note 2) | | | -5 | mA |
| $f(X_{IN})$ | Internal clock oscillating frequency | 1 | | 12.5 | MHz |

Note 1 : Ports operating as special function pins INT_1 - INT_3 ($P6_0$ - $P6_2$), EV_1 - EV_3 ($P3_0$ - $P3_2$), RxD ($P3_2$), S_{CLK} ($P3_6$)

2 : $I_{OL(avg)}$ and $I_{OH(avg)}$ are the average current in 100ms

3 : The total of I_{OL} of Port P0, P1, and P2 should be 40mA (max)

The total of I_{OL} of Port P3, P5, P6, R/W , $SYNC$, $RESET_{OUT}$, RD , WR and ϕ should be 40mA (max)

The total of I_{OH} of Port P0, P1, and P2 should be 40mA (max)

The total of I_{OH} of Port P3, P5, P6, R/W , $SYNC$, $RESET_{OUT}$, RD , WR , and ϕ should be 40mA (max)

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, $f(X_{IN})=12.5MHz$)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--|--|------------|-----|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output voltage \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, $RESET_{OUT}$, ϕ | $I_{OH} = -2 mA$ | $V_{CC}-1$ | | | V |
| V_{OH} | "H" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$ | $I_{OH} = -5 mA$ | $V_{CC}-1$ | | | V |
| V_{OL} | "L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, $RESET_{OUT}$, ϕ | $I_{OL} = 2 mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$ | $I_{OL} = 5 mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT1-INT3($P6_0-P6_2$), EV_1-EV_3 ($P3_0-P3_2$), R_2D ($P3_4$), S_{CLK} ($P3_6$) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis \overline{RESET} | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X_{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN} | $V_i = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN} | $V_i = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | $f(X_{IN})=12.5MHz$ At system operation | | 8 | 15 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals \overline{RD} , \overline{WR} , SYNC, R/\overline{W} , $RESET_{OUT}$, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included. (Fig. 45)

A-D CONVERTER CHARACTERISTICS

($V_{CC}=AV_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-20$ to $85^\circ C$, $f(X_{IN})=12.5MHz$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------|-----------------------------------|---------------------------------------|-----------|-----------|-----------|---------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC}=AV_{CC}=ADV_{REF}=5V\pm 10\%$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_{c(\phi)}$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF}=5V$ | 20 | 35 | 50 | $k\Omega$ |
| $I_{IADVREF}$ | Reference input current | $ADV_{REF}=5V$ | 0.1 | 0.14 | 0.25 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-20$ to $85^\circ C$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|-----------------------------------|-------------------------------|--------|-----|----------|-----------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Full scale deviation | $V_{CC}=DAV_{REF}=5V\pm 10\%$ | | | 1.0 | % |
| t_{SU} | Set time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | $k\Omega$ |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current | | 0 | 5 | 10 | mA |

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------------|--------------------------------------|-----------------|--------|-----|------|------|
| | | | Min | Typ | Max | |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time | Fig 41 | 160 | | | ns |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time | | 160 | | | ns |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time | | 160 | | | ns |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | | 160 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 160 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 160 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 160 | | | ns |
| $t_{H}(\phi-P0D)$ | Port P0 input hold time | | 40 | | | ns |
| $t_{H}(\phi-P1D)$ | Port P1 input hold time | | 40 | | | ns |
| $t_{H}(\phi-P2D)$ | Port P2 input hold time | | 40 | | | ns |
| $t_{H}(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_{H}(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_{H}(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_{H}(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | 80 | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | 20 | | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | 20 | | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (R and W separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------------|------------------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-R)$ | \overline{CS} setup time | Fig 42 | 0 | | | ns |
| $t_{SU}(CS-W)$ | \overline{CS} setup time | | 0 | | | ns |
| $t_{H}(R-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{H}(W-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-R)$ | A0 setup time | | 10 | | | ns |
| $t_{SU}(A-W)$ | A0 setup time | | 10 | | | ns |
| $t_{H}(R-A)$ | A0 hold time | | 0 | | | ns |
| $t_{H}(W-A)$ | A0 hold time | | 0 | | | ns |
| $t_W(R)$ | Read pulse width | | 120 | | | ns |
| $t_W(W)$ | Write pulse width | | 120 | | | ns |
| $t_{SU}(D-W)$ | Data input setup time before write | | 50 | | | ns |
| $t_{H}(W-D)$ | Data input hold time after write | | 0 | | | ns |

Master CPU bus interface timing (R/W type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------------|------------------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-E)$ | \overline{CS} setup time | Fig 42 | 0 | | | ns |
| $t_{H}(E-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 10 | | | ns |
| $t_{H}(E-A)$ | A0 hold time | | 0 | | | ns |
| $t_{SU}(RW-E)$ | R/W setup time | | 0 | | | ns |
| $t_{H}(E-RW)$ | R/W hold time | | 0 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 120 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 120 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 50 | | | ns |
| $t_{H}(E-D)$ | Data input hold time after write | | 0 | | | ns |

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------------|-----------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU(D-\phi)}$ | Data input setup time | Fig 43 | 60 | | | ns |
| $t_{H(\phi-D)}$ | Data input hold time | | 0 | | | ns |
| $t_{SU(D-RD)}$ | Data input setup time | | 60 | | | ns |
| $t_{H(RD-D)}$ | Data input hold time | | 0 | | | ns |

Clock synchronous serial I/O ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------------|--------------------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU(RXD-SCLK)}$ | Serial input setup time | Fig. 44 | 160 | | | ns |
| $t_{H(SCLK-RXD)}$ | Serial input hold time | | 80 | | | ns |
| $t_{r(RXD)}$ | Serial input rising edge time | | | | 30 | ns |
| $t_{f(RXD)}$ | Serial input falling edge time | | | | 30 | ns |
| $t_{r(SCLK)}$ | Serial input clock rising edge time | | | | 30 | ns |
| $t_{f(SCLK)}$ | Serial input clock falling edge time | | | | 30 | ns |
| $t_C(SCLK)$ | Serial input clock period | | | 640 | | ns |
| $t_W(SCLKL)$ | Serial input clock "L" pulse width | | | 290 | | ns |
| $t_W(SCLKH)$ | Serial input clock "H" pulse width | | | 290 | | ns |

**M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_A=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--------------------------------------|-----------------|--------|-----|------|------|
| | | | Min | Typ | Max | |
| $t_{d(\phi-P0Q)}$ | Port P0 data output delay time | Fig 41 | | | 200 | ns |
| $t_{d(\phi-P1Q)}$ | Port P1 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P2Q)}$ | Port P2 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P3Q)}$ | Port P3 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P5Q)}$ | Port P5 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P6Q)}$ | Port P6 data output delay time | | | | 200 | ns |
| $t_{C(\phi)}$ | Cycle time | | | | 4000 | ns |
| $t_{W(\phi H)}$ | ϕ clock pulse width ("H" level) | | | 320 | | ns |
| $t_{W(\phi L)}$ | ϕ clock pulse width ("L" level) | | | 150 | | ns |
| $t_{r(\phi)}$ | ϕ clock rising edge time | | | | 20 | ns |
| $t_{f(\phi)}$ | ϕ clock falling edge time | | | | 20 | ns |

Master CPU bus interface (R and W separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_A=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(R-D)}$ | Data output enable time after read | Fig 42 | | | 80 | ns |
| $t_{v(R-D)}$ | Data output disable time after read | | 0 | | 30 | ns |
| $t_{PLH(R-PR)}$ | $\overline{P_{RDY}}$ output transmission time after read | | | | 150 | ns |
| $t_{PLH(W-PR)}$ | $\overline{P_{RDY}}$ output transmission time after write | | | | 150 | ns |

Master CPU bus interface (R/W type mode) ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_A=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(E-D)}$ | Data output enable time after read | Fig.42 | | | 80 | ns |
| $t_{v(E-D)}$ | Data output disable time after read | | 0 | | 30 | ns |
| $t_{PLH(E-PR)}$ | $\overline{P_{RDY}}$ output transmission time after E clock | | | | 150 | ns |

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_A=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{d(\phi-A)}$ | Address delay time after ϕ | Fig 43 | | | 80 | ns |
| $t_{v(\phi-A)}$ | Address effective time after ϕ | | 10 | | | ns |
| $t_{v(RD-A)}$ | Address effective time after RD | | 10 | | | ns |
| $t_{v(WR-A)}$ | Address effective time after WR | | 10 | | | ns |
| $t_{d(\phi-D)}$ | Data output delay time after ϕ | | | | 80 | ns |
| $t_{d(WR-D)}$ | Data output delay time after WR | | | | 80 | ns |
| $t_{v(\phi-D)}$ | Data output effective time after ϕ | | | 20 | | ns |
| $t_{v(WR-D)}$ | Data output effective time after WR | | | 20 | | ns |
| $t_{d(\phi-RW)}$ | R/W delay time after ϕ | | | | 80 | ns |
| $t_{d(\phi-SYNC)}$ | SYNC delay time after ϕ | | | | 80 | ns |
| $t_{W(RD)}$ | RD pulse width | | | 130 | | ns |
| $t_{W(WR)}$ | WR pulse width | | | 130 | | ns |

Clock synchronous serial I/O ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_A=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---------------------------------------|-----------------|--------|------|------|------|
| | | | Min | Typ. | Max. | |
| $t_{d(SCLK-TxD)}$ | Serial output delay time | Fig 44 | | | 100 | ns |
| $t_{r(SCLK)}$ | Serial output clock rising edge time | | | | 30 | ns |
| $t_{f(SCLK)}$ | Serial output clock falling edge time | | | | 30 | ns |
| $t_{C(SCLK)}$ | Serial output clock period | | | 640 | | ns |
| $t_{W(SCLKL)}$ | Serial output clock "L" pulse width | | | 290 | | ns |
| $t_{W(SCLKH)}$ | Serial output clock "H" pulse width | | | 290 | | ns |

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 41 Test circuit in single-chip mode




Fig. 42 Master CPU bus interface test circuit




Fig. 43 Local bus test circuit




Fig. 44 Serial I/O test circuit





Fig. 45 I_{CC} (at stop mode) test condition

MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}

Master CPU bus interface/ \overline{R} and \overline{W} separation type timing diagram


Read




MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Write




Master CPU interface/ R/W type timing diagram



MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


Local bus timing diagram



MITSUBISHI MICROCOMPUTERS
M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP
M37451MC-XXXSP/FP/GP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Serial I/O timing diagram



MITSUBISHI MICROCOMPUTERS

M37451SSP/FP/GP

8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37451SSP/FP/GP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or a 0.8mm pitch or 0.65mm pitch 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It is suited for office automation equipment and control devices. The low power consumption made possible by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

M37451SSP/FP/GP has basically the same functions as M37451M4-XXXSP/FP/GP except the RAM size and the fact that these three need external ROM area.


FEATURES

- Number of basic instructions..... 71
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size ROM None
RAM..... 1024 bytes
- Instruction execution time
(minimum instructions at 12.5 MHz frequency) 0.64 μ s
- Single power supply 5V \pm 10%
- Power dissipation normal operation mode
(at 12.5MHz frequency) 40mW
- Subroutine nesting 128 levels max.
- Interrupt 15 events
- Master CPU bus interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
8 channels (QFP)
- D-A converter (8-bit resolution) 2 channels
- PWM output with 8-bit prescaler
(Either resolution 8-bit or 16-bit is software selectable) 1
- Programmable I/O
(Ports P3, P5, P6) 24
- Input (Port P4) 3 (DIP), 8 (QFP)
- Output (Port D-A₁, D-A₂) 2

APPLICATION

Slave controller for PPCs, facsimiles and page printers
HDD, optical disk, inverter and industrial motor controllers
Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)




Outline 64P4B


MITSUBISHI MICROCOMPUTERS
M37451SSP/FP/GP

8-BIT CMOS MICROCOMPUTER

PIN CONFIGURATION (TOP VIEW)




Outline 80P6N




Outline 80P6S

NC : No connection

M37451SSP BLOCK DIAGRAM



M37451SFP BLOCK DIAGRAM




MITSUBISHI MICROCOMPUTERS
M37451SSP/FP/GP

8-BIT CMOS MICROCOMPUTER



M37451SGP BLOCK DIAGRAM



8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M37451SSP/FP/GP

MITSUBISHI MICROCOMPUTERS
M37451SSP/FP/GP

8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37451SSP/FP/GP

| Parameter | | Functions | |
|--|----------------------|---|--|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) | |
| Instruction execution time | | 0.64μs (minimum instructions, at 12.5MHz frequency) | |
| Clock frequency | | 12.5MHz (max) | |
| RAM size | M37451SSP/FP/GP | 1024 bytes | |
| Input/Output port | P3, P5, P6 | I/O | 8-bit X 3 |
| | P4 | Input | 3-bit X 1 (8-bit X 1 for 80-pin model) |
| | D-A | Output | 2-bit X 1 |
| Serial I/O | | UART or clock synchronous | |
| Timers | | 16-bit timer X 3, 8-bit timer (serial I/O baud rate generator) X 1 | |
| A-D converter | | 8-bit X 3 channels (8 channels for 80-pin model) | |
| D-A converter | | 8-bit X 2 channels | |
| Pulse width modulator (with 8-bit prescaler) | | 8-bit or 16-bit X 1 | |
| Data bus buffer | | 1-byte input and output each | |
| Subroutine nesting | | 128-levels (max) | |
| Interrupt | | 6 external interrupts, 8 internal interrupts, 1 software interrupt | |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 5V ± 10% | |
| Power dissipation | | 40mW (at 12.5MHz frequency) | |
| Input/Output characters | Input/Output voltage | 5V | |
| | Output current | ±5mA (max) | |
| Operating temperature range | | -20 to 85°C | |
| Device structure | | CMOS silicon gate | |
| Package | M37451SSP | 64-pin shrink plastic molded DIP | |
| | M37451SFP | 80-pin plastic molded QFP (0.8mm pitch) | |
| | M37451SGP | 80-pin plastic molded QFP (0.65mm pitch) | |

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|--------------------------------|-----------------------------|------------------|--|
| V_{CC} , V_{SS} | Supply voltage | | Power supply inputs $5V \pm 10\%$ to V_{CC} , and 0V to V_{SS} |
| CNV_{SS} | CNV_{SS} | Input | This is connected to V_{CC} |
| \overline{RESET} | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V_{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time |
| X_{IN} | Clock input | Input | This chip has an internal clock generating circuit To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins If an external clock is used, the clock source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open |
| X_{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | Normally outputs signal consisting of oscillating frequency divided by four |
| \overline{SYNC} | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs |
| R/\overline{W} | Read/Write status output | Output | This signal determines the direction of the data bus It is "H" during read and "L" during write |
| A_0-A_{15} | Address bus | Output | This is 16-bit address bus |
| D_0-D_7 | Data bus | I/O | This is 8-bit data bus |
| $P3_0-P3_7$ | Input/Output port P3 | I/O | Port P3 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS output Serial I/O, PWM output, or even I/O function can be selected with a program |
| $P4_0-P4_2$ ($P4_0-P4_7$) | Input port P4 | Input | Analog input pin for the A-D converter The 64-pin model has three pins and the 80-pin model has eight pins They may also be used as digital input pins |
| $P5_0-P5_7$ | Input/Output port P5 | I/O | An 8-bit input/output port with the same function as P3 This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program |
| $P6_0-P6_7$ | Input/Output port P6 | I/O | An 8-bit input/output port with the same function as P3 Pins $P6_3-P6_7$ change to a control bus for the master CPU when slave mode is selected with a program Pins $P6_0-P6_2$ may be programmed as external interrupt input pins |
| $D-A_1$, $D-A_2$ | D-A output | Output | Analog signal from D-A converter is output |
| V_{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter This pin is for 64-pin model only |
| ADV_{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter This pin is for 80-pin model only |
| DAV_{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter This pin is for 80-pin model only |
| AV_{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter Same voltage as V_{SS} is applied |
| AV_{CC} | Analog power supply | | Power supply input pin for A-D converter This pin is for 80-pin model only Same voltage as V_{CC} is applied In the case of the 64-pin model AV_{CC} is connected to V_{CC} internally |
| \overline{RD} | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus This pin is for 80-pin model only |
| \overline{WR} | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component This pin is for 80-pin model only |
| $RESET_{OUT}$ | Reset output | Output | Control signal output as active "H" during reset It is used as a reset output signal for peripheral components This pin is for 80-pin model only |

BASIC FUNCTION BLOCKS

The differences between M37451M4-XXXSP/FP/GP and M37451SSP/FP/GP are noted below. Other functions are the same as M37451M4-XXXSP/FP/GP in microprocessor mode.

MEMORY

- Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

- RAM

RAM is used for data storage as well as a stack area.

- Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated. (This area must be located in ROM area)

- Zero Page

Zero page addressing mode is useful because it enables access to this area with only 2 bytes,

- Special Page

Special page addressing mode is useful because it enables access to this area with only 2 bytes.




Fig. 1 Memory map

| | | | |
|--------------------|----------------------------------|--------------------|-------------------------------|
| 00D6 ₁₆ | P3 register | 00EB ₁₆ | PWM register (low-order) |
| 00D7 ₁₆ | P3 directional register | 00EC ₁₆ | PWM register (high-order) |
| 00D8 ₁₆ | P4 register/PWM prescaler latch | 00ED ₁₆ | Timer 1 control register |
| 00D9 ₁₆ | Additional function register | 00EE ₁₆ | Timer 2 control register |
| 00DA ₁₆ | P5 register | 00EF ₁₆ | Timer 3 control register |
| 00DB ₁₆ | P5 directional register | 00F0 ₁₆ | Timer 1 register (low-order) |
| 00DC ₁₆ | P6 register | 00F1 ₁₆ | Timer 1 register (high-order) |
| 00DD ₁₆ | P6 directional register | 00F2 ₁₆ | Timer 1 latch (low-order) |
| 00DE ₁₆ | MISRG1 | 00F3 ₁₆ | Timer 1 latch (high-order) |
| 00DF ₁₆ | MISRG2 | 00F4 ₁₆ | Timer 2 register (low-order) |
| 00E0 ₁₆ | D-A1 register | 00F5 ₁₆ | Timer 2 register (high-order) |
| 00E1 ₁₆ | D-A2 register | 00F6 ₁₆ | Timer 2 latch (low-order) |
| 00E2 ₁₆ | A-D register | 00F7 ₁₆ | Timer 2 latch (high-order) |
| 00E3 ₁₆ | A-D control register | 00F8 ₁₆ | Timer 3 register (low-order) |
| 00E4 ₁₆ | Data bus buffer register | 00F9 ₁₆ | Timer 3 register (high-order) |
| 00E5 ₁₆ | Data bus buffer status register | 00FA ₁₆ | Timer 3 latch (low-order) |
| 00E6 ₁₆ | Receive/transmit buffer register | 00FB ₁₆ | Timer 3 latch (high-order) |
| 00E7 ₁₆ | Serial I/O status register | 00FC ₁₆ | Interrupt request register 1 |
| 00E8 ₁₆ | Serial I/O control register | 00FD ₁₆ | Interrupt request register 2 |
| 00E9 ₁₆ | UART control register | 00FE ₁₆ | Interrupt control register 1 |
| 00EA ₁₆ | Baud rate generator | 00FF ₁₆ | Interrupt control register 2 |

Fig. 2 SFR (Special Function Register) memory map

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|--|---|------------------------------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} Output transistors are at "OFF" state | -0.3 to 7 | V |
| V _I | Input voltage RESET, X _{IN} | | -0.3 to 7 | V |
| V _I | Input voltage D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , ADV _{REF} , DAV _{REF} , V _{REF} , AV _{CC} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage CNV _{SS} | | -0.3 to 13 | V |
| V _O | Output voltage A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , X _{OUT} , φ, RD, WR, R/W, RESET _{OUT} , SYNC | | -0.3 to V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a = 25°C | 1000 (Note 1) | mW |
| T _{opr} | Operating temperature | | -20 to 85 | °C |
| T _{stg} | Storage temperature | | -40 to 125 | °C |

Note 1 : 500mW for QFP type

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=-20 to 85°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|------------------------|---|--------------------|-----|---------------------|------|
| | | Min | Typ | Max | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | | 0 | | V |
| V _{IH} | "H" input voltage RESET, X _{IN} , CNV _{SS} (Note 1) | 0.8V _{CC} | | V _{CC} | V |
| V _{IH} | "H" input voltage D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (except Note 1) | 2.0 | | V _{CC} | V |
| V _{IL} | "L" input voltage CNV _{SS} (Note 1) | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" input voltage D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (except Note 1) | 0 | | 0.8 | V |
| V _{IL} | "L" input voltage RESET | 0 | | 0.12V _{CC} | V |
| V _{IL} | "L" input voltage X _{IN} | 0 | | 0.16V _{CC} | V |
| I _{OL} (peak) | "L" peak output current A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | | | 10 | mA |
| I _{OL} (avg) | "L" average output current A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (Note 2) | | | 5 | mA |
| I _{OH} (peak) | "H" peak output current A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | | | -10 | mA |
| I _{OH} (avg) | "H" average output current A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (Note 2) | | | -5 | mA |
| f(X _{IN}) | Clock oscillating frequency | 1 | | 12.5 | MHz |

- Note 1 : Ports operate as INT₁-INT₃(P₆₀-P₆₂), EV₁-EV₃(P₃₀-P₃₂), R_{xD}(P₃₄) and S_{CLK}(P₃₆)
 2 : The average output current I_{OH}(avg) and I_{OL}(avg) are the average value during a 100ms
 3 : The total of "L" output current I_{OL}(peak) of port P₃, P₅, P₆, R/W, SYNC, RESET_{OUT}, RD, WR and φ is less than 40mA
 The total of "H" output current I_{OH}(peak) of port P₃, P₅, P₆, R/W, SYNC, RESET_{OUT}, RD, WR and φ is less than 40mA

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, $f(X_{IN}) = 12.5MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---|--|--------------|------|------|---------|
| | | | Min | Typ. | Max | |
| V_{OH} | "H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OH} = -2mA$ | $V_{CC} - 1$ | | | V |
| V_{OH} | "H" output voltage A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | $I_{OH} = -5mA$ | $V_{CC} - 1$ | | | V |
| V_{OL} | "L" output voltage A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OL} = 2mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | $I_{OL} = 5mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₁ -INT ₃ (P ₆₀ -P ₆₂), EV ₁ -EV ₃ (P ₃₀ -P ₃₂), R _X D(P ₃₄), S _{CLK} (P ₃₆) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , RESET, X _{IN} | $V_i = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , RESET, X _{IN} | $V_i = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | At system operation $f(X_{IN}) = 12.5MHz$ | | 8 | 15 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals RD, WR, R/W, SYNC, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included (Fig.7)

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, $f(X_{IN}) = 12.5MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------|-----------------------------------|--|-----------|-----------|-----------|-------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = AV_{CC} = ADV_{REF} = 5V \pm 10\%$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_c(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF} = 5V$ | 20 | 35 | 50 | k Ω |
| $I_{IADVREF}$ | Reference input current | $ADV_{REF} = 5V$ | 0.1 | 0.14 | 0.25 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------|-----------------------------------|------------------------------------|--------|-----|----------|------------|
| | | | Min. | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = DAV_{REF} = 5V \pm 10\%$ | | | 1.0 | % |
| t_{SU} | Setup time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | k Ω |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current | | 0 | 5 | 10 | mA |

TIMING REQUIREMENTS

Port ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min | Typ | Max | |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | Fig 3 | 160 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 160 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 160 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 160 | | | ns |
| $t_h(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_h(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_h(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_h(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | 80 | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | 20 | | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | 20 | | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-R)$ | \overline{CS} setup time | Fig 4 | 0 | | | ns |
| $t_{SU}(CS-W)$ | \overline{CS} setup time | | 0 | | | ns |
| $t_h(R-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_h(W-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-R)$ | A0 setup time | | 10 | | | ns |
| $t_{SU}(A-W)$ | A0 setup time | | 10 | | | ns |
| $t_h(R-A)$ | A0 hold time | | 0 | | | ns |
| $t_h(W-A)$ | A0 hold time | | 0 | | | ns |
| $t_W(R)$ | Read pulse width | | 120 | | | ns |
| $t_W(W)$ | Write pulse width | | 120 | | | ns |
| $t_{SU}(D-W)$ | Date input setup time before write | | 50 | | | ns |
| $t_h(W-D)$ | Date input hold time after write | | 0 | | | ns |

Master CPU bus interface timing (R/W type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-E)$ | \overline{CS} setup time | Fig 4 | 0 | | | ns |
| $t_h(E-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 10 | | | ns |
| $t_h(E-A)$ | A0 hold time | | 0 | | | ns |
| $t_{SU}(RW-E)$ | R/W setup time | | 0 | | | ns |
| $t_h(E-RW)$ | R/W hold time | | 0 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 120 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 120 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 50 | | | ns |
| $t_h(E-D)$ | Data input hold time after write | | 0 | | | ns |

Local bus/Memory expansion mode, Microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|-----------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(D-\phi)$ | Data input setup time | Fig 5 | 60 | | | ns |
| $t_H(\phi-D)$ | Data input hold time | | 0 | | | ns |
| $t_{SU}(D-RD)$ | Data input setup time | | 60 | | | ns |
| $t_H(RD-D)$ | Data input hold time | | 0 | | | ns |

Clock synchronous serial I/O ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------------|--------------------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(RxD-SCLK)$ | Serial input setup time | Fig 6 | 160 | | | ns |
| $t_H(SCLK-RxD)$ | Serial input hold time | | 80 | | | ns |
| $t_r(RxD)$ | Serial input rising edge time | | | | 30 | ns |
| $t_f(RxD)$ | Serial input falling edge time | | | | 30 | ns |
| $t_r(SCLK)$ | Serial input clock rising edge time | | | | 30 | ns |
| $t_f(SCLK)$ | Serial input clock falling edge time | | | | 30 | ns |
| $t_C(SCLK)$ | Serial input clock period | | | | | ns |
| $t_W(SCLKL)$ | Serial input clock "L" pulse width | | | | | ns |
| $t_W(SCLKH)$ | Serial input clock "H" pulse width | | | | | ns |

SWITCHING CHARACTERISTICS

Port ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min | Typ | Max | |
| $t_d(\phi-P3Q)$ | Port P3 data output delay time | Fig 3 | | | 200 | ns |
| $t_d(\phi-P5Q)$ | Port P5 data output delay time | | | | 200 | ns |
| $t_d(\phi-P6Q)$ | Port P6 data output delay time | | | | 200 | ns |
| $t_C(\phi)$ | Cycle time | | 320 | | 4000 | ns |
| $t_W(\#H)$ | ϕ clock pulse width ("H" level) | | 150 | | | ns |
| $t_W(\#L)$ | ϕ clock pulse width ("L" level) | | 130 | | | ns |
| $t_r(\phi)$ | ϕ clock rising edge time | | | | 20 | ns |
| $t_f(\phi)$ | ϕ clock falling edge time | | | | 20 | ns |

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(R-D)}$ | Data output enable time after read | Fig 4 | | | 80 | ns |
| $t_{v(R-D)}$ | Data output disable time after read | | 0 | | 30 | ns |
| $t_{PLH(R-PR)}$ | $\overline{P_{RDY}}$ output transmission time after read | | | | 150 | ns |
| $t_{PLH(W-PR)}$ | $\overline{P_{RDY}}$ output transmission time after write | | | | 150 | ns |

Master CPU bus interface (R/ \overline{W} type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(E-D)}$ | Data output enable time after read | Fig 4 | | | 80 | ns |
| $t_{v(E-D)}$ | Data output disable time after read | | 0 | | 30 | ns |
| $t_{PLH(E-PR)}$ | $\overline{P_{RDY}}$ output transmission time after E clock | | | | 150 | ns |

Local bus/Memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|--|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_d(\phi-A)$ | Address delay time after ϕ | Fig 5 | | | 80 | ns |
| $t_v(\phi-A)$ | Address effective time after ϕ | | 10 | | | ns |
| $t_v(RD-A)$ | Address effective time after RD | | 10 | | | ns |
| $t_v(WR-A)$ | Address effective time after \overline{WR} | | 10 | | | ns |
| $t_d(\phi-D)$ | Data output delay time after ϕ | | | | 80 | ns |
| $t_d(WR-D)$ | Data output delay time after WR | | | | 80 | ns |
| $t_v(\phi-D)$ | Data output effective time after ϕ | | 20 | | | ns |
| $t_v(WR-D)$ | Data output effective time after WR | | 20 | | | ns |
| $t_d(\phi-RW)$ | R/ \overline{W} delay time after ϕ | | | | 80 | ns |
| $t_d(\phi-SYNC)$ | SYNC delay time after ϕ | | | | 80 | ns |
| $t_w(RD)$ | RD pulse width | | | 130 | | ns |
| $t_w(WR)$ | WR pulse width | | | 130 | | ns |

Clock synchronous serial I/O ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-----------------------|---------------------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_d(S_{CLK}-T_{XD})$ | Serial output delay time | Fig 6 | | | 100 | ns |
| $t_r(S_{CLK})$ | Serial output clock rising edge time | | | | 30 | ns |
| $t_f(S_{CLK})$ | Serial output clock falling edge time | | | | 30 | ns |
| $t_c(S_{CLK})$ | Serial output clock period | | 640 | | | ns |
| $t_w(S_{CLKL})$ | Serial output clock "L" pulse width | | 290 | | | ns |
| $t_w(S_{CLKH})$ | Serial output clock "H" pulse width | | 290 | | | ns |

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 3 Port test circuit




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit




Fig. 6 Serial I/O test circuit





Fig. 7 I_{CC} (at stop mode) test condition

TIMING DIAGRAM


Port/single-chip mode timing diagram




Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}

Master CPU bus interface/ \bar{R} and \bar{W} separation type timing diagram


Read




Write




Master CPU interface/ R/W type timing diagram



Local bus timing diagram



Clock synchronous serial I/O timing diagram



MITSUBISHI MICROCOMPUTERS M37450M4TXXXSP/J

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

DESCRIPTION

The M37450M4TXXXSP/J is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 84-pin plastic molded QFJ (PLCC).

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences between the M37450M4TXXXSP/J and the M37450M4-XXXSP/FP are some electrical characteristics, the expansion of operating temperature range, and the package.

The number of analog input pins for the 84-pin PLCC (J version) is different from the 64-pin model (SP version). In addition, the 84-pin model has special pins for RD, WR, RESET_{OUT}, DAV_{REF}, ADV_{REF}, AV_{CC} and the 64-pin model has a special V_{REF} pin.


FEATURES

- Number of basic instructions 71
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size
ROM 8192 bytes
RAM 256 bytes
- Instruction execution time
(minimum instructions at 10MHz frequency) 0.8μs
- Single power supply 5V ± 10%
- Power dissipation normal operation mode
(at 10MHz frequency) 30mW
- Subroutine nesting 96 levels max
- Interrupt 15 events
- Master CPU interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
8 channels (QFJ)
- D-A converter (8-bit resolution) 2 channels
- PWM output (8 bit or 16 bit) 1
- Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6) 48
- Input port (Port P4) 3(DIP), 8(QFJ)
- Output ports (Ports D-A₁, D-A₂) 2


APPLICATION

Slave controller for PPCs, facsimiles, and page printers.
HDD, optical disk, inverter, and industrial motor controllers.
Industrial robots and machines.

PIN CONFIGURATION (TOP VIEW)



Outline 64P4B




Outline 84P0

NC : No connection




M37450M4TXXXJ BLOCK DIAGRAM



EXTENDED OPERATING TEMPERATURE VERSION OF M37450M4-XXXXSP

MITSUBISHI MICROCOMPUTERS
M37450M4TXXXSP/J

M37450M4TXXXSP BLOCK DIAGRAM



EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

MITSUBISHI MICROCOMPUTERS
M37450M4TXXXSP/J

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

FUNCTIONS OF M37450M4TXXXSP/J

| Parameter | | Functions |
|------------------------------|---|--|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) |
| Instruction execution time | | 0.8 μ s (minimum instructions, at 10MHz of frequency) |
| Clock frequency | | 10MHz (max.) |
| Memory size | ROM | 8192 bytes |
| | RAM | 256 bytes |
| Input/Output ports | P0-P3, P5, P6 | I/O |
| | P4 | Input |
| | D-A | Output |
| Serial I/O | | UART or clock synchronous |
| Timers | 16-bit timer \times 3, | |
| | 8-bit timer (serial I/O baud rate generator) \times 1 | |
| A-D converter | | 8-bit \times 3 channels (8 channels for 84-pin model) |
| D-A converter | | 8-bit \times 2 channels |
| Pulse width modulator | | 8-bit or 16-bit \times 1 |
| Data bus buffer | | 1-byte input and output each |
| Subroutine nesting | | 96-levels (max.) |
| Interrupt | | 6 external interrupts, 8 internal interrupts 1 software interrupt |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) |
| Supply voltage | | 5V \pm 10% |
| Power dissipation | | 30mW (at 10MHz frequency) |
| Input/Output characters | Input/Output voltage | 5V |
| | Output current | \pm 5mA (max.) |
| Memory expansion | | Possible |
| Operating temperature range | | -40 to 85 $^{\circ}$ C |
| Device structure | | CMOS silicon gate |
| Package | M37450M4TXXXSP | 64-pin shrink plastic molded DIP |
| | M37450M4TXXXJ | 84-pin plastic molded QFJ (PLCC) |

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|---|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} | CNV _{SS} | | Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC} |
| $\overline{\text{RESET}}$ | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time. |
| X _{IN} | Clock input | Input | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open. |
| X _{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four. |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs. |
| $\overline{\text{R/W}}$ | Read/Write status output | Output | This signal determines the direction of the data bus. It is "H" during read and "L" during write. |
| P0 ₀ -P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode. |
| P1 ₀ -P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode. |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode. |
| P3 ₀ -P3 ₇ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program. |
| P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇) | Input port P4 | Input | Analog input pin for the A-D converter. The 64-pin model has three pins and the 84-pin model has eight pins. They may also be used as digital input pins. |
| P5 ₀ -P5 ₇ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program. |
| P6 ₀ -P6 ₇ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 ₃ to P6 ₇ change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ to P6 ₂ may be programmed as external interrupt input pins. |
| D-A ₁ , D-A ₂ | D-A output | Output | Analog signal from D-A converter is output. |
| V _{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only. |
| ADV _{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter. This pin is for 84-pin model only. |
| DAV _{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter. This pin is for 84-pin model only. |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied. |
| AV _{CC} | Analog power supply | | Power supply input pin for A-D converter. This pin is for 84-pin model only. Same voltage as V _{CC} is applied. In the case of the 64-pin model, AV _{CC} is connected to V _{CC} internally. |
| $\overline{\text{RD}}$ | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus. This pin is for 84-pin model only. |
| $\overline{\text{WR}}$ | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component. This pin is for 84-pin model only. |
| RESET _{OUT} | Reset output | Output | Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 84-pin model only. |

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Rating | Unit |
|------------------|---|---|------------------------------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} Output transistors are at "off" state | -0.3 to 7 | V |
| V _I | Input voltage X _{IN} , RESET | | -0.3 to 7 | V |
| V _I | Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , ADV _{REF} , DAV _{REF} , V _{REF} , AV _{CC} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage CNV _{SS} | | -0.3 to 13 | V |
| V _O | Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , X _{OUT} , φ R/W, RD, WR, SYNC, RESET _{OUT} | | -0.3 to V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a = 25°C | 1000 | mW |
| T _{opr} | Operating temperature | | -40 to 85 | °C |
| T _{stg} | Storage temperature | | -65 to 150 | °C |

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=-40 to 85°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------------|---|--------------------|-----|---------------------|------|
| | | Min | Typ | Max | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | | 0 | | V |
| V _{IH} | "H" input voltage RESET, X _{IN} , CNV _{SS} (Note 1) | 0.8V _{CC} | | V _{CC} | V |
| V _{IH} | "H" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (expect Note 1) | 2.0 | | V _{CC} | V |
| V _{IL} | "L" input voltage CNV _{SS} (Note 1) | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (expect Note 1) | 0 | | 0.8 | V |
| V _{IL} | "L" input voltage RESET | 0 | | 0.12V _{CC} | V |
| V _{IL} | "L" input voltage X _{IN} | 0 | | 0.16V _{CC} | V |
| I _{OL(peak)} | "L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | 10 | mA |
| I _{OL(avg)} | "L" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2) | | | 5 | mA |
| I _{OH(peak)} | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | -10 | mA |
| I _{OH(avg)} | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2) | | | -5 | mA |
| f(X _{IN}) | Internal clock oscillating frequency | 1 | | 10 | MHz |

Note 1 : Ports operating as special function pins INT₁-INT₃(P6₀-P6₂), EV₁-EV₃(P3₀-P3₂), RxD(P3₄), S_{CLK}(P3₆)

2 : I_{OL(avg)} and I_{OH(avg)} are the average current in 100ms.

3 : The total of I_{OL} of Port P0, P1 and P2 should be 40mA (max)

The total of I_{OL} of Port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and φ should be 40mA (max)

The total of I_{OH} of Port P0, P1, and P2 should be 40mA (max)

The total of I_{OH} of Port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR, and φ should be 40mA (max)

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

ELECTRIC CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, $f(X_{IN})=10MHz$)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---|--|------------|------|------|---------|
| | | | Min | Typ. | Max. | |
| V_{OH} | "H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OH} = -2$ mA | $V_{CC}-1$ | | | V |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OH} = -5$ mA | $V_{CC}-1$ | | | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OL} = 2$ mA | | | 0.45 | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OL} = 5$ mA | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₁ -INT ₃ (P6 ₀ -P3 ₂), EV ₁ -EV ₃ (P3 ₀ -P3 ₂), RxD(P3 ₄), S _{CLK} (P3 ₆) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_i = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_i = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | $f(X_{IN})=10MHz$ At system operation | | 6 | 15 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals RD, WR, SYNC, R/W, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open The other ports, which are in the input mode, are connected to V_{SS} A-D converter is in the A-D completion state The current through ADV_{REF} and DAV_{REF} is not included (Fig 4)

A-D CONVERTER CHARACTERISTICS

($V_{CC}=AV_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-40$ to $85^\circ C$, $f(X_{IN})=10MHz$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------|-----------------------------------|---------------------------------------|-----------|-----------|-----------|---------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC}=AV_{CC}=ADV_{REF}=5V\pm 10\%$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_{c(\phi)}$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF} = 5V$ | 2 | 7.5 | 10 | k Ω |
| $I_{IADVREF}$ | Reference input current | $ADV_{REF} = 5V$ | 0.5 | 0.7 | 2.5 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-40$ to $85^\circ C$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--|-----------------------|--------|-----|----------|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Full scale deviation | $V_{CC}=DAV_{REF}=5V$ | | | 1.0 | % |
| t_{SU} | Set time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | k Ω |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

TIMING REQUIREMENTS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min. | Typ | Max. | |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time | Fig.1 | 200 | | | ns |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time | | 200 | | | ns |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time | | 200 | | | ns |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | | 200 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 200 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 200 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 200 | | | ns |
| $t_H(\phi-P0D)$ | Port P0 input hold time | | 40 | | | ns |
| $t_H(\phi-P1D)$ | Port P1 input hold time | | 40 | | | ns |
| $t_H(\phi-P2D)$ | Port P2 input hold time | | 40 | | | ns |
| $t_H(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_H(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_H(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_H(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | | | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | | | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|---------------------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min. | Typ | Max | |
| $t_{SU}(CS-\overline{R})$ | \overline{CS} setup time | Fig 2 | 0 | | | ns |
| $t_{SU}(CS-\overline{W})$ | \overline{CS} setup time | | 0 | | | ns |
| $t_H(\overline{R}-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_H(\overline{W}-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-\overline{R})$ | A0 setup time | | 40 | | | ns |
| $t_{SU}(A-\overline{W})$ | A0 setup time | | 40 | | | ns |
| $t_H(\overline{R}-A)$ | A0 hold time | | 10 | | | ns |
| $t_H(\overline{W}-A)$ | A0 hold time | | 10 | | | ns |
| $t_W(\overline{R})$ | Read pulse width | | 160 | | | ns |
| $t_W(\overline{W})$ | Write pulse width | | 160 | | | ns |
| $t_{SU}(D-\overline{W})$ | Date input setup time before write | | 100 | | | ns |
| $t_H(\overline{W}-D)$ | Date input hold time after write | | 10 | | | ns |

Master CPU bus interface timing (R/\overline{W} type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|---------------------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-E)$ | \overline{CS} setup time | Fig 2 | 0 | | | ns |
| $t_H(E-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 40 | | | ns |
| $t_H(E-A)$ | A0 hold time | | 10 | | | ns |
| $t_{SU}(R\overline{W}-E)$ | R/\overline{W} setup time | | 40 | | | ns |
| $t_H(E-R\overline{W})$ | R/\overline{W} hold time | | 10 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 160 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 160 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 100 | | | ns |
| $t_H(E-D)$ | Data input hold time after write | | 10 | | | ns |

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to 85°C , unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|-----------------------|----------------|--------|------|-----|------|
| | | | Min | Typ. | Max | |
| $t_{SU(D-\phi)}$ | Data input setup time | Fig 3 | 130 | | | ns |
| $t_{H(\phi-D)}$ | Data input hold time | | 0 | | | ns |
| $t_{SU(D-RD)}$ | Data input setup time | | 130 | | | ns |
| $t_{H(RD-D)}$ | Data input hold time | | 0 | | | ns |

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

SWITCHING CHARACTERISTICS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min | Typ | Max | |
| $t_{d(\phi-P0Q)}$ | Port P0 data output delay time | Fig.3 | | | 200 | ns |
| $t_{d(\phi-P1Q)}$ | Port P1 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P2Q)}$ | Port P2 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P3Q)}$ | Port P3 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P5Q)}$ | Port P5 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P6Q)}$ | Port P6 data output delay time | | | | 200 | ns |
| $t_C(\phi)$ | Cycle time | | 400 | | 4000 | ns |
| $t_{W(\phi H)}$ | ϕ clock pulse width ("H" level) | | 190 | | | ns |
| $t_{W(\phi L)}$ | ϕ clock pulse width ("L" level) | | 170 | | | ns |
| $t_r(\phi)$ | ϕ clock rising edge time | | | | 20 | ns |
| $t_f(\phi)$ | ϕ clock falling edge time | | | | 20 | ns |

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|--|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(R-D)}$ | Data output enable time after read | Fig.4 | | | 120 | ns |
| $t_{v(R-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(R-PR)}$ | \overline{PRDY} output transmission time after read | | | | 150 | ns |
| $t_{PLH(W-PR)}$ | \overline{PRDY} output transmission time after write | | | | 150 | ns |

Master CPU bus interface ($\overline{R/\overline{W}}$ type mode) ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|--|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(E-D)}$ | Data output enable time after read | Fig.4 | | | 120 | ns |
| $t_{v(E-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(E-PR)}$ | \overline{PRDY} output transmission time after E clock | | | | 150 | ns |

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{d(\phi-A)}$ | Address delay time after ϕ | Fig.40 | | | 150 | ns |
| $t_{v(\phi-A)}$ | Address effective time after ϕ | | 10 | | | ns |
| $t_{v(RD-A)}$ | Address effective time after RD | | 10 | | | ns |
| $t_{v(WR-A)}$ | Address effective time after \overline{WR} | | 10 | | | ns |
| $t_{d(\phi-D)}$ | Data output delay time after ϕ | | | | 160 | ns |
| $t_{d(WR-D)}$ | Data output delay time after \overline{WR} | | | | 160 | ns |
| $t_{v(\phi-D)}$ | Data output effective time after ϕ | | 20 | | | ns |
| $t_{v(WR-D)}$ | Data output effective time after \overline{WR} | | 20 | | | ns |
| $t_{d(\phi-RW)}$ | $\overline{R/\overline{W}}$ delay time after ϕ | | | | 150 | ns |
| $t_{d(\phi-SYNC)}$ | SYNC delay time after ϕ | | | | 150 | ns |
| $t_{W(RD)}$ | RD pulse width | | 170 | | | ns |
| $t_{W(WR)}$ | \overline{WR} pulse width | | 170 | | | ns |

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 1 Test circuit in single-chip mode




Fig. 2 Master CPU bus interface test circuit




Fig. 3 Local bus test circuit





Fig. 4 I_{CC} (at stop mode) test condition

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}


Master CPU bus interface/ R and W separation type timing diagram

Read




EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

Write




Master CPU interface/ R/W type timing diagram



EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

Local bus timing diagram



M37451M4DXXXSP/FP
M37451M8DXXXSP/FP

EXTENDED OPERATING TEMPERATURE VERSION of
M37451M4-XXXSP/FP, M37451M8-XXXSP/FP

DESCRIPTION

The M37451M4DXXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP (0.8mm-pitch).

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

Apart from the expansion in operating temperature range and consequent differences in electrical characteristics (Note), functions are the same as those of the M37451M4-XXXSP/FP.

The differences between the M37451M4DXXXSP/FP and M37451M8DXXXSP/FP are as shown below.

| Type name | ROM size | RAM size |
|-------------------|-------------|-----------|
| M37451M4DXXXSP/FP | 8192 bytes | 256 bytes |
| M37451M8DXXXSP/FP | 16384 bytes | 384 bytes |

The number of analog input pins for the 80-pin model (FP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for RD, WR, RESET_{OUT}, DAV_{REF}, ADV_{REF}, AV_{CC} and the 64-pin model has a special V_{REF} pin.


Note : The maximum value of supply current is 20mA.

All other values are the same as that of M37451M4-XXXSP/FP.

FEATURES

- Number of basic instructions 71
69 MELPS 740 basic instructions+2 multiply/divide instructions
- Instruction execution time
(minimum instructions at 12.5MHz frequency) 0.64μs
- Single power supply 5V±10%
- Power dissipation normal operation mode
(at 12.5MHz frequency) 40mW
- Subroutine nesting 96 levels max.
- Interrupt 15 events
- Master CPU interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
8 channels (QFP)
- D-A converter (8-bit resolution) 2 channels
- PWM output with 8-bit prescaler
(Either resolution 8 bit or 16 bit is software selectable) ... 1

PIN CONFIGURATION (TOP VIEW)



- Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6) 48
- Input port (Port P4) 3(DIP), 8(QFP)
- Output ports (Ports D-A₁, D-A₂) 2
- Operating temperature -40 to 85°C


APPLICATION

Industrial machinery

M37451M4DXXXSP/FP
M37451M8DXXXSP/FP

EXTENDED OPERATING TEMPERATURE VERSION of
M37451M4-XXXSP/FP, M37451M8-XXXSP/FP

PIN CONFIGURATION (TOP VIEW)



Outline 80P6N

NC : No connection

M37450PSS

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

DESCRIPTION

The M37450PSS is an EPROM mounted-type micro-computer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP. The M37450PSS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP.

There is a 28-pin socket on the upper surface so that the M5M27C256K-12 or the M5M27C256K-15 EPROM may be used.

The M37450PSS simplifies the development of programs for the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP and is excellent for making prototypes.

FEATURES

- Differences with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are:


- (1) ROMless, EPROM is attached externally.
- (2) Suitable EPROM is M5M27C256K-12, M5M27C256K-15.

APPLICATION

Development of programs for the following systems;

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)



Outline 64S1M

The symbol "○" indicates sockets for EPROM

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|--------------------------------------|---------------------------|------------------|--|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±10% to V _{CC} and 0V to V _{SS} |
| CNV _{SS} | CNV _{SS} | | Controls the processor mode of the chip Normally connected to V _{SS} or V _{CC} |
| $\overline{\text{RESET}}$ | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time |
| X _{IN} | Clock input | Input | These are I/O pins of internal clock generating circuit for main clock To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open |
| X _{OUT} | Clock output | Output | |
| φ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs |
| R/ $\overline{\text{W}}$ | Read/Write status output | Output | This signal determines the direction of the data bus It is "H" during read and "L" during write |
| P0 ₀ -P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed as input or output The output structure is CMOS output The low-order bits of the address are output except in single-chip mode |
| P1 ₀ -P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same function as port P0 The high-order bits of the address are output except in single-chip mode |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same function as P0 Used as data bus except in single-chip mode |
| P3 ₀ -P3 ₇ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same function as P0 Serial I/O, PWM output, or even I/O function can be selected with a program |
| P4 ₀ -P4 ₂ | Input port P4 | Input | Analog input pin for the A-D converter They may also be used as digital input pins |
| P5 ₀ -P5 ₇ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same function as P0 This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program |
| P6 ₀ -P6 ₇ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as P0 Pins P6 ₃ to P6 ₇ change to control bus for the master CPU when slave mode is selected with a program Pins P6 ₀ to P6 ₂ may be programed as external interrupt input pins |
| D-A ₁ , D-A ₂ | D-A output | Output | Analog signal from D-A converter is output |
| V _{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter |
| A ₀ -A ₁₄ | Output port A | Output | Port A outputs the addresses to the EPROM mounted on the top of the package |
| D ₀ -D ₇ | Input port D | Input | Port D takes the input data from the EPROM mounted on the top of the package |

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37450PSS and the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are 8000_{16} to $FFFF_{16}$, having 32K bytes. Internal RAMs are provided from 0000_{16} to $00BF_{16}$ (192 bytes) and from 0100_{16} to $01FF_{16}$ (256 bytes) for a total of 448 bytes. However, the 64-byte area from $01C0_{16}$ to $01FF_{16}$ cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP




Fig. 1 Memory map

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

| | | | |
|--------------------|----------------------------------|--------------------|--------------------------------|
| 00D0 ₁₆ | Port P0 register | 00E8 ₁₆ | Serial I/O control register |
| 00D1 ₁₆ | Port P0 directional register | 00E9 ₁₆ | UART control register |
| 00D2 ₁₆ | Port P1 register | 00EA ₁₆ | Baud rate generator |
| 00D3 ₁₆ | Port P1 directional register | 00EB ₁₆ | PWM register (lower-byte) |
| 00D4 ₁₆ | Port P2 register | 00EC ₁₆ | PWM register (higher-byte) |
| 00D5 ₁₆ | Port P2 directional register | 00ED ₁₆ | Timer 1 control register |
| 00D6 ₁₆ | Port P3 register | 00EE ₁₆ | Timer 2 control register |
| 00D7 ₁₆ | Port P3 directional register | 00EF ₁₆ | Timer 3 control register |
| 00D8 ₁₆ | Port P4 | 00F0 ₁₆ | Timer 1 register (lower-byte) |
| 00D9 ₁₆ | Reserved | 00F1 ₁₆ | Timer 1 register (higher-byte) |
| 00DA ₁₆ | Port P5 register | 00F2 ₁₆ | Timer 1 latch (lower-byte) |
| 00DB ₁₆ | Port P5 directional register | 00F3 ₁₆ | Timer 1 latch (higher-byte) |
| 00DC ₁₆ | Port P6 register | 00F4 ₁₆ | Timer 2 register (lower-byte) |
| 00DD ₁₆ | Port P6 directional register | 00F5 ₁₆ | Timer 2 register (higher-byte) |
| 00DE ₁₆ | MISRG1 | 00F6 ₁₆ | Timer 2 latch (lower-byte) |
| 00DF ₁₆ | MISRG2 | 00F7 ₁₆ | Timer 2 latch (higher-byte) |
| 00E0 ₁₆ | D-A1 register | 00F8 ₁₆ | Timer 3 register (lower-byte) |
| 00E1 ₁₆ | D-A2 register | 00F9 ₁₆ | Timer 3 register (higher-byte) |
| 00E2 ₁₆ | A-D register | 00FA ₁₆ | Timer 3 latch (lower-byte) |
| 00E3 ₁₆ | A-D control register | 00FB ₁₆ | Timer 3 latch (higher-byte) |
| 00E4 ₁₆ | Data bus buffer register | 00FC ₁₆ | Interrupt request register 1 |
| 00E5 ₁₆ | Data bus buffer status register | 00FD ₁₆ | Interrupt request register 2 |
| 00E6 ₁₆ | Receive/transfer buffer register | 00FE ₁₆ | Interrupt control register 1 |
| 00E7 ₁₆ | Serial I/O status register | 00FF ₁₆ | Interrupt control register 2 |

Fig. 2 SFR (Special Function Register) memory map

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

PROCESSOR MODE

External memory area differs from the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP.

Figure 3 shows the external memory area when the M37450PSS is in the memory expanding mode and Fig. 4 shows the external memory area when the M37450PSS is in the microprocessor mode.




Fig. 3 Memory map in memory expanding mode




Fig. 4 Memory map in microprocessor mode

PRECAUTION FOR USE

(1) Program area

When developing programs on the M37450PSS, the ROM and RAM sizes of the M37450M2-XXXSP, M37450M4-XXXSP, and M37450M8-XXXSP must be considered.

For the M37450M2-XXXSP, use the M37450PSS ROM program area from F000₁₆ to FFFF₁₆. (Write the program from 7000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXSP is 128 bytes from 0000₁₆ to 007F₁₆.

For the M37450M4-XXXSP, use the M37450PSS ROM program area from E000₁₆ to FFFF₁₆. (Write the program from 6000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXSP is 192 bytes from 0000₁₆ to 00BF₁₆ and 64 bytes from 0100₁₆ to 013F₁₆ for a total of 256 bytes.

For the M37450M8-XXXSP, use the M37450PSS ROM program area from C000₁₆ to FFFF₁₆. (Write the program from 4000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXSP is 192 bytes from 0000₁₆ to 00BF₁₆ and 192 bytes from 0100₁₆ to 01BF₁₆ for a total of 384 bytes.

The 64 byte area from 01C0₁₆ to 01FF₁₆ can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device

(2) External memory

When developing programs, note that the external memory area of the M37450PSS is as described in the previous section.

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|---|--|------------------------------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} Output transistors are at "OFF" state | -0.3 to 7 | V |
| V _I | Input voltage RESET, X _{IN} | | -0.3 to 7 | V |
| V _I | Input voltage, P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , V _{RAFF} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage CNV _{SS} | | -0.3 to 13 | V |
| V _O | Output voltage, P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , X _{OUT} , φ, R/W, SYNC | | -0.3 to V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a =25°C | 1000 | mW |
| T _{Opr} | Operating temperature | | -10 to 70 | °C |
| T _{stg} | Storage temperature | | -40 to 125 | °C |

RECOMMENDED OPERATING CONDITIONS (V_{CC} = 5V±10%, T_a = -10 to 70°C, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------------|---|--------------------|-----|---------------------|------|
| | | Min | Typ | Max | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | | 0 | | V |
| V _{IH} | "H" input voltage RESET, X _{IN} , CNV _{SS} (Note1) | 0.8V _{CC} | | V _{CC} | V |
| V _{IH} | "H" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (except Note1) | 2.0 | | V _{CC} | V |
| V _{IL} | "L" input voltage CNV _{SS} (Note1) | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (except Note1) | 0 | | 0.8 | V |
| V _{IL} | "L" input voltage RESET | 0 | | 0.12V _{CC} | V |
| V _{IL} | "L" input voltage X _{IN} | 0 | | 0.16V _{CC} | V |
| I _{OL(peak)} | "L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | 10 | mA |
| I _{OL(avg)} | "L" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note2) | | | 5 | mA |
| I _{OH(peak)} | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | -10 | mA |
| I _{OH(avg)} | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note2) | | | -5 | mA |
| f(X _{IN}) | Clock oscillating frequency | 1 | | 10 | MHz |

- Note 1 : Ports operate as INT₁-INT₃(P6₀-P6₂), EV₁-EV₃(P3₀-P3₂), R_XD(P3₄) and S_{CLK}(P3₆)
 2 : The average output current I_{OH(avg)} and I_{OL(avg)} are the average value during a 100ms
 3 : The total of "L" output I_{OL(peak)} of port P0, P1 and P2 is 40mA max
 The total of "H" output I_{OH(peak)} of port P0, P1 and P2 is 40mA max
 The total of "L" output I_{OL(peak)} of port P3, P5, P6, R/W, SYNC and φ is 40mA max
 The total of "H" output I_{OH(peak)} of port P3, P5, P6, R/W, SYNC and φ is 40mA max

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -10$ to $70^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---|---|--------------|-----|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output R/W, SYNC, ϕ | $I_{OH} = -2mA$ | $V_{CC} - 1$ | | | V |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OH} = -5mA$ | $V_{CC} - 1$ | | | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , R/W, SYNC, ϕ | $I_{OL} = 2mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OL} = 5mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₁ -INT ₃ (P6 ₀ -P6 ₂), EV ₁ -EV ₃ (P3 ₀ -P3 ₂), R _X D(P3 ₄), S _{CLK} (P3 ₆) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" Input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_I = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" Input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_I = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | At system operation $f(X_{IN}) = 10MHz$ (Note 1) | | 6 | 10 | mA |

Note 1 : Only for M37450PSS (not contact in EPROM dissipation current)

A-D CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--------------------------------|----------------------------|-----------|-----------|-----------|-------------|
| | | | Min | Typ | Max. | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = V_{REF} = 5.12V$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_C(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{VREF} | Reference analog input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $V_{REF} = 5V$ | 2 | 7.5 | 10 | k Ω |
| I_{VREF} | Reference analog input current | $V_{REF} = 5V$ | 0.5 | 0.7 | 2.5 | mA |
| V_{AVSS} | Analog power input | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------|--|----------------------------|--------|-----|----------|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = V_{REF} = 5.12V$ | | | 1.0 | % |
| t_{SU} | Setup time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | k Ω |
| V_{AVSS} | Analog power input | | | 0 | | V |
| V_{VREF} | Analog power input | | 4 | | V_{CC} | V |
| I_{VREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

MITSUBISHI MICROCOMPUTERS M37450PFS

PIGGYBACK for M37450M2-XXXFP, M37450M4-XXXFP, M37450M8-XXXFP

DESCRIPTION

The M37450PFS is an EPROM mounted-type micro-computer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP. The M37450PFS, being housed in a piggyback-type 80-pin plastic QFP is compatible with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.

There is a 32-pin socket on the upper surface so that the outline is LCC-32C-A01 and 27C256 EPROM may be used. The M37450PSS simplifies the development of programs for the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP and is excellent for making prototypes.

FEATURES


- Difference with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP is:
 - (1) ROMless, EPROM is attached externally.
 - (2) Suitable EPROM is that the outline is LCC-32C-A01 and 27C256

APPLICATION

Development of programs for the following systems:

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)



Outline 80S6M

NC : Nq Connection

PIGGYBACK for M37450M2-XXXFP, M37450M4-XXXFP, M37450M8-XXXFP

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|--------------------------------------|-----------------------------|------------------|--|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±10% to V _{CC} and 0V to V _{SS} |
| CNV _{SS} | CNV _{SS} | | Controls the processor mode of the chip Normally connected to V _{SS} or V _{CC} |
| RESET | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time |
| X _{IN} | Clock input | Input | These are I/O pins of internal clock generating circuit for main clock To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open |
| X _{OUT} | Clock output | Output | |
| φ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs |
| R/W | Read/Write status output | Output | This signal determines the direction of the data bus It is "H" during read and "L" during write |
| P0 ₀ -P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed as input or output The output structure is CMOS output The low-order bits of the address are output except in single-chip mode |
| P1 ₀ -P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same function as port P0 The high-order bits of the address are output except in single-chip mode |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same function as P0 Used as data bus except in single-chip mode |
| P3 ₀ -P3 ₇ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same function as P0 Serial I/O, PWM output, or even I/O function can be selected with a program |
| P4 ₀ -P4 ₇ | Input port P4 | Input | Analog input pin for the A-D converter They may also be used as digital input pins |
| P5 ₀ -P5 ₇ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same function as P0 This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program |
| P6 ₀ -P6 ₇ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as P0 Pins P6 ₃ to P6 ₇ change to control bus for the master CPU when slave mode is selected with a program Pins P6 ₀ to P6 ₂ may be programed as external interrupt input pins |
| D-A ₁ , D-A ₂ | D-A output | Output | Analog signal from D-A converter is output |
| ADV _{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter |
| DAV _{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter |
| AV _{CC} | Analog power supply | | Power supply input pin for A-D converter |
| RD | Read signal output | Output | Control signal output as active "L" when vailed data is read from data bus |
| WR | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component |
| RESET _{OUT} | Reset output | Output | Control signal output as active "H" during reset It is used as a reset output signal for peripheral components |
| A ₀ -A ₁₄ | Output port A | Output | Port A outputs the addresses to the EPROM mounted on the top of the package |
| D ₀ -D ₇ | Input port D | Input | Port D takes the input data from the EPROM mounted on the top of the package |

PIGGYBACK for M37450M2-XXXFP, M37450M4-XXXFP, M37450M8-XXXFP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37450PFS and the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP are explained below. As all other points are the same, only the differences are explained.

MEMORY

Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are 8000_{16} to $FFFF_{16}$, having 32K bytes. Internal RAMs are provided from 0000_{16} to $00BF_{16}$ (192 bytes) and from 0100_{16} to $01FF_{16}$ (256 bytes) for a total of 448 bytes. However, the 64-byte area from $01C0_{16}$ to $01FF_{16}$ cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.




Fig. 1 Memory map

PIGGYBACK for M37450M2-XXXXP,M37450M4-XXXXP,M37450M8-XXXXP

| | | | |
|--------------------|----------------------------------|--------------------|--------------------------------|
| 00D0 ₁₆ | Port P0 register | 00E8 ₁₆ | Serial I/O control register |
| 00D1 ₁₆ | Port P0 directional register | 00E9 ₁₆ | UART control register |
| 00D2 ₁₆ | Port P1 register | 00EA ₁₆ | Baud rate generator |
| 00D3 ₁₆ | Port P1 directional register | 00EB ₁₆ | PWM register (lower-byte) |
| 00D4 ₁₆ | Port P2 register | 00EC ₁₆ | PWM register (higher-byte) |
| 00D5 ₁₆ | Port P2 directional register | 00ED ₁₆ | Timer 1 control register |
| 00D6 ₁₆ | Port P3 register | 00EE ₁₆ | Timer 2 control register |
| 00D7 ₁₆ | Port P3 directional register | 00EF ₁₆ | Timer 3 control register |
| 00D8 ₁₆ | Port P4 register | 00F0 ₁₆ | Timer 1 register (lower-byte) |
| 00D9 ₁₆ | Reserved | 00F1 ₁₆ | Timer 1 register (higher-byte) |
| 00DA ₁₆ | Port P5 register | 00F2 ₁₆ | Timer 1 latch (lower-byte) |
| 00DB ₁₆ | Port P5 directional register | 00F3 ₁₆ | Timer 1 latch (higher-byte) |
| 00DC ₁₆ | Port P6 register | 00F4 ₁₆ | Timer 2 register (lower-byte) |
| 00DD ₁₆ | Port P6 directional register | 00F5 ₁₆ | Timer 2 register (higher-byte) |
| 00DE ₁₆ | MISRG1 | 00F6 ₁₆ | Timer 2 latch (lower-byte) |
| 00DF ₁₆ | MISRG2 | 00F7 ₁₆ | Timer 2 latch (higher-byte) |
| 00E0 ₁₆ | D-A1 register | 00F8 ₁₆ | Timer 3 register (lower-byte) |
| 00E1 ₁₆ | D-A2 register | 00F9 ₁₆ | Timer 3 register (higher-byte) |
| 00E2 ₁₆ | A-D register | 00FA ₁₆ | Timer 3 latch (lower-byte) |
| 00E3 ₁₆ | A-D control register | 00FB ₁₆ | Timer 3 latch (higher-byte) |
| 00E4 ₁₆ | Data bus buffer register | 00FC ₁₆ | Interrupt request register 1 |
| 00E5 ₁₆ | Data bus buffer status register | 00FD ₁₆ | Interrupt request register 2 |
| 00E6 ₁₆ | Receive/transfer buffer register | 00FE ₁₆ | Interrupt control register 1 |
| 00E7 ₁₆ | Serial I/O status register | 00FF ₁₆ | Interrupt control register 2 |

Fig. 2 SFR (Special Function Register) memory map

PIGGYBACK for M37450M2-XXXFP, M37450M4-XXXFP, M37450M8-XXXFP

PROCESSOR MODE

External memory area differs from the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.

Figure 3 shows the external memory area when the M37450PFS is in the memory expanding mode and Figure 4 shows the external memory area when the M37450PFS is in the microprocessor mode.




Fig. 3 Memory map in memory expanding area




Fig. 4 Memory map in microprocessor mode

PRECAUTION FOR USE

- (1) Program area
 When developing programs on the M37450PFS, the ROM and sizes of the M37450M2-XXXFP, M37450M4-XXXFP, and M37450M8-XXXFP must be considered.
 For the M37450M2-XXXFP, use the M37450PFS ROM program area from F000₁₆ to FFFF₁₆. (Write the program from 7000₁₆ to 7FFF₁₆ on the EPROM.)
 Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXFP is 128 bytes from 0000₁₆ to 0007F₁₆.
 For the M37450M4-XXXFP, use the M37450PFS ROM program area from E000₁₆ to FFFF₁₆. (Write the program from 6000₁₆ to 7FFF₁₆ on the EPROM.)
 Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXFP is 192 bytes from 0000₁₆ to 00BF₁₆ and 64 bytes from 0100₁₆ to 013F₁₆ for a total of 256 bytes.
 For the M37450M8-XXXFP, use the M37450PFS ROM program area from C000₁₆ to FFFF₁₆. (Write the program from 4000₁₆ to 7FFF₁₆ on the EPROM.)
 Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXFP is 192 bytes from 0000₁₆ to 00BF₁₆ and 192 bytes from 0100₁₆ to 01BF₁₆ for a total of 384 bytes.
 The 64 byte area from 01C0₁₆ to 01FF₁₆ can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device.
- (2) External memory
 When developing programs, note that the external memory area of the M37450PFS is as described in the previous section.
- (3) EPROM orientation
 Figure 5 shows the orientation when mounting the LCC type EPROM on the M37450PFS. Insert the EPROM firmly until it hits bottom.

PIGGYBACK for M37450M2-XXXXFP, M37450M4-XXXXFP, M37450M8-XXXXFP




Fig. 5 EPROM orientation

PIGGYBACK for M37450M2-XXXFP, M37450M4-XXXFP, M37450M8-XXXFP

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Rating | Unit |
|------------------|--|---|----------------------|------|
| V_{CC} | Supply voltage | With respect to V_{SS} Output transistors are at "OFF" state | -0.3 to 7 | V |
| V_I | Input voltage RESET, X_{IN} | | -0.3 to 7 | V |
| V_I | Input voltage, P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , ADV _{REF} , DAV _{REF} , AV _{CC} | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage CNV _{SS} | | -0.3 to 13 | V |
| V_O | Output voltage, P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , X_{OUT} , ϕ , \overline{RD} , \overline{WR} , RESET _{OUT} , SYNC | | -0.3 to $V_{CC}+0.3$ | V |
| Pd | Power dissipation | $T_a=25^\circ\text{C}$ | 500 | mW |
| T _{opr} | Operating temperature | | -10 to 70 | °C |
| T _{stg} | Storage temperature | | -40 to 125 | °C |

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $T_a = -10$ to 70°C , unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------------|---|--------------|-----|---------------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage | 4.5 | .5 | 5.5 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" input voltage RESET, X_{IN} , CNV _{SS} (Note1) | 0.8 V_{CC} | | V_{CC} | V |
| V_{IH} | "H" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (except Note1) | 2.0 | | V_{CC} | V |
| V_{IL} | "L" input voltage CNV _{SS} (Note1) | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (except Note1) | 0 | | 0.8 | V |
| V_{IL} | "L" input voltage RESET | 0 | | 0.12 V_{CC} | V |
| V_{IL} | "L" input voltage X_{IN} | 0 | | 0.16 V_{CC} | V |
| $I_{OL}(\text{peak})$ | "L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | 10 | mA |
| $I_{OL}(\text{avg})$ | "L" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note2) | | | 5 | mA |
| $I_{OH}(\text{peak})$ | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | -10 | mA |
| $I_{OH}(\text{avg})$ | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note2) | | | -5 | mA |
| f(X_{IN}) | Clock oscillating frequency | 1 | | 10 | MHz |

- Note 1 : Ports operate as INT₃(P6₀-P6₂), EV₁-EV₃(P3₀-P3₂), RxD(P3₄) and S_{CLK}(P3₆)
 2 : The average output current $I_{OH}(\text{avg})$ and $I_{OL}(\text{avg})$ are the average value during a 100ms
 3 : The total of "L" output $I_{OL}(\text{peak})$ of port P0, P1 and P2 is 40mA max
 The total of "H" output $I_{OH}(\text{peak})$ of port P0, P1 and P2 is 40mA max.
 The total of "L" output $I_{OL}(\text{peak})$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, \overline{RD} , \overline{WR} and ϕ is 40mA max.
 The total of "H" output $I_{OH}(\text{peak})$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, \overline{RD} , \overline{WR} and ϕ is 40mA max

PIGGYBACK for M37450M2-XXXFP, M37450M4-XXXFP, M37450M8-XXXFP

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -10$ to $70^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|--|---|--------------|-----|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output \overline{RD} , \overline{WR} , SYNC, $RESET_{OUT}$, ϕ | $I_{OH} = -2mA$ | $V_{CC} - 1$ | | | V |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OH} = -5mA$ | $V_{CC} - 1$ | | | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , R/\overline{W} , \overline{RD} , \overline{WR} , SYNC, $RESET_{OUT}$, ϕ | $I_{OL} = 2mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OL} = 5mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₁ -INT ₃ (P6 ₀ -P6 ₂), EV ₁ -EV ₃ (P3 ₀ -P3 ₂), R _x D(P3 ₄), S _{CLK} (P3 ₆) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" Input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_I = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" Input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_I = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | At system operation $f(X_{IN}) = 10MHz$ (Note 1) | | 6 | 10 | mA |

Note 1 : Only for M37450PFS (not contact in EPROM dissipation current)

A-D CONVERTER CHARACTERISTICS ($V_{CC} = AV_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--------------------------------|--|-----------|-----------|-----------|-------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = AV_{CC} = ADV_{REF} = 5.12V$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_c(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference analog input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF} = 5V$ | 2 | 7.5 | 10 | k Ω |
| I_{ADVREF} | Reference analog input current | $ADV_{REF} = 5V$ | 0.5 | 0.7 | 2.5 | mA |
| V_{AVCC} | Analog power input | | | V_{CC} | | V |
| V_{AVSS} | Analog power input | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--|------------------------------|--------|-----|----------|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = DAV_{REF} = 5.12V$ | | | 1.0 | % |
| t_{SU} | Setup time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | k Ω |
| V_{AVSS} | Analog power input | | | 0 | | V |
| V_{DAVREF} | Analog power input | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS
 PROM VERSION of M37450M4-XXXSP/FP

DESCRIPTION

The M37450E4-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37450M4-XXXSP except that this chip has a 8192-byte PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writes can be used for small quantity production runs. It also has a unique feature that enables it to be used as a slave microcomputer.

The M37450E4SS and the M37450E4FS are the window type. The differences between the M37450E4-XXXSP and the M37450E4-XXXFP, and between the M37450E4SS and the M37450E4FS are the package outline and the power dissipation ability (absolute maximum ratings).


FEATURES

- Number of basic instructions 71
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size PROM 8192 bytes
RAM 256 bytes
- Instruction execution time
(minimum instructions at 10 MHz frequency) 0.8μs
- Single power supply 5V±5%
- Power dissipation normal operation mode
(at 10 MHz frequency) 30mW
- Subroutine nesting 96 levels max.
- Interrupt 15 events
- Master CPU bus interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
8 channels (QFP)
- D-A converter (8-bit resolution) 2 channels
- PWM output (8-bit or 16-bit) 1
- Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6) 48
- Input port (Port P4) 3 (DIP), 8 (QFP)
- Output ports (Ports D-A₁, D-A₂) 2
- PROM (equivalent to the M5L2764)
program voltage 21V


APPLICATION

Slave controller for PPCs, facsimiles, and page printers
 HDD, optical disk, inverter, and industrial motor controllers
 Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)




Outline 64P4B (OTP)
 64S1B (Window)



Outline 80P6 (OTP)
 80S6 (Window)

NC : No connection

M37450E4-XXXSP, M37450E4SS BLOCK DIAGRAM




MITSUBISHI
ELECTRIC

PROM VERSION of M37450M4-XXXSP/FP

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS



M37450E4-XXXFP, M37450E4FS BLOCK DIAGRAM



PROM VERSION of M37450M4-XXXSP/FP

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

FUNCTIONS OF M37450E4-XXXSP/FP, M37450E4SS/FS

| Parameter | | Functions |
|------------------------------|----------------------|--|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) |
| Instruction execution time | | 0.8 μ s (minimum instructions, at 10MHz frequency) |
| Clock frequency | | 10MHz (max.) |
| Memory size | PROM | 8192 bytes |
| | RAM | 256 bytes |
| Input/Output port | P0-P3, P5, P6 | I/O |
| | P4 | Input |
| | D-A | Output |
| Serial I/O | | UART or clock synchronous |
| Timers | | 16-bit timerX3, 8-bit timer (Serial I/O baud rate generator)X1 |
| A-D converter | | 8-bitX3 channels (8 channels for 80-pin model) |
| D-A converter | | 8-bitX2 channels |
| Pulse width modulator | | 8-bit or 16-bitX1 |
| Data bus buffer | | 1-byte input and output each |
| Subroutine nesting | | 96-levels |
| Interrupt | | 6 external interrupts, 8 internal interrupts One software interrupt |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) |
| Supply voltage | | 5V \pm 5% |
| Power dissipation | | 30mW (at 10MHz frequency) |
| Input/Output characters | Input/Output voltage | 5V |
| | Output current | \pm 5mA (max.) |
| Memory expansion | | Possible |
| Operating temperature range | | -10 to 70°C |
| Device structure | | CMOS silicon gate |
| Package | M37450E4-XXXSP | 64-pin shrink plastic molded DIP |
| | M37450E4-XXXFP | 80-pin plastic molded QFP |
| | M37450E4SS | 64-pin shrink ceramic DIP |
| | M37450E4FS | 80-pin ceramic QFP |

PIN DESCRIPTION (normal mode)

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|--|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} /V _{PP} | CNV _{SS} | | Controls the processor mode of the chip Normally connected to V _{SS} or V _{CC} |
| RESET | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time |
| X _{IN} | Clock input | Input | This chip has an internal clock generating circuit To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open |
| X _{OUT} | Clock output | Output | |
| φ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs |
| R/W | Read/Write status output | Output | This signal determines the direction of the data bus It is "H" during read and "L" during write |
| P0 ₀ -P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS output The low-order bits of the address are output except in single-chip mode |
| P1 ₀ -P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same functions as port P0 The high-order bits of the address are output except in single-chip mode |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same functions as port P0 Used as data bus except in single-chip mode |
| P3 ₀ -P3 ₇ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, or event I/O function can be selected with a program |
| P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇) | Input port P4 | Input | Analog input pin for the A-D converter The 64-pin model has three pins and the 80-pin model has eight pins They may also be used as digital input pins |
| P5 ₀ -P5 ₇ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same functions as port P0 This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program |
| P6 ₀ -P6 ₇ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as port P0 Pins P6 ₃ to P6 ₇ change to a control bus for the master CPU when slave mode is selected with a program Pins P6 ₀ to P6 ₂ may be programmed as external interrupt input pins |
| D-A ₁ , D-A ₂ | D-A output | Output | Analog signal from D-A converter is output |
| V _{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter This pin is for 64-pin model only |
| ADV _{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter This pin is for 80-pin model only |
| DAV _{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter This pin is for 80-pin model only |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter Same voltage as V _{SS} is applied |
| AV _{CC} | Analog power supply | | Power supply input pin for A-D converter This pin is for 80-pin model only Same voltage as V _{CC} is applied In the case of the 64-pin model, AV _{CC} is connected to V _{CC} internally |
| RD | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus This pin is for 80-pin model only |
| WR | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component This pin is for 80-pin model only |
| RESET _{OUT} | Reset output | Output | Control signal output as active "H" during reset It is used as a reset output signal for peripheral components. This pin is for 80-pin model only |

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

PIN DESCRIPTION (EPROM mode)

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|--|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} /V _{PP} | V _{PP} | Input | Connect to V _{PP} when programming or verifying. |
| $\overline{\text{RESET}}$ | Reset input | Input | Connect to V _{SS} |
| X _{IN} | Clock input | Input | Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock oscillation. |
| X _{OUT} | Clock output | Output | |
| φ | Timing output | Output | For timing output |
| SYNC | Synchronous signal output | Output | Kept to open ("L" signal is output) |
| R $\overline{\text{W}}$ | Read/Write status output | Output | Kept to open ("H" signal is output) |
| P0 ₀ -P0 ₇ | I/O port P0 | Input | P0 works as the lower 8-bit address input |
| P1 ₀ -P1 ₇ | I/O port P1 | Input | P1 works as the higher 8-bit address input |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | P2 works as an 8-bit data bus |
| P3 ₀ -P3 ₇ | I/O port P3 | Input | Connect to V _{SS} |
| P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇) | Input port P4 | Input | Connect to V _{SS} (The 80-pin model has eight pins P4 ₀ to P4 ₇) |
| P5 ₀ -P5 ₇ | I/O port P5 | Input | P5 ₀ , P5 ₁ , P5 ₂ works as $\overline{\text{PGM}}$, $\overline{\text{OE}}$, and $\overline{\text{CE}}$ inputs respectively. Connect P5 ₃ and P5 ₄ to V _{CC} and P5 ₅ to P5 ₇ to V _{SS} |
| P6 ₀ -P6 ₇ | I/O port P6 | Input | Connect to V _{SS} |
| D-A ₁ , D-A ₂ | D-A output | Output | Kept to open |
| V _{REF} | Reference voltage input | Input | Connect to V _{SS} |
| ADV _{REF} | A-D reference voltage input | Input | Connect to V _{SS} . |
| DAV _{REF} | D-A reference voltage input | Input | Connect to V _{SS} . |
| AV _{SS} | Analog power | Input | Connect to V _{SS} |
| AV _{CC} | Analog power | Input | Connect to V _{CC} or V _{SS} . |
| $\overline{\text{RD}}$ | Read signal output | Output | Kept to open ("H" signal is output) |
| $\overline{\text{WR}}$ | Write signal output | Output | Kept to open ("H" signal is output). |
| RESET _{OUT} | Reset output | Output | Kept to open ("H" signal is output) |

M37450E4-XXXSP/FP M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

EPROM MODE

The M37450E4-XXXSP/FP, M37450E4SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and CNV_{SS}/V_{PP} signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P5₀ to P5₂ and CNV_{SS} are used for the PROM (equivalent to the M5L2764). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1. Pin function in EPROM mode

| | M37450E4-XXXSP/FP, M37450E4SS/FS | M5L2764 |
|-----------------|--|---------------------------------|
| V _{CC} | V _{CC} | V _{CC} |
| V _{PP} | CNV _{SS} /V _{PP} | V _{PP} |
| V _{SS} | V _{SS} | V _{SS} |
| Address input | Ports P0, P1 ₀ -P1 ₄ | A ₀ -A ₁₂ |
| Data I/O | Port P2 | D ₀ -D ₇ |
| CE | P5 ₂ /DB ₂ /CE | CE |
| OE | P5 ₁ /DB ₁ /OE | OE |
| PGM | P5 ₀ /DB ₀ /PGM | PGM |




Fig. 1 Pin connection in EPROM mode (64-pin model)

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP




Fig. 2 Pin connection in EPROM mode (80-pin model)

PROM READING, WRITING AND ERASING
Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and supply 0V to the RESET pin, and 5V to the V_{CC} and the CNV_{SS} (V_{PP}) pins. Input the address of the data (A_0 to A_{12}) to be read and the data will be output to the I/O pins D_0 to D_7 . The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the PROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level, and supply 0V to the RESET pin, 6V to the V_{CC} pin and 21V to the V_{PP} pin. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins A_0 to A_{12} , and the data to be written is input to pins D_0 to D_7 . Set the \overline{PGM} pin to a "L" level to begin writing.


Erasing

Data can only be erased on the M37450E4SS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is $15W \cdot s/cm^2$.

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.

- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note : Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

| Mode \ Pin | \overline{CE} | \overline{OE} | \overline{PGM} | V_{PP} | V_{CC} | Port P2 |
|--------------------|-----------------|-----------------|------------------|----------|----------|----------|
| Read-out | V_{IL} | V_{IL} | V_{IH} | 5V | 5V | Output |
| Programming | V_{IL} | V_{IH} | V_{IL} | 21V | 6V | Input |
| Programming verify | V_{IL} | V_{IL} | V_{IH} | 21V | 6V | Output |
| Program disable | V_{IH} | X | X | 21V | 6V | Floating |

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively
 2 : An X indicates either V_{IL} or V_{IH} .

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|---|---|----------------------|------------------|
| V_{CC} | Supply voltage | With respect to V_{SS} Output transistors are at "OFF" state | -0.3 to 7 | V |
| V_I | Input voltage RESET, X_{IN} | | -0.3 to 7 | V |
| V_I | Input voltage P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{4_0} - P_{4_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} , ADV_{REF} , DAV_{REF} , V_{REF} , AV_{CC} | | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage CNV_{SS} | | -0.3 to 13 (Note 1) | V |
| V_O | Output voltage P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} , X_{OUT} , ϕ , \overline{RD} , \overline{WR} , R/\overline{W} , $RESET_{OUT}$, \overline{SYNC} | | -0.3 to $V_{CC}+0.3$ | V |
| P_d | Power dissipation | $T_a = 25^\circ\text{C}$ | 1000 (Note 2) | mW |
| T_{opr} | Operating temperature | | -10 to 70 | $^\circ\text{C}$ |
| T_{stg} | Storage temperature | | -40 to 125 | $^\circ\text{C}$ |

Note 1 : In PROM programming mode, CNV_{SS} is 22.0V
 2 : 500mW for QFP type

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=5V\pm 5\%$, $T_a=-10$ to 70°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------|---|-------------|-----|--------------|------|
| | | Min | Typ | Max. | |
| V_{CC} | Supply voltage | 4.75 | 5 | 5.25 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" Input voltage RESET, X_{IN} , CNV_{SS} (Note 1) | $0.8V_{CC}$ | | V_{CC} | V |
| V_{IH} | "H" Input voltage P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{4_0} - P_{4_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} (except Note 1) | 2.0 | | V_{CC} | V |
| V_{IL} | "L" Input voltage CNV_{SS} (Note 1) | 0 | | $0.2V_{CC}$ | V |
| V_{IL} | "L" Input voltage P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{4_0} - P_{4_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} (except Note 1) | 0 | | 0.8 | V |
| V_{IL} | "L" Input voltage RESET | 0 | | $0.12V_{CC}$ | V |
| V_{IL} | "L" Input voltage X_{IN} | 0 | | $0.16V_{CC}$ | V |
| $I_{OL(peak)}$ | "L" peak output current P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} | | | 10 | mA |
| $I_{OL(avg)}$ | "L" average output current P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} (Note 2) | | | 5 | mA |
| $I_{OH(peak)}$ | "H" peak output current P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} | | | -10 | mA |
| $I_{OH(avg)}$ | "H" average output current P_{0_0} - P_{0_7} , P_{1_0} - P_{1_7} , P_{2_0} - P_{2_7} , P_{3_0} - P_{3_7} , P_{5_0} - P_{5_7} , P_{6_0} - P_{6_7} (Note 2) | | | -5 | mA |
| $f(X_{IN})$ | Clock oscillating frequency | 1 | | 10 | MHz |

Note 1 : Ports operate as $\overline{INT_1}$ - $\overline{INT_3}$ (P_{6_0} - P_{6_2}), EV_1 - EV_3 (P_{3_0} - P_{3_2}), RxD (P_{3_4}) and S_{CLK} (P_{3_6})
 2 : The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms
 3 : The total of "L" output current $I_{OL(peak)}$ of port P_0 , P_1 and P_2 is less than 40mA
 The total of "H" output current $I_{OH(peak)}$ of port P_0 , P_1 and P_2 is less than 40mA
 The total of "L" output current $I_{OL(peak)}$ of port P_3 , P_5 , P_6 , R/\overline{W} , \overline{SYNC} , \overline{RESET}_{OUT} , \overline{RD} , \overline{WR} and ϕ is less than 40mA
 The total of "H" output current $I_{OH(peak)}$ of port P_3 , P_5 , P_6 , R/\overline{W} , \overline{SYNC} , \overline{RESET}_{OUT} , \overline{RD} , \overline{WR} and ϕ is less than 40mA

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_A = -10$ to $70^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---|--|--------------|-----|------|---------|
| | | | Min. | Typ | Max | |
| V_{OH} | "H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OH} = -2mA$ | $V_{CC} - 1$ | | | V |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OH} = -5mA$ | $V_{CC} - 1$ | | | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RD, WR, R/W, SYNC, RESET _{OUT} , ϕ | $I_{OL} = 2mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OL} = 5mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₁ -INT ₃ (P6 ₀ -P6 ₂), EV ₁ -EV ₃ (P3 ₀ -P3 ₂), RxD(P3 ₄), SCLK(P3 ₆) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_I = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN} | $V_I = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | At system operation $f(X_{IN}) = 10MHz$ | | 6 | 10 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals RD, WR, R/W, SYNC, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included (Fig 6)

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = 25^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|-----------------------------------|--|-----------|-----------|-----------|-------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = AV_{CC} = ADV_{REF} = 5.12V$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_C(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF} = 5V$ | 2 | 7.5 | 10 | k Ω |
| I_{ADVREF} | Reference input current | $ADV_{REF} = 5V$ | 0.5 | 0.7 | 2.5 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = 25^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--|------------------------------|--------|-----|----------|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = DAV_{REF} = 5.12V$ | | | 1.0 | % |
| t_{SU} | Setup time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | k Ω |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | | | V_{CC} | V |
| I_{DAVREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

TIMING REQUIREMENTS

Port/single-chip mode ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--------------------------------------|----------------|--------|------|------|------|
| | | | Min | Typ. | Max | |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time | Fig 3 | 200 | | | ns |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time | | 200 | | | ns |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time | | 200 | | | ns |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | | 200 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 200 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 200 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 200 | | | ns |
| $t_H(\phi-P0D)$ | Port P0 input hold time | | 40 | | | ns |
| $t_H(\phi-P1D)$ | Port P1 input hold time | | 40 | | | ns |
| $t_H(\phi-P2D)$ | Port P2 input hold time | | 40 | | | ns |
| $t_H(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_H(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_H(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_H(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | 100 | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | 30 | | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | 30 | | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|---------------------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-\overline{R})$ | \overline{CS} setup time | Fig 3 | 0 | | | ns |
| $t_{SU}(CS-\overline{W})$ | \overline{CS} setup time | | 0 | | | ns |
| $t_H(\overline{R}-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_H(\overline{W}-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-\overline{R})$ | A0 setup time | | 40 | | | ns |
| $t_{SU}(A-\overline{W})$ | A0 setup time | | 40 | | | ns |
| $t_H(\overline{R}-A)$ | A0 hold time | | 10 | | | ns |
| $t_H(\overline{W}-A)$ | A0 hold time | | 10 | | | ns |
| $t_W(\overline{R})$ | Read pulse width | | 160 | | | ns |
| $t_W(\overline{W})$ | Write pulse width | | 160 | | | ns |
| $t_{SU}(D-\overline{W})$ | Data input setup time before write | | 100 | | | ns |
| $t_H(\overline{W}-D)$ | Data input hold time after write | | 10 | | | ns |

Master CPU bus interface timing ($\overline{R}/\overline{W}$ type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|--|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-E)$ | \overline{CS} setup time | Fig 4 | 0 | | | ns |
| $t_H(E-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 40 | | | ns |
| $t_H(E-A)$ | A0 hold time | | 10 | | | ns |
| $t_{SU}(RW-E)$ | $\overline{R}/\overline{W}$ setup time | | 40 | | | ns |
| $t_H(E-RW)$ | $\overline{R}/\overline{W}$ hold time | | 10 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 160 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 160 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 100 | | | ns |
| $t_H(E-D)$ | Data input hold time after write | | 10 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to 70°C , unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|-----------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU(D-\phi)}$ | Data input setup time | Fig 5 | 130 | | | ns |
| $t_{H(\phi-D)}$ | Data input hold time | | 0 | | | ns |
| $t_{SU(D-RD)}$ | Data input setup time | | 130 | | | ns |
| $t_{H(RD-D)}$ | Data input hold time | | 0 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

SWITCHING CHARACTERISTICS

Port/single-chip mode ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit | |
|-------------------|--------------------------------------|----------------|--------|-----|-----|------|----|
| | | | Min | Typ | Max | | |
| $t_{d(\phi-P0Q)}$ | Port P0 data output delay time | Fig 3 | | | 200 | ns | |
| $t_{d(\phi-P1Q)}$ | Port P1 data output delay time | | | | 200 | ns | |
| $t_{d(\phi-P2Q)}$ | Port P2 data output delay time | | | | 200 | ns | |
| $t_{d(\phi-P3Q)}$ | Port P3 data output delay time | | | | 200 | ns | |
| $t_{d(\phi-P5Q)}$ | Port P5 data output delay time | | | | 200 | ns | |
| $t_{d(\phi-P6Q)}$ | Port P6 data output delay time | | | | 200 | ns | |
| $t_{C(\phi)}$ | Cycle time | | | 400 | | 4000 | ns |
| $t_{w(\phi H)}$ | ϕ clock pulse width ("H" level) | | | 190 | | | ns |
| $t_{w(\phi L)}$ | ϕ clock pulse width ("L" level) | | | 170 | | | ns |
| $t_{r(\phi)}$ | ϕ clock rising edge time | | | | | 20 | ns |
| $t_{f(\phi)}$ | ϕ clock falling edge time | | | | | 20 | ns |

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|--|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(R-D)}$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_{v(R-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(R-PR)}$ | P_{RDY} output transmission time after read | | | | 150 | ns |
| $t_{PLH(W-PR)}$ | P_{RDY} output transmission time after write | | | | 150 | ns |

Master CPU bus interface ($\overline{R/\overline{W}}$ type mode) ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|--|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(E-D)}$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_{v(E-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(E-PR)}$ | P_{RDY} output transmission time after E clock | | | | 150 | ns |

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{d(\phi-A)}$ | address delay time after ϕ | Fig 5 | | | 150 | ns |
| $t_{v(\phi-A)}$ | address effective time after ϕ | | 10 | | | ns |
| $t_{v(RD-A)}$ | address effective time after RD | | 10 | | | ns |
| $t_{v(WR-A)}$ | address effective time after \overline{WR} | | 10 | | | ns |
| $t_{d(\phi-D)}$ | data output delay time after ϕ | | | | 160 | ns |
| $t_{d(WR-D)}$ | data output delay time after \overline{WR} | | | | 160 | ns |
| $t_{v(\phi-D)}$ | data output effective time after ϕ | | | 20 | | ns |
| $t_{v(WR-D)}$ | data output effective time after \overline{WR} | | | 20 | | ns |
| $t_{d(\phi-RW)}$ | R/ \overline{W} delay time after ϕ | | | | 150 | ns |
| $t_{d(\phi-SYNC)}$ | \overline{SYNC} delay time after ϕ | | | | 150 | ns |
| $t_{w(RD)}$ | \overline{RD} pulse width | | | 170 | | ns |
| $t_{w(WR)}$ | \overline{WR} pulse width | | | 170 | | ns |

TEST CONDITION

Input voltage level : V_{IH} 2.4V

V_{IL} 0.45V

Output test level : V_{OH} 2.0V

V_{OL} 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I_{CC} (at STOP mode) test condition

MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP


TIMING DIAGRAM

Port/single-chip mode timing diagram



Master CPU bus interface/ \overline{R} and \overline{W} separation type timing diagram


Read




MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

Write




Master CPU interface/ R/W type timing diagram



MITSUBISHI MICROCOMPUTERS
M37450E4-XXXSP/FP
M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

Local bus timing diagram



MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS
PROM VERSION of M37450M8-XXXSP/FP

DESCRIPTION

The M37450E8-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37450M8-XXXSP except that this chip has a 16384-byte PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writes can be used for small quantity production runs. It also has a unique feature that enables it to be used as a slave microcomputer.

The M37450E8SS and the M37450E8FS are the window type (M37450E8FS is housed in a 80-pin ceramic QFN package). The differences between the M37450E8-XXXSP and the M37450E8-XXXFP, and between the M37450E8SS and the M37450E8FS are the package outline and the power dissipation ability (absolute maximum ratings).


FEATURES

- Number of basic instructions..... 71
 69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size EPROM 16384 bytes
 RAM..... 384 bytes
- Instruction execution time
 (minimum instructions at 10 MHz frequency)..... 0.8µs
- Single power supply 5V±5%
- Power dissipation normal operation mode
 (at 10 MHz frequency) 30mW
- Subroutine nesting 96 levels max.
- Interrupt..... 15 events
- Master CPU bus interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
 8 channels (QFP)
- D-A converter (8-bit resolution) 2 channels
- PWM output (8-bit or 16-bit) 1
- Programmable I/O ports
 (Ports P0, P1, P2, P3, P5, P6) 48
- Input port (Port P4) 3 (DIP), 8 (QFP)
- Output ports (Ports D-A₁, D-A₂) 2
- EPROM (equivalent to the M5L27256)
 program voltage..... 12.5V


APPLICATION

Slave controller for PPCs, facsimiles, and page printers
 HDD, optical disk, inverter, and industrial motor controllers
 Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)




M37450E8-XXXSP, M37450E8SS BLOCK DIAGRAM



PROM VERSION of M37450M8-XXXSP/FP

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

M37450E8-XXXFP, M37450E8FS BLOCK DIAGRAM



MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

FUNCTIONS OF M37450E8-XXXSP/FP, M37450E8SS/FS

| Parameter | | Functions |
|------------------------------|----------------------|---|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) |
| Instruction execution time | | 0.8 μ s (minimum instructions, at 10MHz frequency) |
| Clock frequency | | 10MHz (max) |
| Memory size | PROM | 16384 bytes |
| | RAM | 384 bytes |
| Input/Output port | P0-P3, P5, P6 | I/O |
| | P4 | Input |
| | D-A | Output |
| Serial I/O | | UART or clock synchronous |
| Timers | | 16-bit timer \times 3, 8-bit timer (Serial I/O baud rate generator) \times 1 |
| A-D converter | | 8-bit \times 3 channels (8 channels for 80-pin model) |
| D-A converter | | 8-bit \times 2 channels |
| Pulse width modulator | | 8-bit or 16-bit \times 1 |
| Data bus buffer | | 1-byte input and output each |
| Subroutine nesting | | 96-levels |
| Interrupt | | 6 external interrupts, 8 internal interrupts One software interrupt |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) |
| Supply voltage | | 5V \pm 5% |
| Power dissipation | | 30mW (at 10MHz frequency) |
| Input/Output characters | Input/Output voltage | 5V |
| | Output current | \pm 5mA (max.) |
| Memory expansion | | Possible |
| Operating temperature range | | -10 to 70 $^{\circ}$ C |
| Device structure | | CMOS silicon gate |
| Package | M37450E8-XXXSP | 64-pin shrink plastic molded DIP |
| | M37450E8-XXXFP | 80-pin plastic molded QFP |
| | M37450E8SS | 64-pin shrink ceramic DIP |
| | M37450E8FS | 80-pin ceramic QFN |

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

PIN DESCRIPTION (normal mode)

| Pin | Name | Input/ Output | Functions |
|--------------------------------|-----------------------------|------------------|---|
| V_{CC} , V_{SS} | Supply voltage | | Power supply inputs $5V \pm 5\%$ to V_{CC} , and 0V to V_{SS} |
| CNV_{SS}/V_{PP} | CNV_{SS} | | Controls the processor mode of the chip. Normally connected to V_{SS} or V_{CC} . |
| \overline{RESET} | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time. |
| X_{IN} | Clock input | Input | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open. |
| X_{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four. |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs. |
| R/\overline{W} | Read/Write status output | Output | This signal determines the direction of the data bus. It is "H" during read and "L" during write. |
| $P0_0-P0_7$ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode. |
| $P1_0-P1_7$ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode. |
| $P2_0-P2_7$ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode. |
| $P3_0-P3_7$ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program. |
| $P4_0-P4_2$ ($P4_0-P4_7$) | Input port P4 | Input | Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins. |
| $P5_0-P5_7$ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program. |
| $P6_0-P6_7$ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins $P6_3$ to $P6_7$ change to a control bus for the master CPU when slave mode is selected with a program. Pins $P6_0$ to $P6_2$ may be programmed as external interrupt input pins. |
| $D-A_1$, $D-A_2$ | D-A output | Output | Analog signal from D-A converter is output. |
| V_{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only. |
| ADV_{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter. This pin is for 80-pin model only. |
| DAV_{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter. This pin is for 80-pin model only. |
| AV_{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter. Same voltage as V_{SS} is applied. |
| AV_{CC} | Analog power supply | | Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V_{CC} is applied. In the case of the 64-pin model, AV_{CC} is connected to V_{CC} internally. |
| \overline{RD} | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only. |
| \overline{WR} | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only. |
| $RESET_{OUT}$ | Reset output | Output | Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only. |

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

PIN DESCRIPTION (EPROM mode)

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|---|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V or 6V to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} /V _{PP} | V _{PP} | Input | Connect to V _{PP} when programming or verifying |
| $\overline{\text{RESET}}$ | Reset input | Input | Connect to V _{SS} . |
| X _{IN} | Clock input | Input | Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock oscillation |
| X _{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | For timing output |
| SYNC | Synchronous signal output | Output | Kept to open ("L" signal is output) |
| R/ $\overline{\text{W}}$ | Read/Write status output | Output | Kept to open ("H" signal is output). |
| P0 ₀ -P0 ₇ | I/O port P0 | Input | P0 works as the lower 8-bit address input |
| P1 ₀ -P1 ₇ | I/O port P1 | Input | P1 ₀ to P1 ₅ works as the higher 6-bit address input. P1 ₆ and P1 ₇ connect to V _{CC} or V _{SS} |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | P2 works as an 8-bit data bus. |
| P3 ₀ -P3 ₇ | I/O port P3 | Input | Connect to V _{SS} . |
| P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇) | Input port P4 | Input | Connect to V _{SS} (The 80-pin model has eight pins P4 ₀ to P4 ₇). |
| P5 ₀ -P5 ₇ | I/O port P5 | Input | P5 ₀ , P5 ₁ , and P5 ₂ work as A ₁₄ , $\overline{\text{OE}}$, and $\overline{\text{CE}}$ inputs respectively. Connect P5 ₃ and P5 ₄ to V _{CC} and P5 ₅ to P5 ₇ to V _{SS} . |
| P6 ₀ -P6 ₇ | I/O port P6 | Input | Connect to V _{SS} |
| D-A ₁ , D-A ₂ | D-A output | Output | Kept to open. |
| V _{REF} | Reference voltage input | Input | Connect to V _{SS} |
| ADV _{REF} | A-D reference voltage input | Input | Connect to V _{SS} |
| DAV _{REF} | D-A reference voltage input | Input | Connect to V _{SS} . |
| AV _{SS} | Analog power | Input | Connect to V _{SS} . |
| AV _{CC} | Analog power | Input | Connect to V _{CC} or V _{SS} |
| $\overline{\text{RD}}$ | Read signal output | Output | Kept to open ("H" signal is output) |
| $\overline{\text{WR}}$ | Write signal output | Output | Kept to open ("H" signal is output) |
| RESET _{OUT} | Reset output | Output | Kept to open ("H" signal is output) |

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

EPROM MODE

The M37450E8-XXXSP/FP, M37450E8SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and CNV_{SS}/V_{PP} signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P5₀ to P5₂ and CNV_{SS} are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1. Pin function in EPROM mode

| | M37450E8-XXXSP/FP, M37450E8SS/FS | M5L27256 |
|-----------------|--|---------------------------------|
| V _{CC} | V _{CC} | V _{CC} |
| V _{PP} | CNV _{SS} /V _{PP} | V _{PP} |
| V _{SS} | V _{SS} | V _{SS} |
| Address input | Ports P0, P1 ₀ -P1 ₅ , P5 ₀ | A ₀ -A ₁₄ |
| Data I/O | Port P2 | D ₀ -D ₇ |
| CE | P5 ₂ /DB ₂ /CE | CE |
| OE | P5 ₁ /DB ₁ /OE | OE |




Fig. 1 Pin connection in EPROM mode (64-pin model)

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP




Fig. 2 Pin connection in EPROM mode (80-pin model)

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

PROM READING, WRITING AND ERASING
Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and supply 0V to the \overline{RESET} pin, 5V to the V_{CC} pin and the CNV_{SS} (V_{PP}) pin. Input the address of the data (A_0 to A_{14}) to be read and the data will be output to the I/O pins D_0 to D_7 . The data I/O pins will be floating when the \overline{OE} pin is in the "H" state.

Writing


To write to the PROM, set the \overline{OE} pin to a "H" level, and supply 0V to the \overline{RESET} pin, 6V to the V_{CC} pin and 12.5V to the V_{PP} pin. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins A_0 to A_{14} , and the data to be written is input to pins D_0 to D_7 . Set the \overline{CE} pin to a "L" level to begin writing.

Erasing

Data can only be erased on the M37450E8SS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is $15W \cdot s/cm^2$.

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.
- (5) In EPROM mode, address A_{15} is set to "H" automatically.



Note : Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

| Mode \ Pin | \overline{CE} | \overline{OE} | V_{PP} | V_{CC} | Port P2 |
|--------------------|-----------------|-----------------|----------|----------|----------|
| Read-out | V_{IL} | V_{IL} | 5V | 5V | Output |
| Output disable | V_{IL} | V_{IH} | 5V | 5V | Floating |
| Programming | V_{IL} | V_{IH} | 12.5V | 6V | Input |
| Programming verify | V_{IH} | V_{IL} | 12.5V | 6V | Output |
| Program disable | V_{IH} | V_{IH} | 12.5V | 6V | Floating |

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.
 2 : An X indicates either V_{IL} or V_{IH} .

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|--|--|----------------------|------|
| V_{CC} | Supply voltage | | -0.3 to 7 | V |
| V_I | Input voltage RESET, X_{IN} | | -0.3 to 7 | V |
| V_I | Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , ADV _{REF} , DAV _{REF} , V_{REF} , AV _{CC} | With respect to V_{SS} Output transistors are at "OFF" state | -0.3 to $V_{CC}+0.3$ | V |
| V_I | Input voltage CNV _{SS} | | -0.3 to 13 (Note 1) | V |
| V_O | Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , X_{OUT} , ϕ , RD, WR, R/W, RESET _{OUT} , SYNC | | -0.3 to $V_{CC}+0.3$ | V |
| P_d | Power dissipation | $T_a = 25^\circ\text{C}$ | 1000 (Note 2) | mW |
| T_{opr} | Operating temperature | | -10 to 70 | °C |
| T_{stg} | Storage temperature | | -40 to 125 | °C |

Note 1 : In EPROM programming mode, CNV_{SS} is 13.5V.
 2 : 500mW for QFP type

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=5V\pm 5\%$, $T_a=-10$ to 70°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------|--|--------------|-----|---------------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage | 4.75 | 5 | 5.25 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" Input voltage RESET, X_{IN} , CNV _{SS} (Note 1) | 0.8 V_{CC} | | V_{CC} | V |
| V_{IH} | "H" Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (except Note 1) | 2.0 | | V_{CC} | V |
| V_{IL} | "L" Input voltage CNV _{SS} (Note 1) | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (except Note 1) | 0 | | 0.8 | V |
| V_{IL} | "L" Input voltage RESET | 0 | | 0.12 V_{CC} | V |
| V_{IL} | "L" Input voltage X_{IN} | 0 | | 0.16 V_{CC} | V |
| $I_{OL(peak)}$ | "L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | 10 | mA |
| $I_{OL(avg)}$ | "L" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2) | | | 5 | mA |
| $I_{OH(peak)}$ | "H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | | | -10 | mA |
| $I_{OH(avg)}$ | "H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2) | | | -5 | mA |
| $f(X_{IN})$ | Clock oscillating frequency | 1 | | 10 | MHz |

Note 1 : Ports operate as INT₁-INT₃(P6₀-P6₂), EV₁-EV₃(P3₀-P3₂), RxD(P3₄) and S_{CLK}(P3₆)
 2 : The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms
 3 : The total of "L" output current $I_{OL(peak)}$ of port P0, P1 and P2 is less than 40mA
 The total of "H" output current $I_{OH(peak)}$ of port P0, P1 and P2 is less than 40mA.
 The total of "L" output current $I_{OL(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and ϕ is less than 40mA
 The total of "H" output current $I_{OH(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and ϕ is less than 40mA

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = -10$ to $70^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---|--|--------------|------|------|---------|
| | | | Min. | Typ. | Max. | |
| V_{OH} | "H" output voltage \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, RESET _{OUT} , ϕ | $I_{OH} = -2mA$ | $V_{CC} - 1$ | | | V |
| V_{OH} | "H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OH} = -5mA$ | $V_{CC} - 1$ | | | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, RESET _{OUT} , ϕ | $I_{OL} = 2mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ | $I_{OL} = 5mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis INT ₁ -INT ₃ (P6 ₀ -P6 ₂), EV ₁ -EV ₃ (P3 ₀ -P3 ₂), RxD(P3 ₄), SCLK(P3 ₆) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X _{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , \overline{RESET} , X _{IN} | $V_I = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , \overline{RESET} , X _{IN} | $V_I = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | At system operation $f(X_{IN}) = 10MHz$ | | 6 | 10 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included (Fig 6)

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------|-----------------------------------|--|-----------|-----------|-----------|-------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = AV_{CC} = ADV_{REF} = 5.12V$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_C(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF} = 5V$ | 20 | 35 | 50 | k Ω |
| $I_{IADVREF}$ | Reference input current | $ADV_{REF} = 5V$ | 0.1 | 0.14 | 0.25 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--|------------------------------|--------|-----|----------|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = DAV_{REF} = 5.12V$ | | | 1.0 | % |
| t_{SU} | Setup time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | k Ω |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

TIMING REQUIREMENTS

Port/single-chip mode ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min. | Typ | Max | |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time | Fig 3 | 200 | | | ns |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time | | 200 | | | ns |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time | | 200 | | | ns |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | | 200 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 200 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 200 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 200 | | | ns |
| $t_h(\phi-P0D)$ | Port P0 input hold time | | 40 | | | ns |
| $t_h(\phi-P1D)$ | Port P1 input hold time | | 40 | | | ns |
| $t_h(\phi-P2D)$ | Port P2 input hold time | | 40 | | | ns |
| $t_h(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_h(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_h(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_h(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | 100 | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | 30 | | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | 30 | | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min. | Typ | Max | |
| $t_{SU}(CS-R)$ | \overline{CS} setup time | Fig 3 | 0 | | | ns |
| $t_{SU}(CS-W)$ | \overline{CS} setup time | | 0 | | | ns |
| $t_h(R-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_h(W-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-R)$ | A0 setup time | | 40 | | | ns |
| $t_{SU}(A-W)$ | A0 setup time | | 40 | | | ns |
| $t_h(R-A)$ | A0 hold time | | 10 | | | ns |
| $t_h(W-A)$ | A0 hold time | | 10 | | | ns |
| $t_W(R)$ | Read pulse width | | 160 | | | ns |
| $t_W(W)$ | Write pulse width | | 160 | | | ns |
| $t_{SU}(D-W)$ | Data input setup time before write | | 100 | | | ns |
| $t_h(W-D)$ | Data input hold time after write | | 10 | | | ns |

Master CPU bus interface timing (R/W type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-E)$ | \overline{CS} setup time | Fig. 4 | 0 | | | ns |
| $t_h(E-CS)$ | \overline{CS} hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 40 | | | ns |
| $t_h(E-A)$ | A0 hold time | | 10 | | | ns |
| $t_{SU}(RW-E)$ | R/W setup time | | 40 | | | ns |
| $t_h(E-RW)$ | R/W hold time | | 10 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 160 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 160 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 100 | | | ns |
| $t_h(E-D)$ | Data input hold time after write | | 10 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to 70°C , unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|-----------------------|----------------|--------|------|------|------|
| | | | Min. | Typ. | Max. | |
| $t_{SU(D-\phi)}$ | Data input setup time | Fig. 5 | 130 | | | ns |
| $t_{H(\phi-D)}$ | Data input hold time | | 0 | | | ns |
| $t_{SU(D-RD)}$ | Data input setup time | | 130 | | | ns |
| $t_{H(RD-D)}$ | Data input hold time | | 0 | | | ns |

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

SWITCHING CHARACTERISTICS

Port/single-chip mode ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-------------------|--------------------------------------|----------------|--------|------|------|------|
| | | | Min | Typ. | Max. | |
| $t_{d(\phi-P0Q)}$ | Port P0 data output delay time | Fig 3 | | | 200 | ns |
| $t_{d(\phi-P1Q)}$ | Port P1 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P2Q)}$ | Port P2 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P3Q)}$ | Port P3 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P5Q)}$ | Port P5 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P6Q)}$ | Port P6 data output delay time | | | | 200 | ns |
| $t_{C(\phi)}$ | Cycle time | | | 400 | 4000 | ns |
| $t_{W(\phi H)}$ | ϕ clock pulse width ("H" level) | | | 190 | | ns |
| $t_{W(\phi L)}$ | ϕ clock pulse width ("L" level) | | | 170 | | ns |
| $t_{r(\phi)}$ | ϕ clock rising edge time | | | | 20 | ns |
| $t_{f(\phi)}$ | ϕ clock falling edge time | | | | 20 | ns |

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(R-D)}$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_{v(R-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(R-PR)}$ | $\overline{P_{RDY}}$ output transmission time after read | | | | 150 | ns |
| $t_{PLH(W-PR)}$ | $\overline{P_{RDY}}$ output transmission time after write | | | | 150 | ns |

Master CPU bus interface ($\overline{R/\overline{W}}$ type mode) ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|------|------|------|
| | | | Min | Typ. | Max. | |
| $t_{a(E-D)}$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_{v(E-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(E-PR)}$ | $\overline{P_{RDY}}$ output transmission time after E clock | | | | 150 | ns |

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-10$ to $70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{d(\phi-A)}$ | address delay time after ϕ | Fig 5 | | | 150 | ns |
| $t_{v(\phi-A)}$ | address effective time after ϕ | | 10 | | | ns |
| $t_{v(RD-A)}$ | address effective time after RD | | 10 | | | ns |
| $t_{v(WR-A)}$ | address effective time after WR | | 10 | | | ns |
| $t_{d(\phi-D)}$ | data output delay time after ϕ | | | | 160 | ns |
| $t_{d(WR-D)}$ | data output delay time after WR | | | | 160 | ns |
| $t_{v(\phi-D)}$ | data output effective time after ϕ | | 20 | | | ns |
| $t_{v(WR-D)}$ | data output effective time after WR | | 20 | | | ns |
| $t_{d(\phi-RW)}$ | R/ \overline{W} delay time after ϕ | | | | 150 | ns |
| $t_{d(\phi-SYNC)}$ | SYNC delay time after ϕ | | | | 150 | ns |
| $t_{W(RD)}$ | RD pulse width | | 170 | | | ns |
| $t_{W(WR)}$ | WR pulse width | | 170 | | | ns |

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I_{CC} (at STOP mode) test condition

MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}

Master CPU bus interface/ \bar{R} and \bar{W} separation type timing diagram


Read




MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

Write




Master CPU interface/ R/W type timing diagram



MITSUBISHI MICROCOMPUTERS
M37450E8-XXXSP/FP
M37450E8SS/FS

PROM VERSION of M37450M8-XXXSP/FP

Local bus timing diagram



MITSUBISHI MICROCOMPUTERS M37450E4TXXXSP/J

PROM VERSION of M37450M4TXXXSP/J

DESCRIPTION

The M37450E4TXXXSP/J is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or 84-pin plastic molded QFJ (PLCC). The features of this chip are similar to those of the M37450M4-XXXSP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It also has a unique feature that enables it to be used as a slave microcomputer.

The difference between the M37450E4TXXXSP and the M37450E4TXXXJ is the package outline.


FEATURES

- Number of basic instructions..... 71
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size PROM..... 8192 bytes
RAM..... 256 bytes
- Instruction execution time
(minimum instructions at 10 MHz frequency)..... 0.8μs
- Single power supply..... 5V±5%
- Power dissipation normal operation mode
(at 10 MHz frequency)..... 30mW
- Subroutine nesting..... 96 levels max.
- Interrupt..... 15 events
- Master CPU bus interface..... 1 byte
- 16-bit timer..... 3
- 8-bit timer (Serial I/O use)..... 1
- Serial I/O (UART or clock synchronous)..... 1
- A-D converter (8-bit resolution)..... 3 channels (DIP)
8 channels (QFJ)
- D-A converter (8-bit resolution)..... 2 channels
- PWM output (8-bit or 16-bit)..... 1
- Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6)..... 48
- Input port (Port P4)..... 3 (DIP), 8 (QFJ)
- Output ports (Ports D-A₁, D-A₂)..... 2
- PROM (equivalent to the M5L2764)
program voltage..... 21V


APPLICATION

Slave controller for PPCs, facsimiles, and page printers
HDD, optical disk, inverter, and industrial motor controllers
Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)




Outline 64P4B




Outline 84P0

NC : No connection

M37450E4TXXXJ BLOCK DIAGRAM



M37450E4TXXXSP BLOCK DIAGRAM



PROM VERSION of M37450M4TXXXSP/J

MITSUBISHI MICROCOMPUTERS
M37450E4TXXXSP/J

PROM VERSION of M37450M4TXXXSP/J

FUNCTIONS OF M37450E4TXXXSP/J

| Parameter | | Functions |
|------------------------------|----------------------|---|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) |
| Instruction execution time | | 0.8 μ s (minimum instructions, at 10MHz frequency) |
| Clock frequency | | 10MHz (max.) |
| Memory size | PROM | 8192 bytes |
| | RAM | 256 bytes |
| Input/Output port | P0-P3, P5, P6 | I/O |
| | P4 | Input |
| | D-A | Output |
| Serial I/O | | UART or clock synchronous |
| Timers | | 16-bit timer \times 3, 8-bit timer (Serial I/O baud rate generator) \times 1 |
| A-D converter | | 8-bit \times 3 channels (8 channels for 84-pin model) |
| D-A converter | | 8-bit \times 2 channels |
| Pulse width modulator | | 8-bit or 16-bit \times 1 |
| Data bus buffer | | 1-byte input and output each |
| Subroutine nesting | | 96-levels |
| Interrupt | | 6 external interrupts, 8 internal interrupts One software interrupt |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) |
| Supply voltage | | 5V \pm 5% |
| Power dissipation | | 30mW (at 10MHz frequency) |
| Input/Output characters | Input/Output voltage | 5V |
| | Output current | \pm 5mA (max.) |
| Memory expansion | | Possible |
| Operating temperature range | | -40 to 85 $^{\circ}$ C |
| Device structure | | CMOS silicon gate |
| Package | M37450E4TXXXSP | 64-pin shrink plastic molded DIP |
| | M37450E4TXXXJ | 84-pin plastic molded QFJ (PLCC) |

PIN DESCRIPTION (normal mode)

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|---|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} /V _{PP} | CNV _{SS} | | Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC} . |
| RESET | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time |
| X _{IN} | Clock input | Input | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open. |
| X _{OUT} | Clock output | Output | |
| φ | Timing output | Output | Outputs signal consisting of oscillating frequency divided by four |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs. |
| R/W | Read/Write status output | Output | This signal determines the direction of the data bus. It is "H" during read and "L" during write |
| P0 ₀ -P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode. |
| P1 ₀ -P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same functions as port P0 The high-order bits of the address are output except in single-chip mode |
| P2 ₀ -P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode. |
| P3 ₀ -P3 ₇ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, or event I/O function can be selected with a program. |
| P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇) | Input port P4 | Input | Analog input pin for the A-D converter The 64-pin model has three pins and the 84-pin model has eight pins. They may also be used as digital input pins |
| P5 ₀ -P5 ₇ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program. |
| P6 ₀ -P6 ₇ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as port P0 Pins P6 ₃ to P6 ₇ change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ to P6 ₂ may be programmed as external interrupt input pins |
| D-A ₁ , D-A ₂ | D-A output | Output | Analog signal from D-A converter is output. |
| V _{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter This pin is for 64-pin model only |
| ADV _{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter This pin is for 84-pin model only |
| DAV _{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter This pin is for 84-pin model only. |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied. |
| AV _{CC} | Analog power supply | | Power supply input pin for A-D converter. This pin is for 84-pin model only. Same voltage as V _{CC} is applied. In the case of the 64-pin model, AV _{CC} is connected to V _{CC} internally |
| RD | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus This pin is for 84-pin model only. |
| WR | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component This pin is for 84-pin model only. |
| RESET _{OUT} | Reset output | Output | Control signal output as active "H" during reset It is used as a reset output signal for peripheral components. This pin is for 84-pin model only. |

PIN DESCRIPTION (EPROM mode)

| Pin | Name | Input/ Output | Functions |
|--------------------------------|-----------------------------|------------------|---|
| V_{CC}, V_{SS} | Supply voltage | | Power supply inputs $5V \pm 5\%$ to V_{CC} , and 0V to V_{SS} |
| CNV_{SS}/V_{PP} | V_{PP} | Input | Connect to V_{PP} when programming or verifying. |
| \overline{RESET} | Reset input | Input | Connect to V_{SS} |
| X_{IN} | Clock input | Input | Connect a ceramic or a quartz crystal oscillator between X_{IN} and X_{OUT} for clock oscillation |
| X_{OUT} | Clock output | Output | |
| ϕ | Timing output | Output | For timing output |
| \overline{SYNC} | Synchronous signal output | Output | Kept to open ("L" signal is output) |
| $\overline{R/\overline{W}}$ | Read/Write status output | Output | Kept to open ("H" signal is output). |
| $P0_0-P0_7$ | I/O port P0 | Input | P0 works as the lower 8-bit address input |
| $P1_0-P1_7$ | I/O port P1 | Input | P1 works as the higher 8-bit address input. |
| $P2_0-P2_7$ | I/O port P2 | I/O | P2 works as an 8-bit data bus |
| $P3_0-P3_7$ | I/O port P3 | Input | Connect to V_{SS} |
| $P4_0-P4_2$ ($P4_0-P4_7$) | Input port P4 | Input | Connect to V_{SS} (The 80-pin model has eight pins $P4_0$ to $P4_7$). |
| $P5_0-P5_7$ | I/O port P5 | Input | $P5_0, P5_1, P5_2$ works as $\overline{PGM}, \overline{OE},$ and \overline{CE} inputs respectively Connect $P5_3$ and $P5_4$ to V_{CC} and $P5_5$ to $P5_7$ to V_{SS} |
| $P6_0-P6_7$ | I/O port P6 | Input | Connect to V_{SS} . |
| $D-A_1, D-A_2$ | D-A output | Output | Kept to open |
| V_{REF} | Reference voltage input | Input | Connect to V_{SS} . |
| ADV_{REF} | A-D reference voltage input | Input | Connect to V_{SS} |
| DAV_{REF} | D-A reference voltage input | Input | Connect to V_{SS} . |
| AV_{SS} | Analog power | Input | Connect to V_{SS} |
| AV_{CC} | Analog power | Input | Connect to V_{SS} |
| \overline{RD} | Read signal output | Output | Kept to open ("H" signal is output) |
| \overline{WR} | Write signal output | Output | Kept to open ("H" signal is output). |
| \overline{RESET}_{OUT} | Reset output | Output | Kept to open ("H" signal is output) |

PROM VERSION of M37450M4TXXXSP/J

EPROM MODE

The M37450E4TXXXSP/J features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and CNV_{SS}/V_{PP} signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P5₀ to P5₂ and CNV_{SS} are used for the PROM (equivalent to the M5L2764). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1. Pin function in EPROM mode

| | M37450E4TXXXSP/J | M5L2764 |
|-----------------|--|---------------------------------|
| V _{CC} | V _{CC} | V _{CC} |
| V _{PP} | CNV _{SS} /V _{PP} | V _{PP} |
| V _{SS} | V _{SS} | V _{SS} |
| Address input | Ports P0, P1 ₀ -P1 ₄ | A ₀ -A ₁₂ |
| Data I/O | Port P2 | D ₀ -D ₇ |
| CE | P5 ₂ /DB ₂ /CE | CE |
| OE | P5 ₁ /DB ₁ /OE | OE |
| PGM | P5 ₀ /DB ₀ /PGM | PGM |




Fig. 1 Pin connection in EPROM mode (64-pin model)

PROM VERSION of M37450M4TXXXSP/J




Fig. 2 Pin connection in EPROM mode (84-pin model)

PROM READING AND WRITING

Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the PGM pin to a "H" level. Input the address (A_0 to A_{12}) to be read and the data will be output to the I/O pins D_0 to D_7 . The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

The PROM is programmed at the factory already and do not use the writing mode.

NOTES ON HANDLING

- (1) Since a high voltage (21V) is used to write data, care should be taken when turning on the PROM writer's power.

Table 2. I/O signal in each mode

| Mode \ Pin | \overline{CE} | \overline{OE} | \overline{PGM} | V_{PP} | V_{CC} | Port P2 |
|--------------------|-----------------|-----------------|--------------------------------------|----------|----------|----------|
| Read-out | V_{IL} | V_{IL} | V_{IH} | V_{CC} | V_{CC} | Output |
| Programming | V_{IL} | V_{IH} | Pulse($V_{IH} \rightarrow V_{IL}$) | V_{PP} | V_{CC} | Input |
| Programming verify | V_{IL} | V_{IL} | V_{IH} | V_{PP} | V_{CC} | Output |
| Program disable | V_{IH} | X | X | V_{PP} | V_{CC} | Floating |

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.
 2 : An X indicates either V_{IL} or V_{IH} .

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|---|---|------------------------------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} Output transistors are at "OFF" state. | -0.3 to 7 | V |
| V _I | Input voltage RESET, X _{IN} | | -0.3 to 7 | V |
| V _I | Input voltage P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , ADV _{REF} , DAV _{REF} , V _{REF} , AV _{CC} | | -0.3 to V _{CC} +0.3 | V |
| V _I | Input voltage CNV _{SS} | | -0.3 to 13 (Note 1) | V |
| V _O | Output voltage P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , X _{OUT} , φ, RD, WR, R/W, RESET _{OUT} , SYNC | | -0.3 to V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a = 25°C | 1000 | mW |
| T _{opr} | Operating temperature | | -40 to 85 | °C |
| T _{stg} | Storage temperature | | -65 to 150 | °C |

Note 1 : In PROM programming mode, CNV_{SS} is 22.0V.

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=5V±5%, T_a=-40 to 85°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|------------------------|--|--------------------|-----|---------------------|------|
| | | Min | Typ | Max. | |
| V _{CC} | Supply voltage | 4.75 | 5 | 5.25 | V |
| V _{SS} | Supply voltage | | 0 | | V |
| V _{IH} | "H" Input voltage RESET, X _{IN} , CNV _{SS} (Note 1) | 0.8V _{CC} | | V _{CC} | V |
| V _{IH} | "H" Input voltage P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (except Note 1) | 2.0 | | V _{CC} | V |
| V _{IL} | "L" Input voltage CNV _{SS} (Note 1) | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" Input voltage P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (except Note 1) | 0 | | 0.8 | V |
| V _{IL} | "L" Input voltage RESET | 0 | | 0.12V _{CC} | V |
| V _{IL} | "L" Input voltage X _{IN} | 0 | | 0.16V _{CC} | V |
| I _{OL} (peak) | "L" peak output current P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | | | 10 | mA |
| I _{OL} (avg) | "L" average output current P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (Note 2) | | | 5 | mA |
| I _{OH} (peak) | "H" peak output current P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ | | | -10 | mA |
| I _{OH} (avg) | "H" average output current P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ (Note 2) | | | -5 | mA |
| f(X _{IN}) | Clock oscillating frequency | 1 | | 10 | MHz |

- Note 1 : Ports operate as INT₁-INT₃(P₆₀-P₆₂), EV₁-EV₃(P₃₀-P₃₂), RxD(P₃₄) and S_{CLK}(P₃₆)
 2 : The average output current I_{OH}(avg) and I_{OL}(avg) are the average value during a 100ms
 3 : The total of "L" output current I_{OL}(peak) of port P₀, P₁ and P₂ is less than 40mA.
 The total of "H" output current I_{OH}(peak) of port P₀, P₁ and P₂ is less than 40mA.
 The total of "L" output current I_{OL}(peak) of port P₃, P₅, P₆, R/W, SYNC, RESET_{OUT}, RD, WR and φ is less than 40mA
 The total of "H" output current I_{OH}(peak) of port P₃, P₅, P₆, R/W, SYNC, RESET_{OUT}, RD, WR and φ is less than 40mA.

PROM VERSION of M37450M4TXXXSP/J

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = -40$ to $85^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------------|---|--|--------------|------|------|---------|
| | | | Min | Typ. | Max. | |
| V_{OH} | "H" output voltage \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, \overline{RESET}_{OUT} , ϕ | $I_{OH} = -2mA$ | $V_{CC} - 1$ | | | V |
| V_{OH} | "H" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$ | $I_{OH} = -5mA$ | $V_{CC} - 1$ | | | V |
| V_{OL} | "L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, \overline{RESET}_{OUT} , ϕ | $I_{OL} = 2mA$ | | | 0.45 | V |
| V_{OL} | "L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$ | $I_{OL} = 5mA$ | | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{INT}_1 - \overline{INT}_3$ ($P6_0 - P6_2$), $EV_1 - EV_3$ ($P3_0 - P3_2$), RxD ($P3_4$), S_{CLK} ($P3_6$) | Function input level | 0.3 | | 1 | V |
| $V_{T+} - V_{T-}$ | Hysteresis \overline{RESET} | | | | 0.7 | V |
| $V_{T+} - V_{T-}$ | Hysteresis X_{IN} | | 0.1 | | 0.5 | V |
| I_{IL} | "L" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN} | $V_I = V_{SS}$ | -5 | | 5 | μA |
| I_{IH} | "H" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN} | $V_I = V_{CC}$ | -5 | | 5 | μA |
| V_{RAM} | RAM retention voltage | At stop mode | 2 | | | V |
| I_{CC} | Supply current | At system operation $f(X_{IN}) = 10MHz$ | | 6 | 15 | mA |
| | | At stop mode (Note 1) | | 1 | 10 | μA |

Note 1 : The terminals \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, \overline{RESET}_{OUT} , ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included (Fig.6)

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5V \pm 5\%$, $V_{SS} = AV_{SS} = 0V$, $T_a = -40$ to $85^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------|-----------------------------------|---|-----------|-----------|-----------|-------------|
| | | | Min. | Typ. | Max. | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = AV_{CC} = ADV_{REF} = 5V \pm 5\%$ | | ± 1.5 | ± 3 | LSB |
| t_{CONV} | Conversion time | | | | 49 | $t_c(\phi)$ |
| V_{IA} | Analog input voltage | | AV_{SS} | | AV_{CC} | V |
| V_{ADVREF} | Reference input voltage | | 2 | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | $ADV_{REF} = 5V$ | 2 | 7.5 | 10 | $k\Omega$ |
| $I_{IADVREF}$ | Reference input current | $ADV_{REF} = 5V$ | 0.5 | 0.7 | 2.5 | mA |
| V_{AVCC} | Analog power supply input voltage | | | V_{CC} | | V |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = AV_{SS} = 0V$, $T_a = -40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|--|------------------------------|--------|------|----------|-----------|
| | | | Min. | Typ. | Max. | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | $V_{CC} = DAV_{REF} = 5.12V$ | | | 1.0 | % |
| t_{SU} | Setup time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2 | 4 | $k\Omega$ |
| V_{AVSS} | Analog power supply input voltage | | | 0 | | V |
| V_{DAVREF} | Reference input voltage | | 4 | | V_{CC} | V |
| I_{DAVREF} | Reference power input current (Each pin) | | 0 | 2.5 | 5 | mA |

TIMING REQUIREMENTS

Port/single-chip mode ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min | Typ | Max. | |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time | Fig 3 | 200 | | | ns |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time | | 200 | | | ns |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time | | 200 | | | ns |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time | | 200 | | | ns |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time | | 200 | | | ns |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time | | 200 | | | ns |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time | | 200 | | | ns |
| $t_H(\phi-P0D)$ | Port P0 input hold time | | 40 | | | ns |
| $t_H(\phi-P1D)$ | Port P1 input hold time | | 40 | | | ns |
| $t_H(\phi-P2D)$ | Port P2 input hold time | | 40 | | | ns |
| $t_H(\phi-P3D)$ | Port P3 input hold time | | 40 | | | ns |
| $t_H(\phi-P4D)$ | Port P4 input hold time | | 40 | | | ns |
| $t_H(\phi-P5D)$ | Port P5 input hold time | | 40 | | | ns |
| $t_H(\phi-P6D)$ | Port P6 input hold time | | 40 | | | ns |
| $t_C(X_{IN})$ | External clock input cycle time | | 100 | | 1000 | ns |
| $t_W(X_{INL})$ | External clock input "L" pulse width | | 30 | | | ns |
| $t_W(X_{INH})$ | External clock input "H" pulse width | | 30 | | | ns |
| $t_r(X_{IN})$ | External clock rising edge time | | | | 20 | ns |
| $t_f(X_{IN})$ | External clock falling edge time | | | | 20 | ns |

Master CPU bus interface timing (R and W separation type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{SU}(CS-R)$ | CS setup time | Fig 3 | 0 | | | ns |
| $t_{SU}(CS-W)$ | CS setup time | | 0 | | | ns |
| $t_H(R-CS)$ | CS hold time | | 0 | | | ns |
| $t_H(W-CS)$ | CS hold time | | 0 | | | ns |
| $t_{SU}(A-R)$ | A0 setup time | | 40 | | | ns |
| $t_{SU}(A-W)$ | A0 setup time | | 40 | | | ns |
| $t_H(R-A)$ | A0 hold time | | 10 | | | ns |
| $t_H(W-A)$ | A0 hold time | | 10 | | | ns |
| $t_W(R)$ | Read pulse width | | 160 | | | ns |
| $t_W(W)$ | Write pulse width | | 160 | | | ns |
| $t_{SU}(D-W)$ | Data input setup time before write | | 100 | | | ns |
| $t_H(W-D)$ | Data input hold time after write | | 10 | | | ns |

Master CPU bus interface timing (R/W type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|----------------|------------------------------------|----------------|--------|------|-----|------|
| | | | Min. | Typ. | Max | |
| $t_{SU}(CS-E)$ | CS setup time | Fig 4 | 0 | | | ns |
| $t_H(E-CS)$ | CS hold time | | 0 | | | ns |
| $t_{SU}(A-E)$ | A0 setup time | | 40 | | | ns |
| $t_H(E-A)$ | A0 hold time | | 10 | | | ns |
| $t_{SU}(RW-E)$ | R/W setup time | | 40 | | | ns |
| $t_H(E-RW)$ | R/W hold time | | 10 | | | ns |
| $t_W(EL)$ | Enable clock "L" pulse width | | 160 | | | ns |
| $t_W(EH)$ | Enable clock "H" pulse width | | 160 | | | ns |
| $t_r(E)$ | Enable clock rising edge time | | | | 25 | ns |
| $t_f(E)$ | Enable clock falling edge time | | | | 25 | ns |
| $t_{SU}(D-E)$ | Data input setup time before write | | 100 | | | ns |
| $t_H(E-D)$ | Data input hold time after write | | 10 | | | ns |

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to 85°C , unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|------------------|-----------------------|----------------|--------|-----|-----|------|
| | | | Min. | Typ | Max | |
| $t_{SU(D-\phi)}$ | Data input setup time | Fig 5 | 130 | | | ns |
| $t_{H(\phi-D)}$ | Data input hold time | | 0 | | | ns |
| $t_{SU(D-RD)}$ | Data input setup time | | 130 | | | ns |
| $t_{H(RD-D)}$ | Data input hold time | | 0 | | | ns |

SWITCHING CHARACTERISTICS

Port/single-chip mode ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-------------------|--------------------------------------|----------------|--------|-----|------|------|
| | | | Min. | Typ | Max. | |
| $t_{d(\phi-P0Q)}$ | Port P0 data output delay time | Fig 3 | | | 200 | ns |
| $t_{d(\phi-P1Q)}$ | Port P1 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P2Q)}$ | Port P2 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P3Q)}$ | Port P3 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P5Q)}$ | Port P5 data output delay time | | | | 200 | ns |
| $t_{d(\phi-P6Q)}$ | Port P6 data output delay time | | | | 200 | ns |
| $t_C(\phi)$ | Cycle time | | | 400 | 4000 | ns |
| $t_{W(\phi H)}$ | ϕ clock pulse width ("H" level) | | | 190 | | ns |
| $t_{W(\phi L)}$ | ϕ clock pulse width ("L" level) | | | 170 | | ns |
| $t_r(\phi)$ | ϕ clock rising edge time | | | | 20 | ns |
| $t_f(\phi)$ | ϕ clock falling edge time | | | | 20 | ns |

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{a(R-D)}$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_{v(R-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(R-PR)}$ | $\overline{P_{RDY}}$ output transmission time after read | | | | 150 | ns |
| $t_{PLH(W-PR)}$ | $\overline{P_{RDY}}$ output transmission time after write | | | | 150 | ns |

Master CPU bus interface ($\overline{R/\overline{W}}$ type mode) ($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|-----------------|---|----------------|--------|------|------|------|
| | | | Min | Typ. | Max. | |
| $t_{a(E-D)}$ | Data output enable time after read | Fig 4 | | | 120 | ns |
| $t_{v(E-D)}$ | Data output disable time after read | | 10 | | 85 | ns |
| $t_{PLH(E-PR)}$ | $\overline{P_{RDY}}$ output transmission time after E clock | | | | 150 | ns |

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 5\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test condition | Limits | | | Unit |
|--------------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{d(\phi-A)}$ | address delay time after ϕ | Fig 5 | | | 150 | ns |
| $t_{v(\phi-A)}$ | address effective time after ϕ | | 10 | | | ns |
| $t_{v(RD-A)}$ | address effective time after RD | | 10 | | | ns |
| $t_{v(WR-A)}$ | address effective time after WR | | 10 | | | ns |
| $t_{d(\phi-D)}$ | data output delay time after ϕ | | | | 160 | ns |
| $t_{d(WR-D)}$ | data output delay time after WR | | | | 160 | ns |
| $t_{v(\phi-D)}$ | data output effective time after ϕ | | 20 | | | ns |
| $t_{v(WR-D)}$ | data output effective time after WR | | 20 | | | ns |
| $t_{d(\phi-RW)}$ | R/ \overline{W} delay time after ϕ | | | | 150 | ns |
| $t_{d(\phi-SYNC)}$ | SYNC delay time after ϕ | | | | 150 | ns |
| $t_{W(RD)}$ | RD pulse width | | 170 | | | ns |
| $t_{W(WR)}$ | WR pulse width | | 170 | | | ns |

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I_{CC} (at STOP mode) test condition

TIMING DIAGRAM


Port/single-chip mode timing diagram




Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}

Master CPU bus interface/ \overline{R} and \overline{W} separation type timing diagram


Read




Write



Master CPU interface/ R/W type timing diagram



Local bus timing diagram



M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group

DESCRIPTION

The M37451E4-XXXSP/FP/GP is a single-chip micro-computer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or a 0.8mm-pitch or 0.65mm-pitch 80-pin plastic molded QFP.

The features of this chip are similar to those of the M37451M4-XXXSP/FP/GP except that this chip has a 8192 bytes PROM built in.

In addition to its simple instruction sets, the PROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The differences among M37451E4-XXXSP/FP/GP, M37451E8-XXXSP/FP/GP and M37451EC-XXXSP/FP/GP are as shown below. The M37451E4SS/FS, M37451E8SS/FS and M37451ECSS/FS are the window type. The descriptions that follow describe the M37451E4-XXXSP/FP/GP unless otherwise noted.


| Type name | ROM size | RAM size | Built-in PROM |
|----------------------|-------------|-----------|-----------------------|
| M37451E4SS/FS | 8192 bytes | 256 bytes | EPROM (Window type) |
| M37451E4-XXXSP/FP/GP | | | One-time programmable |
| M37451E8SS/FS | 16384 bytes | 384 bytes | EPROM (Window type) |
| M37451E8-XXXSP/FP/GP | | | One-time programmable |
| M37451ECSS/FS | 24576 bytes | 512 bytes | EPROM (Window type) |
| M37451EC-XXXSP/FP/GP | | | One-time programmable |

The number of analog input pins for the 80-pin model (FP, GP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for RD, WR, RESET_{OUT}, DAV_{REF}, ADV_{REF}, AV_{CC} and the 64-pin model has a special V_{REF} pin.

FEATURES

- Number of basic instructions..... 71
 69 MELPS 740 basic instructions+2 multiply/divide instructions
- Instruction execution time
 (minimum instructions at 12.5MHz frequency) 0.64μs
- Single power supply.....5V±10%
- Power dissipation normal operation mode
 (at 12.5MHz frequency).....40mW
- Subroutine nesting96 levels max.(M37451E4)
 96 levels max.(M37451E8)
 128 levels max.(M37451EC)
- Interrupt..... 15 events

PIN CONFIGURATION (TOP VIEW)



- Master CPU bus interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
 8 channels (QFP, QFN)
- D-A converter (8-bit resolution) 2 channels
- PWM output with 8-bit prescaler
 (Either resolution 8 bit or 16 bit is software selectable) ... 1
- Programmable I/O ports
 (Ports P0, P1, P2, P3, P5, P6) 48
- Input port (Port P4) 3(DIP), 8(QFP, QFN)
- Output ports (Ports D-A₁, D-A₂) 2
- PROM (equivalent to the M5L27256) 12.5V
 Program voltage


APPLICATION

Slave controller for PPCs, facsimiles, and page printers.
 HDD, optical disk, inverter, and industrial motor controllers.
 Industrial robots and machines.


M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PRom Version of M37451 Group

PIN CONFIGURATION (TOP VIEW)




Outline 80P6N (OTP)
 Outline 80D0 (Window)



Outline 80P6S

NC : No connection

M37451E4-XXXSP/M37451E4SS BLOCK DIAGRAM




Note 1 : 384 bytes for M37451E8-XXXSP/M37451E8SS and 512 bytes for M37451EC-XXXSP/M37451ECSS.
 Note 2 : 16384 bytes for M37451E8-XXXSP/M37451E8SS and 24576 bytes for M37451EC-XXXSP/M37451ECSS



MITSUBISHI MICROCOMPUTERS
M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS
PROM Version of M37451 Group

M37451E4-XXXFP/M37451E4FS BLOCK DIAGRAM




Note 1 : 384 bytes for M37451E8-XXXFP/M37451E8FS and 512 bytes for M37451EC-XXXFP/M37451ECFS
 Note 2 : 16384 bytes for M37451E8-XXXFP/M37451E8FS and 24576 bytes for M37451EC-XXXFP/M37451ECFS



MITSUBISHI MICROCOMPUTERS
M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS
PROM Version of M37451 Group

M37451E4-XXXGP BLOCK DIAGRAM



Note 1 : 384 bytes for M37451E8-XXXGP and 512 bytes for M37451EC-XXXGP
 Note 2 : 16384 bytes for M37451E8-XXXGP and 24576 bytes for M37451EC-XXXGP.



MITSUBISHI MICROCOMPUTERS
M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS
PROM Version of M37451 Group

M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group

FUNCTIONS OF M37451E4-XXXSP/FP/GP, M37451E8-XXXSP/FP/GP, M37451EC-XXXSP/FP/GP, M37451E4SS/FS, M37451E8SS/FS, M37451ECSS/FS

| Parameter | | Functions | |
|------------------------------|----------------------|---|--|
| Number of basic instructions | | 71 (69 MELPS 740 basic instructions+2) | |
| Instruction execution time | | 0.64 μ s (minimum instructions, at 12.5MHz frequency) | |
| Clock frequency | | 12.5MHz (max) | |
| Memory size | M37451E4-XXXSP/FP/GP | PROM | 8192 bytes |
| | M37451E4SS/FS | RAM | 256 bytes |
| | M37451E8-XXXSP/FP/GP | PROM | 16384 bytes |
| | M37451E8SS/FS | RAM | 384 bytes |
| | M37451EC-XXXSP/FP/GP | PROM | 24576 bytes |
| | M37451ECSS/FS | RAM | 512 bytes |
| Input/Output port | P0 to P3, P5, P6 | I/O | 8-bit \times 6 |
| | P4 | Input | 3-bit \times 1 (8-bit \times 1 for 80-pin model) |
| | D-A | Output | 2-bit \times 1 |
| Serial I/O | | UART or clock synchronous | |
| Timers | | 16-bit timer \times 3, 8-bit timer (Serial I/O baud rate generator) \times 1 | |
| A-D converter | | 8-bit \times 3 channels (8 channels for 80-pin model) | |
| D-A converter | | 8-bit \times 2 channels | |
| Pulse width modulator | | 8-bit or 16-bit \times 1 | |
| Data bus buffer | | 1-byte input and output each | |
| Subroutine nesting | | 96-levels max (M37451E4, M37451E8) 128-levels max (M37451EC) | |
| Interrupt | | 6 external interrupts, 8 internal interrupts 1 software interrupt | |
| Clock generating circuit | | Built-in (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 5V \pm 10% | |
| Power dissipation | | 40mW (at 12.5MHz frequency) | |
| Input/Output characters | Input/Output voltage | 5V | |
| | Output current | \pm 5mA (max) | |
| Memory expansion | | Possible (64K bytes max) | |
| Operating temperature range | | -20 to 85 $^{\circ}$ C | |
| Device structure | | CMOS silicon gate | |
| Package | M37451E4-XXXSP | 64-pin shrink plastic molded DIP | |
| | M37451E8-XXXSP | | |
| | M37451EC-XXXSP | | |
| | M37451E4-XXXFP | 80-pin plastic molded QFP (0.8mm-pitch) | |
| | M37451E8-XXXFP | | |
| | M37451EC-XXXFP | | |
| | M37451E4-XXXGP | 80-pin plastic molded QFP (0.65mm-pitch) | |
| | M37451E8-XXXGP | | |
| | M37451EC-XXXGP | | |
| | M37451E4SS | 64-pin shrink ceramic DIP | |
| | M37451E8SS | | |
| | M37451ECSS | | |
| | M37451E4FS | 80-pin ceramic QFN (LCC) | |
| | M37451E8FS | | |
| | M37451ECFS | | |

M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group

PIN DESCRIPTION (normal mode)

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|---|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} /V _{PP} | CNV _{SS} | Input | Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC} . |
| RESET | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time. |
| X _{IN} | Clock input | Input | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open. |
| X _{OUT} | Clock output | Output | |
| φ | Timing output | Output | Normally outputs signal consisting of oscillating frequency divided by four. |
| SYNC | Synchronous signal output | Output | This signal is output "H" during operation code fetch and is used to control single stepping of programs. |
| R/W | Read/Write status output | Output | This signal determines the direction of the data bus. It is "H" during read and "L" during write. |
| P0 ₀ —P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode. |
| P1 ₀ —P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode. |
| P2 ₀ —P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode. |
| P3 ₀ —P3 ₇ | I/O port P3 | I/O | Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program. |
| P4 ₀ —P4 ₂ (P4 ₀ —P4 ₄) | Input port P4 | Input | Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins. |
| P5 ₀ —P5 ₇ | I/O port P5 | I/O | Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program. |
| P6 ₀ —P6 ₇ | I/O port P6 | I/O | Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 ₃ —P6 ₇ change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ —P6 ₂ may be programmed as external interrupt input pins. |
| D-A ₁ , D-A ₂ | D-A output | Output | Analog signal from D-A converter is output. |
| V _{REF} | Reference voltage input | Input | Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only. |
| ADV _{REF} | A-D reference voltage input | Input | Reference voltage input pin for A-D converter. This pin is for 80-pin model only. |
| DAV _{REF} | D-A reference voltage input | Input | Reference voltage input pin for D-A converter. This pin is for 80-pin model only. |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied. |
| AV _{CC} | Analog power supply | | Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V _{CC} is applied. In the case of the 64-pin model, AV _{CC} is connected to V _{CC} internally. |
| RD | Read signal output | Output | Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only. |
| WR | Write signal output | Output | Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only. |
| RESET _{OUT} | Reset output | Output | Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only. |

M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group

PIN DESCRIPTION (EPROM mode)

| Pin | Name | Input/ Output | Functions |
|---|-----------------------------|------------------|--|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} |
| CNV _{SS} /V _{PP} | V _{PP} | Input | Connect to V _{PP} when programming or verifying |
| RESET | Reset input | Input | Connect to V _{SS} |
| X _{IN} | Clock input | Input | Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock oscillation |
| X _{OUT} | Clock output | Output | |
| φ | Timing output | Output | For timing output |
| SYNC | Synchronous signal output | Output | Kept to open ("L" signal is output) |
| R/W | Read/Write status output | Output | Kept to open ("H" signal is output). |
| P0 ₀ —P0 ₇ | I/O port P0 | Input | P0 works as the lower 8-bit address input |
| P1 ₀ —P1 ₇ | I/O port P1 | Input | P1 ₀ —P1 ₅ work as the higher 6-bit address input P1 ₆ and P1 ₇ connect to V _{CC} |
| P2 ₀ —P2 ₇ | I/O port P2 | I/O | P2 works as an 8-bit data bus |
| P3 ₀ —P3 ₇ | I/O port P3 | Input | Connect to V _{SS} |
| P4 ₀ —P4 ₇ (P4 ₀ —P4 ₂) | Input port P4 | Input | Connect to V _{SS} The 64-pin model has only three pins P4 ₀ —P4 ₂ |
| P5 ₀ —P5 ₇ | I/O port P5 | Input | P5 ₀ , P5 ₁ , P5 ₂ works as A ₁₄ , OE, and CE inputs respectively Connect P5 ₃ and P5 ₄ to V _{CC} and P5 ₅ —P5 ₇ to V _{SS} |
| P6 ₀ —P6 ₇ | I/O port P6 | Input | Connect to V _{SS} |
| D-A ₁ , D-A ₂ | D-A output | Output | Kept to open |
| V _{REF} | Reference voltage input | Input | Connect to V _{SS} . This pin is for 64-pin model only |
| ADV _{REF} | A-D reference voltage input | Input | Connect to V _{SS} This pin is for 80-pin model only |
| DAV _{REF} | D-A reference voltage input | Input | Connect to V _{SS} This pin is for 80-pin model only |
| AV _{SS} | Analog power | Input | Connect to V _{SS} |
| AV _{CC} | Analog power | Input | Connect to V _{CC} or V _{SS} This pin is for 80-pin model only |
| RD | Read signal output | Output | Kept to open ("H" signal is output) This pin is for 80-pin model only |
| WR | Write signal output | Output | Kept to open ("H" signal is output) This pin is for 80-pin model only |
| RESET _{OUT} | Reset output | Output | Kept to open ("H" signal is output) This pin is for 80-pin model only |

M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group

EPROM MODE

The M37451E4-XXXSP/FP/GP, M37451E4SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and CNV_{SS}/V_{PP} signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1, 2 and 3 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1₀–P1₅, P2, P5₀–P5₂ and CNV_{SS} are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1. Pin function in EPROM mode

| | M37451E4-XXXSP/FP/GP, M37451E4SS/FS | M5L27256 |
|-----------------|--|---------------------------------|
| V _{CC} | V _{CC} | V _{CC} |
| V _{PP} | CNV _{SS} /V _{PP} | V _{PP} |
| V _{SS} | V _{SS} | V _{SS} |
| Address input | Ports P0, P1 ₀ –P1 ₅ , P5 ₀ | A ₀ –A ₁₄ |
| Data I/O | Port P2 | D ₀ –D ₇ |
| CE | P5 ₂ /DB ₂ /CE | CE |
| OE | P5 ₁ /DB ₁ /OE | OE |




Fig. 1 Pin connection in EPROM mode (64-pin model)

M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group




Fig. 2 Pin connection in EPROM mode (0.8mm pitch 80-pin model)

M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group




Fig. 3 Pin connection in EPROM mode (0.65mm pitch 80-pin model)

M37451E4-XXXSP/FP/GP, M37451E4SS/FS
M37451E8-XXXSP/FP/GP, M37451E8SS/FS
M37451EC-XXXSP/FP/GP, M37451ECSS/FS

PROM Version of M37451 Group

PROM READING, WRITING AND ERASING
Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and supply 0V to the RESET pin, 5V to the V_{CC} pin and the CNV_{SS} (V_{PP}) pin. Input the address of the data (A_0-A_{14}) to be read and the data will be output to the I/O pins D_0-D_7 . The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing


To write to the PROM, set the \overline{OE} pin to an "H" level, and supply 0V to the RESET pin, 6V to the V_{CC} pin and 12.5V to the V_{PP} pin. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins A_0-A_{14} , and the data to be written is input to pins D_0-D_7 . Set the \overline{CE} pin to a "L" level to begin writing.

Erasing

Data can only be erased on the M37451E4SS/FS, M37451E8SS/FS and M37451ECSS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is $15W \cdot s/cm^2$.

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.
- (5) In EPROM mode, address A_{15} is set to "H" automatically.



Note : Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

| Mode \ Pin | \overline{CE} | \overline{OE} | V_{PP} | V_{CC} | Port P2 |
|--------------------|-----------------|-----------------|----------|----------|----------|
| Read-out | V_{IL} | V_{IL} | 5V | 5V | Output |
| Programming | V_{IL} | V_{IH} | 12.5V | 6V | Input |
| Programming verify | V_{IH} | V_{IL} | 12.5V | 6V | Output |
| Program disable | V_{IH} | V_{IH} | 12.5V | 6V | Floating |

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively
 2 : An X indicates either V_{IL} or V_{IH}

M37451E4DXXXSP/FP
M37451E8DXXXSP/FP

PROM VERSION of
M37451M4DXXXSP/FP, M37451M8DXXXSP/FP

DESCRIPTION

The M37451E4DXXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP (0.8mm pitch). The features of this chip are similar to those of the M37451M4DXXXSP/FP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It also has a unique feature that enables it to be used as a slave microcomputer.

Apart from the expansion in operating temperature range and consequent differences in electrical characteristics (Note), functions are the same as those of the M37451E4-XXXSP/FP.

The differences between the M37451E4DXXXSP/FP and M37451E8DXXXSP/FP are as shown below.

| Type name | ROM size | RAM size |
|-------------------|-------------|-----------|
| M37451E4DXXXSP/FP | 8192 bytes | 256 bytes |
| M37451E8DXXXSP/FP | 16384 bytes | 384 bytes |

The number of analog input pins for the 80-pin model (FP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for \overline{RD} , \overline{WR} , \overline{RESET}_{OUT} , \overline{DAV}_{REF} , \overline{ADV}_{REF} , \overline{AV}_{CC} , and the 64-pin model has a special \overline{V}_{REF} pin.


Note : The maximum value of supply current is 20mA.

All other values are the same as that of M37451E4-XXXSP/FP.

FEATURES

- Number of basic instructions..... 71
- 69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Instruction execution time
(minimum instructions at 12.5 MHz frequency)..... 0.64 μ s
- Single power supply..... 5V \pm 5%
- Power dissipation normal operation mode
(at 12.5 MHz frequency)..... 40mW
- Subroutine nesting..... 96 levels max.
- Interrupt..... 15 events
- Master CPU bus interface..... 1 byte
- 16-bit timer..... 3
- 8-bit timer (Serial I/O use)..... 1
- Serial I/O (UART or clock synchronous)..... 1
- A-D converter (8-bit resolution)..... 3 channels (DIP)
8 channels (QFP)
- D-A converter (8-bit resolution)..... 2 channels
- PWM output with 8-bit prescaler
(Either resolution 8-bit or 16-bit is software selectable)..... 1
- Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6)..... 48

PIN CONFIGURATION (TOP VIEW)




- Input port (Port P4)..... 3 (DIP), 8 (QFP)
- Output ports (Ports D-A₁, D-A₂)..... 2
- PROM (equivalent to the M5L27256)
program voltage..... 12.5V
- Operating temperature..... -40 to 85°C

APPLICATION
Industrial machinery

M37451E4DXXXSP/FP
M37451E8DXXXSP/FP

FROM VERSION of
M37451M4DXXXSP/FP, M37451M8DXXXSP/FP

PIN CONFIGURATION (TOP VIEW)



Outline 80P6N

NC : No connection

SERIES 7470

M37470M2-XXXSP, M37470M4-XXXSP M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37470M2-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 32-pin shrink plastic molded DIP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences among M37470M2-XXXSP, M37470M4-XXXSP and M37470M8-XXXSP are noted below. The following explanations apply to the M37470M2-XXXSP. Specification variations for other chips are noted accordingly.

| Type name | ROM size | RAM size |
|----------------|-------------|-----------|
| M37470M2-XXXSP | 4096 bytes | 128 bytes |
| M37470M4-XXXSP | 8192 bytes | 192 bytes |
| M37470M8-XXXSP | 16384 bytes | 384 bytes |


FEATURES

- Number of basic instructions..... 69
- Memory size
 - ROM 4096 bytes (M37470M2)
 - RAM 128 bytes (M37470M2)
- Instruction execution time
 - 1μs (minimum instructions at 4MHz frequency)
- Single power supply 2.7~5.5V
- Power dissipation normal operation mode
 - 17.5mW (at 4MHz frequency)
- Subroutine nesting 64 levels max. (M37470M2)
- Interrupt..... 12types, 10vectors
- 8-bit timer..... 4
- Programmable I/O ports
 - (Ports P0, P1, P2, P4)..... 22
- Input port (Port P3)..... 4
- Serial I/O (8-bit) 1
- A-D converter..... 8-bit, 4channel

APPLICATION


Audio-visual equipment, VCR, Tuner
Office automation equipment

PIN CONFIGURATION (TOP VIEW)



Outline 32P4B

M37470M2-XXXSP BLOCK DIAGRAM



Note 1 : 8192 bytes for M37470M4-XXXSP and 16384 bytes for M37470M8-XXXSP
 Note 2 : 192 bytes for M37470M4-XXXSP and 384 bytes for M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37470M2-XXXSP, M37470M4-XXXSP, M37470M8-XXXSP

| Parameter | | Functions | |
|------------------------------|----------------------|---|-------------|
| Number of basic instructions | | 69 | |
| Instruction execution time | | 1 μ s (minimum instructions, at 4MHz frequency) | |
| Clock frequency | | 4MHz (max.) | |
| Memory size | M37470M2-XXXSP | ROM | 4096 bytes |
| | | RAM | 128 bytes |
| | M37470M4-XXXSP | ROM | 8192 bytes |
| | | RAM | 192 bytes |
| | M37470M8-XXXSP | ROM | 16384 bytes |
| | | RAM | 384 bytes |
| Input/Output port | P0, P1 | I/O | 8-bitX2 |
| | P2 | I/O | 4-bitX1 |
| | P3 | Input | 4-bitX1 |
| | P4 | I/O | 2-bitX1 |
| Serial I/O | | 8-bitX1 | |
| Timers | | 8-bit timerX4 | |
| A-D converter | | 8-bitX1 (4 channels) | |
| Subroutine nesting | M37470M2-XXXSP | 64 levels (max) | |
| | M37470M4-XXXSP | 96 levels (max) | |
| | M37470M8-XXXSP | 192 levels (max) | |
| Interrupt | | 5 external interrupts, 6 internal interrupts 1 software interrupt | |
| Clock generating circuit | | Built-in with internal feedback resistor (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 2.7~5.5V | |
| Power dissipation | | 17.5mW (at 4MHz frequency) | |
| Input/Output characters | Input/Output voltage | 5V | |
| | Output current | -5~10mA(P0, P1, P2, P4 : CMOS tri-states) | |
| Operating temperature range | | -20~85°C | |
| Device structure | | CMOS silicon gate | |
| Package | | 32-pin shrink plastic molded DIP | |

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|--------------------------------------|-------------------------|------------------|---|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 2.7~5.5V to V _{CC} , and 0V to V _{SS} . |
| $\overline{\text{RESET}}$ | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 2 μ s (under normal V _{CC} conditions). |
| X _{IN} | Clock input | Input | These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open. Feedback resistor is connected between X _{IN} and X _{OUT} . |
| X _{OUT} | Clock output | Output | |
| V _{REF} | Reference voltage input | Input | This is reference voltage input pin for the A-D converters. |
| P0 ₀ ~P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided. |
| P1 ₀ ~P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P1 ₂ , P1 ₃ are in common with timer output pins T ₀ , T ₁ . P1 ₄ , P1 ₅ , P1 ₆ , P1 ₇ are in common with serial I/O pins S _{IN} , S _{OUT} , CLK, $\overline{\text{SRDY}}$, respectively. The output structure of S _{OUT} and $\overline{\text{SRDY}}$ can be changed to N-channel open drain output. |
| P2 ₀ ~P2 ₃ | I/O port P2 | I/O | Port P2 is an 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins IN ₀ ~IN ₃ . |
| P3 ₀ ~P3 ₃ | Input port P3 | Input | Port P3 is an 4-bit input port. P3 ₀ , P3 ₁ are in common with external interrupt input pins INT ₀ , INT ₁ and P3 ₂ , P3 ₃ are in common with timer input pins CNTR ₀ , CNTR ₁ . |
| P4 ₀ , P4 ₁ | I/O port P4 | I/O | Port P4 is an 2-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 2-bit. |

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)

The M37470 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions are not provided.

The WIT instruction can be used.

The STP instruction can be used.

CPU Mode Register

The CPU mode register is allocated to address $00FB_{16}$.

This register has a stack page selection bit.




Fig. 1 Structure of CPU mode register

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

• **Special Function Register (SFR) Area**

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• **RAM**

RAM is used for data storage as well as a stack area.

• **ROM**

ROM is used for storing user programs as well as the interrupt vector area.

• **Interrupt Vector Area**

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

• **Zero Page**

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

• **Special Page**

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|------------------------------------|--------------------|------------------------------|
| 00C0 ₁₆ | Port P0 | 00E0 ₁₆ | |
| 00C1 ₁₆ | Port P0 directional register | 00E1 ₁₆ | |
| 00C2 ₁₆ | Port P1 | 00E2 ₁₆ | |
| 00C3 ₁₆ | Port P1 directional register | 00E3 ₁₆ | |
| 00C4 ₁₆ | Port P2 | 00E4 ₁₆ | |
| 00C5 ₁₆ | Port P2 directional register | 00E5 ₁₆ | |
| 00C6 ₁₆ | Port P3 | 00E6 ₁₆ | |
| 00C7 ₁₆ | | 00E7 ₁₆ | |
| 00C8 ₁₆ | Port P4 | 00E8 ₁₆ | |
| 00C9 ₁₆ | Port P4 directional register | 00E9 ₁₆ | |
| 00CA ₁₆ | | 00EA ₁₆ | |
| 00CB ₁₆ | | 00EB ₁₆ | |
| 00CC ₁₆ | | 00EC ₁₆ | |
| 00CD ₁₆ | | 00ED ₁₆ | |
| 00CE ₁₆ | | 00EE ₁₆ | |
| 00CF ₁₆ | | 00EF ₁₆ | |
| 00D0 ₁₆ | P0 pull-up control register | 00F0 ₁₆ | Timer 1 |
| 00D1 ₁₆ | P1~P4 pull-up control register | 00F1 ₁₆ | Timer 2 |
| 00D2 ₁₆ | | 00F2 ₁₆ | Timer 3 |
| 00D3 ₁₆ | | 00F3 ₁₆ | Timer 4 |
| 00D4 ₁₆ | Edge polarity selection register | 00F4 ₁₆ | |
| 00D5 ₁₆ | | 00F5 ₁₆ | |
| 00D6 ₁₆ | Input latch register | 00F6 ₁₆ | |
| 00D7 ₁₆ | | 00F7 ₁₆ | Timer FF register |
| 00D8 ₁₆ | | 00F8 ₁₆ | Timer 12 mode register |
| 00D9 ₁₆ | A-D control register | 00F9 ₁₆ | Timer 34 mode register |
| 00DA ₁₆ | A-D conversion register | 00FA ₁₆ | Timer mode register 2 |
| 00DB ₁₆ | | 00FB ₁₆ | CPU mode register |
| 00DC ₁₆ | Serial I/O mode register | 00FC ₁₆ | Interrupt request register 1 |
| 00DD ₁₆ | Serial I/O register | 00FD ₁₆ | Interrupt request register 2 |
| 00DE ₁₆ | Serial I/O counter Byte counter | 00FE ₁₆ | Interrupt control register 1 |
| 00DF ₁₆ | | 00FF ₁₆ | Interrupt control register 2 |

Fig. 3 SFR (Special Function Register) memory map

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

Interrupts can be caused by 12 different events consisting of five external, six internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. External interrupts INT₀ and INT₁ can be asserted on either the falling or rising edge as set in the edge polarity selection register. When "0" is set to this register, the interrupt is activated on the falling edge; when "1" is set to the register, the interrupt is activated on the rising edge.

When the device is put into power-down state by the STP instruction or the WIT instruction, if bit 5 in the edge polarity selection register is "1", the INT₁ interrupt becomes a key on wake up interrupt. When a key on wake up interrupt is valid, an interrupt request is generated by applying the "L" level to any pin in port P0. In this case, the port used for interrupt must have been set for the input mode.

If bit 5 in the edge polarity selection register is "0" when the device is in power-down state, the INT₁ interrupt is selected. Also, if bit 5 in the edge polarity selection register is set to "1" when the device is not in a power-down state, neither key on wake up interrupt request nor INT₁ interrupt request are generated.

The CNTR₀/CNTR₁ interrupts function in the same as INT₀ and INT₁. The interrupt input pin can be specified for either CNTR₀ or CNTR₁ pin by setting bit 4 in the edge polarity selection register.

Figure 4 shows the structure of the edge polarity selection register, interrupt request registers 1 and 2, and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority

| Event | Priority | Vector addresses | Remarks |
|--|----------|---|---|
| RESET | 1 | FFFF ₁₆ , FFFE ₁₆ | Non-maskable |
| INT ₀ interrupt | 2 | FFFD ₁₆ , FFFC ₁₆ | External interrupt (phase programmable) |
| INT ₁ interrupt or key on wake up interrupt | 3 | FFFB ₁₆ , FFFA ₁₆ | External interrupt (INT ₁ is phase programmable) |
| CNTR ₀ interrupt or CNTR ₁ interrupt | 4 | FFF9 ₁₆ , FFF8 ₁₆ | External interrupt (phase programmable) |
| Timer 1 interrupt | 5 | FFF7 ₁₆ , FFF6 ₁₆ | |
| Timer 2 interrupt | 6 | FFF5 ₁₆ , FFF4 ₁₆ | |
| Timer 3 interrupt | 7 | FFF3 ₁₆ , FFF2 ₁₆ | |
| Timer 4 interrupt | 8 | FFF1 ₁₆ , FFF0 ₁₆ | |
| Serial I/O interrupt | 9 | FFEF ₁₆ , FFEE ₁₆ | |
| A-D conversion completion interrupt | 10 | FFED ₁₆ , FFEC ₁₆ | |
| BRK instruction interrupt | 11 | FFEB ₁₆ , FFEA ₁₆ | Non-maskable software interrupt |

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M37470M2-XXXSP has four timers; timer 1, timer 2, timer 3 and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 6.

Timer 1 can be operated in the timer mode, event count mode, or pulse output mode. Timer 1 starts counting when bit 0 in the timer 12 mode register (address 00F8₁₆) is set to "0".

The count source can be selected from the $f(X_{IN})$ divided by 16 or event input from P3₂/CNTR₀ pin. When bit 1 in the timer 12 mode register is "0", $f(X_{IN})$ divided by 16 is selected. When bit 1 in the timer 12 mode register is "1", an event input from the CNTR₀ pin is selected. Event inputs are selected depending on bit 2 in the edge polarity selection register (address 00D4₁₆). When this bit is "0", the inverted value of CNTR₀ input is selected; when the bit is "1", CNTR₀ input is selected.

When bit 3 in the timer 12 mode register is set to "1", the P1₂ pin becomes timer output T₀. When the direction register of P1₂ is set for the output mode at this time, the timer 1 overflow divided by 2 is output from T₀. The initial output value can be set by writing the value to bit 0 in the timer FF register (address 00F7₁₆) after setting "1" to bit 0 in timer mode register 2.

Timer 2 can only be operated in the timer mode. Timer 2 starts counting when bit 4 in the timer 12 mode register is set to "0".

The count source can be selected from the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{IN})$, and timer 1 overflow. When bit 5 in the timer 12 mode register is "0", any of the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{IN})$ is selected. The divide ratio is selected according to bit 6 and bit 7 in the timer 12 mode register. When bit 5 in the timer 12 mode register is "1", timer 1 overflow is selected as the count source.

Timer 3 can be operated in the timer mode, event count mode, or PWM mode. Timer 3 starts counting when bit 0 in the timer 34 mode register (address 00F9₁₆) is set to "0".

The count source can be selected from the $f(X_{IN})$ divided by 16, timer 1 or timer 2 overflow, or an event input from P3₃/CNTR₁ pins according to the statuses of bit 1 and bit 2 in the timer 34 mode register, bit 6 in the timer mode register 2 (address 00FA₁₆). Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 3 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR₁ input is selected; when the bit is "1", CNTR₁ input is selected.

Timer 4 can be operated in the timer mode, event count

mode, pulse output mode, pulse width measuring mode, or PWM mode. Timer 4 starts counting when bit 3 in the timer 34 mode register is set to "0" when bit 6 in this register is "0". When bit 6 is "1", the pulse width measuring mode is selected. The count source can be selected from timer 3 overflow, the $f(X_{IN})$ divided by 16, timer 1 or timer 2 overflow, or an event input from P3₃/CNTR₁ pins according to the statuses of bit 4 and bit 5 in the timer 34 mode register, bit 6 in the timer mode register 2. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 4 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR₁ input is selected; when the bit is "1", CNTR₁ input is selected.

When bit 7 in the timer 34 mode register is set to "1", the P1₃ pin becomes timer output T₁. When the direction register of P1₃ is set for the output mode at this time, the timer 4 overflow divided by 2 is output from T₁ when bit 7 in the timer mode register 2 is "0". The initial output value can be set by writing the value to bit 1 in the timer FF register after setting "1" to bit 1 in timer mode register 2.

(1) Timer mode

Timer perform down count operations with the dividing ratio being $1/(n+1)$. Writing a value to the timer latch sets a value to the timer. When the value to be set to the timer latch is nn_{16} , the value to be set to a timer is nn_{16} , which is down counted at the falling edge of the count source from nn_{16} to $(nn_{16}-1)$ to $(nn_{16}-2)$ to...01₁₆ to 00₁₆ to FF₁₆. At the falling edge of the count source immediately after timer value has reached FF₁₆, value $(nn_{16}-1)$ obtained by subtracting one from the timer latch value is set (reloaded) to the timer to continue counting. At the rising edge of the count source immediately after the timer value has reached FF₁₆, an overflow occurs, an interrupt request.

(2) Event count mode

Timer operates in the same way as in the timer mode except that it counts input from the CNTR₀ or CNTR₁ pin.

(3) Pulse output mode

In this mode, duty 50% pulses are output from the T₀ or T₁ pin. When the timer overflows, the polarity of the T₀ or T₁ pin output pin level is inverted.

(4) Pulse width measuring mode

The M37470 can measure the "H" or "L" width of the CNTR₀ or CNTR₁ input waveform by using the pulse width measuring mode of timer 4. The pulse width measuring mode is selected by writing "1" to bit 6 in the timer 34 mode register. In the pulse width measuring mode, the timer counts the count source while the CNTR₀ or CNTR₁ input is "H" or "L". Whether the CNTR₀ input or CNTR₁ input be measured can be specified by the status of bit 4 in the

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

edge polarity selection register; whether the "H" width or "L" width be measured can be specified by the status of bit 2 (CNTR₀) and bit 3 (CNTR₁) in the edge polarity selection register.

(5) PWM mode

The PWM mode can be entered for timer 3 and timer 4 by setting bit 7 in the timer mode register 2 to "1". In the PWM mode, the P1₃ pin is set for timer output T₁ to output PWM waveforms by setting bit 7 in the timer 34 mode register to "1". The directional register of P1₃ must be set for the output mode before this can be done.

In the PWM mode, timer 3 is counting and timer 4 is idle while the PWM waveform is "L". When timer 3 overflows, the PWM waveform goes "H". At this time, timer 3 stops counting simultaneously and timer 4 starts counting. When timer 4 overflows, the PWM waveform goes "L", and timer 4 stops and timer 3 starts counting again. Consequently, the "L" duration of the PWM waveform is determined by the value of timer 3; the "H" duration of the PWM waveform is determined by the value of timer 4.

When a value is written to the timer in operation during the PWM mode, the value is only written to the timer latch, and not written to the timer. In this case, if the timer overflows, a value one less the value in the timer latch is written to the timer. When any value is written to an idle timer, the value is written to both the timer latch and the timer.

In this mode, do not select timer 3 overflow as the count source for timer 4.

INPUT LATCH FUNCTION

The M37470 can latch the P3₀/INT₀, P3₁/INT₁, P3₂/CNTR₀, and P3₃/CNTR₁ pin level into the input latch register (address 00D6₁₆) when timer 4 overflows. The polarity of each pin latched to the input latch register can be selected by using the edge polarity selection register. When bit 0 in the edge polarity selection register is "0", the inverted value of the P3₀/INT₀ pin level is latched; when the bit is "1", the P3₀/INT₀ pin level is latched as is. When bit 1 in the edge polarity selection register is "0", the inverted value of the P3₁/INT₁ pin level is latched; when the bit is "1", the P3₁/INT₁ pin level is latched as is. When bit 2 in the edge polarity selection register is "0", the inverted value of the P3₂/CNTR₀ pin level is latched; when the bit is "1", the P3₂/CNTR₀ pin level is latched as is. When bit 3 in the edge polarity selection register is "0", the inverted value of the P3₃/CNTR₁ pin level is latched; when the bit is "1", the P3₃/CNTR₁ pin level is latched as is.

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Block diagram of timer 1 through 4

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 7 Structure of timer mode registers

M37470M2-XXXSP, M37470M4-XXXSP M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

The block diagram of serial I/O is shown in Figure 8. In the serial I/O mode, the receive ready signal ($\overline{S_{RDY}}$) synchronous input/output clock (CLK), and the serial I/O (S_{OUT} , S_{IN}) pins are used as P1₇, P1₆, P1₅, and P1₄, respectively. The serial I/O mode register (address 00DC₁₆) is an 8-bit register. Bit 2 of this register is used to select a synchronous clock source. When this bit is "0", an external clock from P1₆ is selected. When this bit is "1" an internal clock is selected.

The internal clock can be selected from among the divide by 8, divide by 16, divide by 32, divide by 512 frequency of

the oscillator frequency $f(X_{IN})$. The divide ratio is selected according to bit 0 and bit 1 in the serial I/O mode register. Bits 3 and 4 decide whether parts of P1 will be used as a serial I/O or not. When bit 3 is "1", P1₆ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P1₆. If the external synchronous clock is selected, the clock is input to P1₆. And P1₅ will be a serial output. To use P1₄ as a serial input, set the directional register bit which corresponds to P1₄, to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 8 Block diagram of serial I/O

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Bit 4 determines if P1₇ is used as an output pin for the receive ready signal (bit 4="1", $\overline{S_{RDY}}$) or used as a normal I/O pin (bit 4="0").

When the P1₇ pin is used as the $\overline{S_{RDY}}$ output pin, output signal can be selected between $\overline{S_{RDY}}$ signal and S_{ARDY} signal by using bit 5 in the serial I/O mode register. The $\overline{S_{RDY}}$ signal is driven "L" by a signal written into the serial I/O register to inform that the device is ready to receive. Then, the $\overline{S_{RDY}}$ signal is driven "H" on the first falling edge of the transfer clock.

The S_{ARDY} signal is driven "H" by a signal written into the serial I/O register, and driven "L" on the last rising edge of the transfer clock.

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock—The serial I/O counter is set to 7 when data

is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P1₅. During the rising edge of this clock, data can be input from P1₄ and the data in the serial I/O register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock—If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside.

Timing diagrams are shown in Figure 9.




Fig. 9 Serial I/O timing

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 10 Structure of serial I/O mode register

BYTE SPECIFY MODE

The serial I/O has a byte specify mode that allows one specific byte data to be selected for transmission or reception when serial I/O circuits of two or more microcomputers are connected to send or receive data through one bus. The data to be sent or received can be specified by writing a value into the byte counter. The value written in the byte counter is decremented by one each time eight cycles of transfer clock are input. When the value in the byte counter becomes "0", serial transmission/reception is done by the next eight cycles of transfer clock. When the value in the byte counter is not "0", the output on the S_{OUT} pin is driven "H" by the falling edge of the first transfer clock pulse to inhibit transmission/reception.

Serial I/O interrupt requests are generated only when serial transmission/reception is done after the value in the byte counter is decremented to "0". When the S_{ARDY} signal output is selected, the S_{ARDY} signal is driven "L" by the last rising edge of the transfer clock after the value in the byte counter is decremented to "0".

Note that in the byte mode, an external clock must be used as the sync. clock for the purpose of the mode.

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The A-D conversion uses an 8-bit successive comparison method. Figure 11 shows a block diagram of the A-D conversion circuit. Conversion is automatically carried out once started by the program.

There are four analog input pins which are shared with P₂₀ to P₂₃ of port P2. Which analog inputs are to be A-D converted is specified by using bit 2 to bit 0 in the A-D control register (address 00D9₁₆). Pins for inputs to be A-D converted must be set for input by setting the directional register bit to "0". Bit 3 in the A-D control register is a A-D conversion end bit. This is "0" during A-D conversion; it is set to "1" when the conversion is terminated. Therefore, it is possible to know whether A-D conversion is terminated by checking this bit. Bit 4 in the A-D control register is a V_{REF} connection selection bit. During A-D conversion, this bit must be set "1" for the ladder resistor and V_{REF} pin to be connected; after the A-D conversion is terminated, this bit can be reset to "0" to separate the ladder resistor from the V_{REF} pin. In this way, power consumption in the ladder resistor can be suppressed while no A-D conversion is performed. Figure 13 shows the relationship between the contents of A-D control register and the selected input pins. The A-D conversion register (address 00DA₁₆) contains information on the results of conversion, so that it is possible to know the results of conversion by reading the contents of this register.

The following explains the procedure to execute A-D conversion. First, set values to bit 2 to bit 0 in the A-D control

register to select the pins that you want to execute A-D conversion. Next, clear the A-D conversion terminate bit to "0". When the above is done, A-D conversion is initiated. The A-D conversion is completed after an elapse of 50 machine cycles (25μs when f(X_{IN})=4MHz), the A-D conversion end bit is set to "1", and the interrupt request bit is set to "1". The results of conversion are contained in the A-D conversion register.




Fig. 12 Structure of A-D control register




Fig. 11 A-D converter circuit

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P0 has a "L" level applied, after bit 5 of the edge polarity selection register (EG₅) is set to "1", an interrupt is generated and the microcomputer is returned to the normal operating state. A key matrix can be connected to port P0 and the microcomputer can be returned to a normal state by pushing any key.

The key on wake up interrupt is common with the $\overline{\text{INT}}_1$ interrupt. When EG₅ is set to "1", the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and $\overline{\text{INT}}_1$ are invalid.




Fig. 13 Block diagram of interrupt input and key on wake up circuit

MITSUBISHI MICROCOMPUTERS

M37470M2-XXXSP, M37470M4-XXXSP M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M37470M2-XXXSP is reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address $FFFF_{16}$ as the high order address and the content of the address $FFFE_{16}$ as the low order address, when the RESET pin is held at "L" level for no less than $2\mu s$ while the power voltage is in the recommended operating condition and then returned to "H" level.

The internal initializations following reset are shown in Figure 14.

Immediately after reset, timer 3 and timer 4 are connected, and $f(X_{IN})$ divided by 16 are counted. At this time, FF_{16} is set to timer 3, and 07_{16} is set to timer 4. The reset is cleared when timer 4 overflows.

| | Address | |
|------------------------------------|------------------------|---|
| (1) Port P0 directional register | (C1 ₁₆)... | 00 ₁₆ |
| (2) Port P1 directional register | (C3 ₁₆)... | 00 ₁₆ |
| (3) Port P2 directional register | (C5 ₁₆)... | 0 0 0 0 |
| (4) Port P4 directional register | (C9 ₁₆)... | 0 0 |
| (5) P0 pull-up control register | (D0 ₁₆)... | 00 ₁₆ |
| (6) P1~P4 pull-up control register | (D1 ₁₆)... | 0 0 0 0 |
| (7) Edge selection register (EG) | (D4 ₁₆)... | 0 0 0 0 0 0 |
| (8) A-D control register | (D9 ₁₆)... | 0 0 1 0 0 0 |
| (9) Serial I/O mode register (SM) | (DC ₁₆)... | 00 ₁₆ |
| (10) Timer 12 mode register (T12M) | (F8 ₁₆)... | 00 ₁₆ |
| (11) Timer 34 mode register (T34M) | (F9 ₁₆)... | 00 ₁₆ |
| (12) Timer mode register 2 (TM2) | (FA ₁₆)... | 0 0 0 0 0 0 |
| (13) CPU mode register (CM) | (FB ₁₆)... | 0 0 0 0 0 0 0 0 |
| (14) Interrupt request register 1 | (FC ₁₆)... | 0 0 0 0 0 0 0 0 |
| (15) Interrupt request register 2 | (FD ₁₆)... | 0 0 0 0 |
| (16) Interrupt control register 1 | (FE ₁₆)... | 0 0 0 0 0 0 |
| (17) Interrupt control register 2 | (FF ₁₆)... | 0 0 0 0 |
| (18) Program counter | (PC _H)... | Contents of address FFFF ₁₆ |
| | (PC _L)... | Contents of address FFFE ₁₆ |
| (19) Processor status register | (PS)... | 1 |

Note: Since the contents of both registers other than those listed above (including timers and the serial I/O register) are undefined at reset, it is necessary to set initial values

Fig. 14 Internal state of microcomputer at reset




Fig. 15 Timing diagram at reset

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs. As shown in Figure 2, P0 can be accessed as memory through zero page address 00C0₁₆. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00C1₁₆) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port latch and output. When data is read from the output port, the output pin level is not read, only the latched data of the port latch is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output latch and the pin still remains in the high impedance state. Following the execution of STP or WIT instruction, key matrix with port P0 can be used to generate the interrupt to bring the microcomputer back in its normal state. When this port is selected for input, pull-up transistor can be connected in units of 1-bit.

(2) Port P1

Port P1 has the same function as port P0. P1₂ ~ P1₇ serve dual functions, and the desired function can be selected by the program. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(3) Port P2

Port P2 is an 4-bit I/O port and has basically the same functions as port P0. This port can also be used as an analog voltage input pin. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(4) Port P3

Port P3 is an 4-bit input port.

(5) Port P4

Port P4 is an 2-bit I/O port and has basically the same functions as port P0. When this port is selected for input, pull-up transistor can be connected in units of 2-bit.

(6) INT₀ pin (P3₀/INT₀ pin)

This is an interrupt input pin, and is shared with port P3₀. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT₀ interrupt request bit (bit 0 of address 00FD₁₆) is set to "1".

(7) INT₁ pin (P3₁/INT₁ pin)

This is an interrupt input pin, and is shared with port P3₁. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT₁ interrupt request bit (bit 1 of address 00FD₁₆) is set to "1".

(8) Counter input CNTR₀ pin (P3₂/CNTR₀ pin)

This is a timer input pin, and is shared with port P3₂. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".

(9) Counter input CNTR₁ pin (P3₃/CNTR₁ pin)

This is a timer input pin, and is shared with port P3₃. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 16 Block diagram of ports P0~P1

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 17 Block diagram of port P1

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 18 Block diagram of ports P2~P4

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 21.

When an STP instruction is executed, the internal clock ϕ stops oscillating at "H" level. At the same time, FF₁₆ is set in the timer 3, 07₁₆ is set in the timer 4.

The oscillator is restarted when an interrupt is accepted. However, the clock ϕ keeps its "H" level until timer 4 overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer 3, timer 4 count stop bit must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 19.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 20
 X_{IN} is the input, and X_{OUT} is open.




Fig. 19 Example of ceramic resonator circuit




Fig. 20 External clock input circuit




Fig. 21 Block diagram of clock generating circuit

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer is $1/(n+1)$.
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) A NOP instruction must be used after the execution of a PLP instruction.
- (5) During A-D conversion, don't use STP instruction.

DATA REQUIRED FOR MASK ORDERING

* Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mask specification form
- (3) ROM data EPROM 3 sets

MITSUBISHI MICROCOMPUTERS
M37470M2-XXXSP, M37470M4-XXXSP
M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|--|--|--------------------|------------|
| V_{CC} | Supply voltage | With respect to V_{SS} Output transistors are at "OFF" state | -0.3~7 | V |
| V_I | Input voltage X_{IN} | | -0.3~ $V_{CC}+0.3$ | V |
| V_I | Input voltage $P0_0\sim P0_7, P1_0\sim P1_7, P2_0\sim P2_3,$ $P3_0\sim P3_3, P4_0\sim P4_1, V_{REF}, RESET$ | | -0.3~ $V_{CC}+0.3$ | V |
| V_O | Output voltage $P0_0\sim P0_7, P1_0\sim P1_7, P2_0\sim P2_3, P4_0\sim P4_1,$ X_{OUT} | | -0.3~ $V_{CC}+0.3$ | V |
| P_d | Power dissipation | $T_a = 25^\circ C$ | 1000 | mW |
| T_{opr} | Operating temperature | | -20~85 | $^\circ C$ |
| T_{stg} | Storage temperature | | -40~150 | $^\circ C$ |

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=2.7\sim 5.5V, V_{SS}=0V, T_a=-20\sim 85^\circ C$ unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------|---|--------------|-----|---------------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage | 2.7 | 5 | 5.5 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| V_{IH} | "H" Input voltage $P0_0\sim P0_7, P1_0\sim P1_7, P3_0\sim P3_3,$ RESET, X_{IN} | 0.8 V_{CC} | | V_{CC} | V |
| V_{IH} | "H" Input voltage $P2_0\sim P2_3, P4_0\sim P4_1$ | 0.7 V_{CC} | | V_{CC} | V |
| V_{IL} | "L" Input voltage $P0_0\sim P0_7, P1_0\sim P1_7, P3_0\sim P3_3$ | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" Input voltage $P2_0\sim P2_3, P4_0\sim P4_1$ | 0 | | 0.25 V_{CC} | V |
| V_{IL} | "L" Input voltage RESET | 0 | | 0.12 V_{CC} | V |
| V_{IL} | "L" Input voltage X_{IN} | 0 | | 0.16 V_{CC} | V |
| $I_{OH(sum)}$ | "H" sum output current $P0_0\sim P0_7, P4_0\sim P4_1$ | | | -30 | mA |
| $I_{OH(sum)}$ | "H" sum output current $P1_0\sim P1_7, P2_0\sim P2_3$ | | | -30 | mA |
| $I_{OL(sum)}$ | "L" sum output current $P0_0\sim P0_7, P4_0\sim P4_1$ | | | 60 | mA |
| $I_{OL(sum)}$ | "L" sum output current $P1_0\sim P1_7, P2_0\sim P2_3$ | | | 60 | mA |
| $I_{OL(peak)}$ | "L" peak output current $P0_0\sim P0_7, P1_0\sim P1_7,$ $P2_0\sim P2_3, P4_0\sim P4_1$ | | | 20 | mA |
| $I_{OL(avg)}$ | "L" average output current $P0_0\sim P0_7, P1_0\sim P1_7,$ $P2_0\sim P2_3, P4_0\sim P4_1$ (Note 2) | | | 10 | mA |
| $I_{OH(peak)}$ | "H" peak output current $P0_0\sim P0_7, P1_0\sim P1_7,$ $P2_0\sim P2_3, P4_0\sim P4_1$ | | | -10 | mA |
| $I_{OH(avg)}$ | "H" average output current $P0_0\sim P0_7, P1_0\sim P1_7,$ $P2_0\sim P2_3, P4_0\sim P4_1$ (Note 2) | | | -5 | mA |
| $f_{(CNTR)}$ | Timer input frequency CNTR ₀ (P3 ₂), CNTR ₁ (P3 ₃) (Note 1) | | | 1 | MHz |
| $f_{(CLK)}$ | Serial I/O clock input frequency CLK (P1 ₆) (Note 1) | | | 1 | MHz |
| $f_{(X_{IN})}$ | Clock oscillating frequency (Note 1) | | | 4 | MHz |

Note 1 : Oscillation frequency is at 50% duty cycle.

2 : The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms.

MITSUBISHI MICROCOMPUTERS

M37470M2-XXXSP, M37470M4-XXXSP M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=-20\sim 85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit | | |
|-----------------------------|---|--|---|-------------|---------|---------|-----|----|
| | | | Min | Typ. | Max. | | | |
| V_{OH} | "H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₃ , P4 ₀ , P4 ₁ | $V_{CC}=5V$, $I_{OH}=-5mA$ | 3 | | | V | | |
| | | $V_{CC}=3V$, $I_{OH}=-1.5mA$ | 2 | | | | | |
| V_{OL} | "L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₃ , P4 ₀ , P4 ₁ | $V_{CC}=5V$, $I_{OL}=10mA$ | | | 2 | V | | |
| | | $V_{CC}=3V$, $I_{OL}=3mA$ | | | 1 | | | |
| $V_{T+}-V_{T-}$ | Hysteresis P0 ₀ ~P0 ₇ , P3 ₀ ~P3 ₃ | $V_{CC}=5V$ | | 0.5 | | V | | |
| | | $V_{CC}=3V$ | | 0.3 | | | | |
| $V_{T+}-V_{T-}$ | Hysteresis \overline{RESET} | $V_{CC}=5V$ | | 0.5 | | V | | |
| | | $V_{CC}=3V$ | | 0.3 | | | | |
| $V_{T+}-V_{T-}$ | Hysteresis P1 ₆ /CLK | use as CLK input | $V_{CC}=5V$ | 0.5 | | V | | |
| | | | $V_{CC}=3V$ | 0.3 | | | | |
| I_{IL} | "L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ , P4 ₁ | $V_i=0V$, not use pull-up transistor | $V_{CC}=5V$ | | -5 | μA | | |
| | | | $V_{CC}=3V$ | | -3 | | | |
| | | $V_i=0V$, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 | mA | |
| | | | $V_{CC}=3V$ | -0.08 | -0.18 | -0.35 | | |
| I_{iL} | "L" input current P3 ₃ | $V_i=0V$ | $V_{CC}=5V$ | | -5 | μA | | |
| | | | $V_{CC}=3V$ | | -3 | | | |
| I_{iL} | "L" input current P2 ₀ ~P2 ₃ | $V_i=0V$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | -5 | μA | | |
| | | | $V_{CC}=3V$ | | -3 | | | |
| | | $V_i=0V$, not use as analog input, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 | mA | |
| | | | $V_{CC}=3V$ | -0.08 | -0.18 | -0.35 | | |
| I_{iL} | "L" input current \overline{RESET} , X_{iN} | $V_i=0V$ (X_{iN} is at stop mode) | $V_{CC}=5V$ | | -5 | μA | | |
| | | | $V_{CC}=3V$ | | -3 | | | |
| I_{iH} | "H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ , P4 ₁ | $V_i=V_{CC}$, not use pull-up transistor | $V_{CC}=5V$ | | 5 | μA | | |
| | | | $V_{CC}=3V$ | | 3 | | | |
| I_{iH} | "H" input current P3 ₃ | $V_i=V_{CC}$ | $V_{CC}=5V$ | | 5 | μA | | |
| | | | $V_{CC}=3V$ | | 3 | | | |
| I_{iH} | "H" input current P2 ₀ ~P2 ₃ | $V_i=V_{CC}$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | 5 | μA | | |
| | | | $V_{CC}=3V$ | | 3 | | | |
| I_{iH} | "H" input current \overline{RESET} , X_{iN} | $V_i=V_{CC}$ (X_{iN} is at stop mode) | $V_{CC}=5V$ | | 5 | μA | | |
| | | | $V_{CC}=3V$ | | 3 | | | |
| | | | At normal operation, A-D conversion is not executed | $V_{CC}=5V$ | | 3.5 | 7 | mA |
| | | | | $V_{CC}=3V$ | | 1.8 | 3.6 | |
| | | | At normal operation, A-D conversion is executed | $V_{CC}=5V$ | | 4 | 8 | |
| | | | | $V_{CC}=3V$ | | 2 | 4 | |
| At wait mode, $X_{iN}=4MHz$ | $V_{CC}=5V$ | | 1 | 2 | | | | |
| | $V_{CC}=3V$ | | 0.5 | 1 | | | | |
| Stop all oscillation | $T_a=25^\circ C$ | | 0.1 | 1 | μA | | | |
| | $V_{CC}=5V$, $T_a=85^\circ C$ | | 1 | 10 | | | | |
| V_{RAM} | RAM retention voltage | Stop all oscillation | 2 | | | V | | |

A-D CONVERTER CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=-20\sim 85^\circ C$, $f(X_{iN})=4MHz$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit |
|--------------|----------------------------------|---|--------------|------|-----------|------------|
| | | | Min. | Typ. | Max. | |
| — | Resolution | | | | 8 | bits |
| — | Non-linearity error | | | | ± 2 | LSB |
| — | Differential non-linearity error | | | | ± 0.9 | LSB |
| V_{OT} | Zero transition error | $V_{CC}=V_{REF}=5.12V$, $I_{OL(sum)}=0mA$ | | | 2 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$, $I_{OL(sum)}=0mA$ | | | 3 | |
| V_{FST} | Full-scale transition error | $V_{CC}=V_{REF}=5.12V$ | | | 4 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$ | | | 7 | |
| t_{CONV} | Conversion time | | | | 25 | μs |
| V_{VREF} | Reference input voltage | | 0.5 V_{CC} | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | | 2 | 5 | 10 | k Ω |
| V_{iA} | Analog input voltage | | 0 | | V_{REF} | V |

**M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DISCRIPTION

The M37471M2-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 42-pin shrink plastic molded DIP or a 56-pin plastic molded QFP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences among M37471M2-XXXSP/FP, M37471M4-XXXSP/FP and M37471M8-XXXSP/FP are noted below. The following explanations apply to the M37471M2-XXXSP/FP. Specificaiton variations for other chips are noted accordingly.

| Type name | ROM size | RAM size |
|-------------------|-------------|-----------|
| M37471M2-XXXSP/FP | 4096 bytes | 128 bytes |
| M37471M4-XXXSP/FP | 8192 bytes | 192 bytes |
| M37471M8-XXXSP/FP | 16384 bytes | 384 bytes |

The differences between the M37471M2-XXXSP and the M37471M2-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).


FEATURES

- Number of basic instructions..... 69
- Memory size
 - ROM.....4096 bytes (M37471M2)
 - RAM.....128 bytes (M37471M2)
- Instruction execution time
 - 1μs (minimum instructions at 4MHz frequency)
- Single power supply..... 2.7~5.5V
- Power dissipation normal operation mode
 -17.5mW (at 4MHz frequency)
- Subroutine nesting..... 64 levels max. (M37471M2)
- Interrupt..... 12types, 10vectors
- 8-bit timer..... 4
- Programmable I/O ports
 - (Ports P0, P1, P2, P4)..... 28
- Input ports (Ports P3, P5)..... 8
- Serial I/O (8-bit)..... 1
- A-D converter.....8-bit, 8channel


APPLICATION

Audio-visual equipment, VCR, Tuner
Office automation equipment

PIN CONFIGURATION (TOP VIEW)




Outline 42P4B



Outline 56P6N

NC : No connection

M37471M2-XXXSP BLOCK DIAGRAM




Note 1 : 8192 bytes for M37471M4-XXXSP and 16384 bytes for M37471M8-XXXSP
 2 : 192 bytes for M37471M4-XXXSP and 384 bytes for M37471M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP



M37471M2-XXXXFP BLOCK DIAGRAM



Note 1 : 8192 bytes for M37471M4-XXXXFP and 16384 bytes for M37471M8-XXXXFP
 2 : 192 bytes for M37471M4-XXXXFP and 384 bytes for M37471M8-XXXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXXSP/FP, M37471M4-XXXXSP/FP
M37471M8-XXXXSP/FP

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

| Parameter | | Functions | |
|------------------------------|----------------------|---|--|
| Number of basic instructions | | 69 | |
| Instruction execution time | | 1 μ s (minimum instructions, at 4MHz frequency) | |
| Clock frequency | | 4MHz (max) | |
| Memory size | M37471M2-XXXSP/FP | ROM | 4096 bytes |
| | | RAM | 128 bytes |
| | M37471M4-XXXSP/FP | ROM | 8192 bytes |
| | | RAM | 192 bytes |
| | M37471M8-XXXSP/FP | ROM | 16384 bytes |
| | | RAM | 384 bytes |
| Input/Output port | P0, P1, P2 | I/O | 8-bitX3 |
| | P3, P5 | Input | 4-bitX2 |
| | P4 | I/O | 4-bitX1 |
| Serial I/O | | 8-bitX1 | |
| Timers | | 8-bit timerX4 | |
| A-D converter | | 8-bitX1 (8 channels) | |
| Subroutine nesting | M37471M2-XXXSP/FP | | 64 (max) |
| | M37471M4-XXXSP/FP | | 96 (max) |
| | M37471M8-XXXSP/FP | | 192 (max) |
| Interrupt | | 5 external interrupts, 6 internal interrupts, 1 software interrupt | |
| Clock generating circuit | | Two built-in circuit with internal feedback resistor (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 2.7~5.5V | |
| Power dissipation | | 17.5mW (at 4MHz frequency) | |
| Input/Output characters | Input/Output voltage | | 5V |
| | Output current | | -5~10mA (P0, P1, P2, P4 : CMOS tri-states) |
| Operating temperature range | | -20~85°C | |
| Device structure | | CMOS silicon gate | |
| Package | M37471M2/M4/M8-XXXSP | | 42-pin shrink plastic molded DIP |
| | M37471M2/M4/M8-XXXFP | | 56-pin plastic molded QFP |

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

| Pin | Name | Input/ Output | Functions |
|--------------------------------------|-------------------------|------------------|--|
| V _{CC} , V _{SS} | Supply voltage | | Power supply inputs 2.7~5.5V to V _{CC} , and 0V to V _{SS} |
| AV _{SS} | Analog power supply | | Ground level input pin for A-D converter Same voltage as V _{SS} is applied. This pin is for 56-pin type only. |
| $\overline{\text{RESET}}$ | Reset input | Input | To enter the reset state, the reset input pin must be kept at a "L" for more than 2 μ s (under normal V _{CC} conditions). |
| X _{IN} | Clock input | Input | These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open. Feedback resistor is connected between X _{IN} and X _{OUT} . |
| X _{OUT} | Clock output | Output | |
| V _{REF} | Reference voltage input | Input | This is reference voltage input pin for the A-D converters |
| P0 ₀ ~P0 ₇ | I/O port P0 | I/O | Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided. |
| P1 ₀ ~P1 ₇ | I/O port P1 | I/O | Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P1 ₂ , P1 ₃ are in common with timer output pins T ₀ , T ₁ . P1 ₄ , P1 ₅ , P1 ₆ , P1 ₇ are in common with serial I/O pins S _{IN} , S _{OUT} , CLK, $\overline{\text{SRDY}}$, respectively. The output structure of S _{OUT} and $\overline{\text{SRDY}}$ can be changed to N-channel open drain output. |
| P2 ₀ ~P2 ₇ | I/O port P2 | I/O | Port P2 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins IN ₀ ~IN ₇ . |
| P3 ₀ ~P3 ₃ | Input port P3 | Input | Port P3 is an 4-bit input port. P3 ₀ , P3 ₁ are in common with external interrupt input pins INT ₀ , INT ₁ and P3 ₂ , P3 ₃ are in common with timer input pins CNTR ₀ , CNTR ₁ . |
| P4 ₀ ~P4 ₃ | I/O port P4 | I/O | Port P4 is an 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. |
| P5 ₀ ~P5 ₃ | Input port P5 | Input | Port P5 is an 4-bit input port and pull-up transistor can be connected in units of 4-bit. P5 ₀ , P5 ₁ are in common with input/output pins of clock for clock function X _{CIN} , X _{COUT} . When P5 ₀ , P5 ₁ are used as X _{CIN} , X _{COUT} , connect a ceramic or a quartz crystal oscillator between X _{CIN} and X _{COUT} . If an external clock input is used, connect the clock input to the X _{CIN} pin and open the X _{COUT} pin. Feedback resistor is connected between X _{CIN} and X _{COUT} pins. |

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)

The M37471 microcomputers use the standard MELPS 740 instruction set. For details of instruction operations, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Programming Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions are not provided.

The WIT instruction can be used.

The STP instruction can be used.

CPU Mode Register

The CPU mode register is allocated to address 00FB₁₆.

This register has a stack page selection bit.




Fig. 1 Structure of CPU mode register

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

• **Special Function Register (SFR) Area**

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• **RAM**

RAM is used for data storage as well as a stack area.

• **ROM**

ROM is used for storing user programs as well as the interrupt vector area.

• **Interrupt Vector Area**

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

• **Zero Page**

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

• **Special Page**

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| | | | |
|--------------------|----------------------------------|--------------------|------------------------------|
| 00C0 ₁₆ | Port P0 | 00E0 ₁₆ | |
| 00C1 ₁₆ | Port P0 directional register | 00E1 ₁₆ | |
| 00C2 ₁₆ | Port P1 | 00E2 ₁₆ | |
| 00C3 ₁₆ | Port P1 directional register | 00E3 ₁₆ | |
| 00C4 ₁₆ | Port P2 | 00E4 ₁₆ | |
| 00C5 ₁₆ | Port P2 directional register | 00E5 ₁₆ | |
| 00C6 ₁₆ | Port P3 | 00E6 ₁₆ | |
| 00C7 ₁₆ | | 00E7 ₁₆ | |
| 00C8 ₁₆ | Port P4 | 00E8 ₁₆ | |
| 00C9 ₁₆ | Port P4 directional register | 00E9 ₁₆ | |
| 00CA ₁₆ | Port P5 | 00EA ₁₆ | |
| 00CB ₁₆ | | 00EB ₁₆ | |
| 00CC ₁₆ | | 00EC ₁₆ | |
| 00CD ₁₆ | | 00ED ₁₆ | |
| 00CE ₁₆ | | 00EE ₁₆ | |
| 00CF ₁₆ | | 00EF ₁₆ | |
| 00D0 ₁₆ | P0 pull-up control register | 00F0 ₁₆ | Timer 1 |
| 00D1 ₁₆ | P1~P5 pull-up control register | 00F1 ₁₆ | Timer 2 |
| 00D2 ₁₆ | | 00F2 ₁₆ | Timer 3 |
| 00D3 ₁₆ | | 00F3 ₁₆ | Timer 4 |
| 00D4 ₁₆ | Edge polarity selection register | 00F4 ₁₆ | |
| 00D5 ₁₆ | | 00F5 ₁₆ | |
| 00D6 ₁₆ | Input latch register | 00F6 ₁₆ | |
| 00D7 ₁₆ | | 00F7 ₁₆ | Timer FF register |
| 00D8 ₁₆ | | 00F8 ₁₆ | Timer 12 mode register |
| 00D9 ₁₆ | A-D control register | 00F9 ₁₆ | Timer 34 mode register |
| 00DA ₁₆ | A-D conversion register | 00FA ₁₆ | Timer mode register 2 |
| 00DB ₁₆ | | 00FB ₁₆ | CPU mode register |
| 00DC ₁₆ | Serial I/O mode register | 00FC ₁₆ | Interrupt request register 1 |
| 00DD ₁₆ | Serial I/O register | 00FD ₁₆ | Interrupt request register 2 |
| 00DE ₁₆ | Serial I/O counter | 00FE ₁₆ | Interrupt control register 1 |
| 00DF ₁₆ | Byte counter | 00FF ₁₆ | Interrupt control register 2 |

Fig. 3 SFR (Special Function Register) memory map

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

Interrupts can be caused by 12 different events consisting of five external, six internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. External interrupts INT₀ and INT₁ can be asserted on either the falling or rising edge as set in the edge polarity selection register. When "0" is set to this register, the interrupt is activated on the falling edge; when "1" is set to the register, the interrupt is activated on the rising edge.

When the device is put into power-down state by the STP instruction or the WIT instruction, if bit 5 in the edge polarity selection register is "1", the INT₁ interrupt becomes a key on wake up interrupt. When a key on wake up interrupt is valid, an interrupt request is generated by applying the "L" level to any pin in port P0. In this case, the port used for interrupt must have been set for the input mode.

If bit 5 in the edge polarity selection register is "0" when the device is in power-down state, the INT₁ interrupt is selected. Also, if bit 5 in the edge polarity selection register is set to "1" when the device is not in a power-down state, neither key on wake up interrupt request nor INT₁ interrupt request are generated.

The CNTR₀/CNTR₁ interrupts function in the same as INT₀ and INT₁. The interrupt input pin can be specified for either CNTR₀ or CNTR₁ pin by setting bit 4 in the edge polarity selection register.

Figure 4 shows the structure of the edge polarity selection register, interrupt request registers 1 and 2, and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

| Event | Priority | Vector addresses | Remarks |
|--|----------|---|---|
| RESET | 1 | FFFF ₁₆ , FFFE ₁₆ | Non-maskable |
| INT ₀ interrupt | 2 | FFFD ₁₆ , FFFC ₁₆ | External interrupt (phase programmable) |
| INT ₁ interrupt or key on wake up interrupt | 3 | FFFB ₁₆ , FFFA ₁₆ | External interrupt (INT ₁ is phase programmable) |
| CNTR ₀ interrupt or CNTR ₁ interrupt | 4 | FFF9 ₁₆ , FFF8 ₁₆ | External interrupt (phase programmable) |
| Timer 1 interrupt | 5 | FFF7 ₁₆ , FFF6 ₁₆ | |
| Timer 2 interrupt | 6 | FFF5 ₁₆ , FFF4 ₁₆ | |
| Timer 3 interrupt | 7 | FFF3 ₁₆ , FFF2 ₁₆ | |
| Timer 4 interrupt | 8 | FFF1 ₁₆ , FFF0 ₁₆ | |
| Serial I/O interrupt | 9 | FFEF ₁₆ , FFEE ₁₆ | |
| A-D conversion completion interrupt | 10 | FFED ₁₆ , FFEC ₁₆ | |
| BRK instruction interrupt | 11 | FFEB ₁₆ , FFEA ₁₆ | Non-maskable software interrupt |

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

MITSUBISHI MICROCOMPUTERS

M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M37471M2-XXXSP/FP has four timers; timer 1, timer 2, timer 3 and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 6.

Timer 1 can be operated in the timer mode, event count mode, or pulse output mode. Timer 1 starts counting when bit 0 in the timer 12 mode register (address 00F8₁₆) is set to "0".

The count source can be selected from the $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, or event input from P3₂/CNTR₀ pin. When bit 1 and bit 2 in the timer 12 mode register are "0", $f(X_{IN})$ divided by 16 or $f(X_{CIN})$ divided by 16 is selected. Selection between $f(X_{IN})$ and $f(X_{CIN})$ is done by bit 7 in the CPU mode register (address 00FB₁₆). When bit 1 in the timer 12 mode register is "0" and bit 2 is "1", $f(X_{CIN})$ is selected. And, when bit 1 in the timer 12 mode register is "1", an event input from the CNTR₀ pin is selected. Event inputs are selected depending on bit 2 in the edge polarity selection register (address 00D4₁₆). When this bit is "0", the inverted value of CNTR₀ input is selected; when the bit is "1", CNTR₀ input is selected.

When bit 3 in the timer 12 mode register is set to "1", the P1₂ pin becomes timer output T₀. When the direction register of P1₂ is set for the output mode at this time, the timer 1 overflow divided by 2 is output from T₀. The initial output value can be set by writing the value to bit 0 in the timer FF register (address 00F7₁₆) after setting "1" to bit 0 in timer mode register 2.

Timer 2 can only be operated in the timer mode. Timer 2 starts counting when bit 4 in the timer 12 mode register is set to "0".

The count source can be selected from the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{IN})$ or $f(X_{CIN})$, and timer 1 overflow. When bit 5 in the timer 12 mode register is "0", any of the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{IN})$ or $f(X_{CIN})$ is selected. The divide ratio is selected according to bit 6 and bit 7 in the timer 12 mode register, and selection between $f(X_{IN})$ and $f(X_{CIN})$ is made according to bit 7 in the CPU mode register. When bit 5 in the timer 12 mode register is "1", timer 1 overflow is selected as the count source.

Timer 3 can be operated in the timer mode, event count mode, or PWM mode. Timer 3 starts counting when bit 0 in the timer 34 mode register (address 00F9₁₆) is set to "0".

The count source can be selected from the $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, timer 1 or timer 2 overflow, or an event input from P3₃/CNTR₁ pins according to the statuses of bit 1 and bit 2 in the timer 34 mode register, bit 6 in the timer mode register 2 (address 00FA₁₆) and bit 7 in the CPU mode register. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 3 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected,

regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR₁ input is selected; when the bit is "1", CNTR₁ input is selected.

Timer 4 can be operated in the timer mode, event count mode, pulse output mode, pulse width measuring mode, or PWM mode. Timer 4 starts counting when bit 3 in the timer 34 mode register is set to "0" when bit 6 in this register is "0". When bit 6 is "1", the pulse width measuring mode is selected. The count source can be selected from timer 3 overflow, $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, timer 1 or timer 2 overflow, or an event input from P3₃/CNTR₁ pins according to the statuses of bit 4 and bit 5 in the timer 34 mode register, bit 6 in the timer mode register 2, and bit 7 in the CPU mode register. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 4 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR₁ input is selected; when the bit is "1", CNTR₁ input is selected.

When bit 7 in the timer 34 mode register is set to "1", the P1₃ pin becomes timer output T₁. When the direction register of P1₃ is set for the output mode at this time, the timer 4 overflow divided by 2 is output from T₁ when bit 7 in the timer mode register 2 is "0". The initial output value can be set by writing the value to bit 1 in the timer FF register after setting "1" to bit 1 in timer mode register 2.

(1) Timer mode

Timer perform down count operations with the dividing ratio being $1/(n+1)$. Writing a value to the timer latch sets a value to the timer. When the value to be set to the timer latch is nn_{16} , the value to be set to a timer is nn_{16} , which is down counted at the falling edge of the count source from nn_{16} to $(nn_{16}-1)$ to $(nn_{16}-2)$ to...01₁₆ to 00₁₆ to FF₁₆. At the falling edge of the count source immediately after timer value has reached FF₁₆, value $(nn_{16}-1)$ obtained by subtracting one from the timer latch value is set (reloaded) to the timer to continue counting. At the rising edge of the count source immediately after the timer value has reached FF₁₆, an overflow occurs, an interrupt request.

(2) Event count mode

Timer operates in the same way as in the timer mode except that it counts input from the CNTR₀ or CNTR₁ pin.

(3) Pulse output mode

In this mode, duty 50% pulses are output from the T₀ or T₁ pin. When the timer overflows, the polarity of the T₀ or T₁ pin output level is inverted.

(4) Pulse width measuring mode

The M37471 can measure the "H" or "L" width of the CNTR₀ or CNTR₁ input waveform by using the pulse width

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

measuring mode of timer 4. The pulse width measuring mode is selected by writing "1" to bit 6 in the timer 34 mode register. In the pulse width measuring mode, the timer counts the count source while the CNTR₀ or CNTR₁ input is "H" or "L". Whether the CNTR₀ input or CNTR₁ input be measured can be specified by the status of bit 4 in the edge polarity selection register; whether the "H" width or "L" width be measured can be specified by the status of bit 2 (CNTR₀) and bit 3 (CNTR₁) in the edge polarity selection register.

(5) PWM mode

The PWM mode can be entered for timer 3 and timer 4 by setting bit 7 in the timer mode register 2 to "1". In the PWM mode, the P1₃ pin is set for timer output T₁ to output PWM waveforms by setting bit 7 in the timer 34 mode register to "1". The directional register of P1₃ must be set for the output mode before this can be done.

In the PWM mode, timer 3 is counting and timer 4 is idle while the PWM waveform is "L". When timer 3 overflows, the PWM waveform goes "H". At this time, timer 3 stops counting simultaneously and timer 4 starts counting. When timer 4 overflows, the PWM waveform goes "L", and timer 4 stops and timer 3 starts counting again. Consequently, the "L" duration of the PWM waveform is determined by the value of timer 3; the "H" duration of the PWM waveform is determined by the value of timer 4.

When a value is written to the timer in operation during the PWM mode, the value is only written to the timer latch, and not written to the timer. In this case, if the timer overflows, a value one less the value in the timer latch is written to the timer. When any value is written to an idle timer, the value is written to both the timer latch and the timer.

In this mode, do not select timer 3 overflow as the count source for timer 4.

INPUT LATCH FUNCTION

The M37471 can latch the P3₀/INT₀, P3₁/INT₁, P3₂/CNTR₀, and P3₃/CNTR₁ pin level into the input latch register (address 00D6₁₆) when timer 4 overflows. The polarity of each pin latched to the input latch register can be selected by using the edge polarity selection register. When bit 0 in the edge polarity selection register is "0", the inverted value of the P3₀/INT₀ pin level is latched; when the bit is "1", the P3₀/INT₀ pin level is latched as is. When bit 1 in the edge polarity selection register is "0", the inverted value of the P3₁/INT₁ pin level is latched; when the bit is "1", the P3₁/INT₁ pin level is latched as is. When bit 2 in the edge polarity selection register is "0", the inverted value of the P3₂/CNTR₀ pin level is latched; when the bit is "1", the P3₂/CNTR₀ pin level is latched as is. When bit 3 in the edge polarity selection register is "0", the inverted value of the P3₃/CNTR₁ pin level is latched; when the bit is "1", the P3₃/CNTR₁ pin level is latched as is.

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Block diagram of timer 1 through 4

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 7 Structure of timer mode registers

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

The block diagram of serial I/O is shown in Figure 8. In the serial I/O mode, the receive ready signal ($\overline{S_{RDY}}$), synchronous input/output clock (CLK), and the serial I/O (S_{OUT} , S_{IN}) pins are used as P17, P16, P15, and P14, respectively. The serial I/O mode register (address 00DC16) is an 8-bit register. Bit 2 of this register is used to select a synchronous clock source. When this bit is "0", an external clock from P16 is selected. When this bit is "1", an internal clock is selected.

The internal clock can be selected from among the divide by 8, divide by 16, divide by 32, divide by 512 frequency of the oscillator frequency $f(X_{IN})$ or $f(X_{CIN})$. The divide ratio is

selected according to bit 0 and bit 1 in the serial I/O mode register, and selection between $f(X_{IN})$ and $f(X_{CIN})$ is mode according to bit 7 in the CPU mode register.

Bits 3 and 4 decide whether parts of P1 will be used as a serial I/O or not. When bit 3 is "1", P16 becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P16. If the external synchronous clock is selected, the clock is input to P16. And P15 will be a serial output. To use P14 as a serial input, set the directional register bit which corresponds to P14, to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 8 Block diagram of serial I/O

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Bit 4 determines if P1₇ is used as an output pin for the receive ready signal (bit 4="1", $\overline{S_{RDY}}$) or used as a normal I/O pin (bit 4="0").

When the P1₇ pin is used as the $\overline{S_{RDY}}$ output pin, output signal can be selected between $\overline{S_{RDY}}$ signal and S_{ARDY} signal by using bit 5 in the serial I/O mode register. The $\overline{S_{RDY}}$ signal is driven "L" by a signal written into the serial I/O register to inform that the device is ready to receive. Then, the $\overline{S_{RDY}}$ signal is driven "H" on the first falling edge of the transfer clock.

The S_{ARDY} signal is driven "H" by a signal written into the serial I/O register, and driven "L" on the last rising edge of the transfer clock.

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock— The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P1₅. During the rising edge of this clock, data can be input from P1₄ and the data in the serial I/O register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock— If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside.

Timing diagrams are shown in Figure 9.




Fig. 9 Serial I/O timing

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 10 Structure of serial I/O mode register

BYTE SPECIFY MODE

The serial I/O has a byte specify mode that allows one specific byte data to be selected for transmission or reception when serial I/O circuits of two or more microcomputers are connected to send or receive data through one bus. The data to be sent or received can be specified by writing a value into the byte counter. The value written in the byte counter is decremented by one each time eight cycles of transfer clock are input. When the value in the byte counter becomes "0", serial transmission/reception is done by the next eight cycles of transfer clock. When the value in the byte counter is not "0", the output on the S_{OUT} pin is driven "H" by the falling edge of the first transfer clock pulse to inhibit transmission/reception.

Serial I/O interrupt requests are generated only when serial transmission/reception is done after the value in the byte counter is decremented to "0". When the S_{ARDY} signal output is selected, the S_{ARDY} signal is driven "L" by the last rising edge of the transfer clock after the value in the byte counter is decremented to "0".

Note that in the byte mode, an external clock must be used as the sync. clock for the purpose of the mode.

**M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The A-D conversion uses an 8-bit successive comparison method. Figure 11 shows a block diagram of the A-D conversion circuit. Conversion is automatically carried out once started by the program.

There are eight analog input pins which are shared with P2₀ to P2₇ of port P2. Which analog inputs are to be A-D converted is specified by using bit 2 to bit 0 in the A-D control register (address 00D9₁₆). Pins for inputs to be A-D converted must be set for input by setting the directional register bit to "0". Bit 3 in the A-D control register is a A-D conversion end bit. This is "0" during A-D conversion; it is set to "1" when the conversion is terminated. Therefore, it is possible to know whether A-D conversion is terminated by checking this bit. Bit 4 in the A-D control register is a V_{REF} connection selection bit.

During A-D conversion, this bit must be set "1" for the ladder resistor and V_{REF} pin to be connected; after the A-D conversion is terminated, this bit can be reset to "0" to separate the ladder resistor from the V_{REF} pin. In this way, power consumption in the ladder resistor can be suppressed while no A-D conversion is performed. Figure 13 shows the relationship between the contents of A-D control register and the selected input pins.

The A-D conversion register (address 00DA₁₆) contains information on the results of conversion, so that it is possible to know the results of conversion by reading the contents of this register.

The following explains the procedure to execute A-D conversion. First, set values to bit 2 to bit 0 in the A-D control register to select the pins that you want to execute A-D

conversion. Next, clear the A-D conversion terminate bit to "0". When the above is done, A-D conversion is initiated. The A-D conversion is completed after an elapse of 50 machine cycles (25μs when f(X_{IN})=4MHz), the A-D conversion end bit is set to "1", and the interrupt request bit is set to "1". The results of conversion are contained in the A-D conversion register.




Fig. 12 Structure of A-D control register




Fig. 11 A-D converter circuit

**M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

KEY ON WAKE UP

“Key on wake up” is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P0 has a “L” level applied, after bit 5 of the edge polarity selection register (EG₅) is set to “1”, an interrupt is generated and the microcomputer is returned to the normal operating state. A key matrix can be connected to port P0 and the microcomputer can be returned to a nor-

mal state by pushing any key.

The key on wake up interrupt is common with the INT₁ interrupt. When EG₅ is set to “1”, the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and INT₁ are invalid.




Fig. 13 Block diagram of interrupt input and key on wake up circuit

MITSUBISHI MICROCOMPUTERS

M37471M2-XXXSP/FP, M37471M4-XXXSP/FP M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M37471M2-XXXSP/FP is reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address $FFFF_{16}$ as the high order address and the content of the address $FFFE_{16}$ as the low order address, when the RESET pin is held at "L" level for no less than $2\mu s$ while the power voltage is in the recommended operating condition and then returned to "H" level.

The internal initializations following reset are shown in Figure 14.

Immediately after reset, timer 3 and timer 4 are connected, and the $f(X_{IN})$ divided by 16 are counted. At this time, FF_{16} is set to timer 3, and 07_{16} is set to timer 4. The reset is cleared when timer 4 overflows.

| | Address | |
|---|-------------------------------|---|
| (1) Port P0 directional register (C1 ₁₆)... | (C1 ₁₆)... | 00 ₁₆ |
| (2) Port P1 directional register (C3 ₁₆)... | (C3 ₁₆)... | 00 ₁₆ |
| (3) Port P2 directional register (C5 ₁₆)... | (C5 ₁₆)... | 00 ₁₆ |
| (4) Port P4 directional register (C9 ₁₆)... | (C9 ₁₆)... | 0 0 0 0 |
| (5) P0 pull-up control register (D0 ₁₆)... | (D0 ₁₆)... | 00 ₁₆ |
| (6) P1~P5 pull-up control register (D1 ₁₆)... | (D1 ₁₆)... | 0 0 0 0 0 0 |
| (7) Edge selection register (EG) (D4 ₁₆)... | (EG) (D4 ₁₆)... | 0 0 0 0 0 0 |
| (8) A-D control register (D9 ₁₆)... | (D9 ₁₆)... | 0 0 1 0 0 0 |
| (9) Serial I/O mode register (SM) (DC ₁₆)... | (SM) (DC ₁₆)... | 00 ₁₆ |
| (10) Timer 12 mode register (T12M) (F8 ₁₆)... | (T12M) (F8 ₁₆)... | 00 ₁₆ |
| (11) Timer 34 mode register (T34M) (F9 ₁₆)... | (T34M) (F9 ₁₆)... | 00 ₁₆ |
| (12) Timer mode register 2 (TM2) (FA ₁₆)... | (TM2) (FA ₁₆)... | 0 0 0 0 |
| (13) CPU mode register (CM) (FB ₁₆)... | (CM) (FB ₁₆)... | 0 0 0 0 0 0 0 |
| (14) Interrupt request register 1 (FC ₁₆)... | (FC ₁₆)... | 0 0 0 0 0 0 |
| (15) Interrupt request register 2 (FD ₁₆)... | (FD ₁₆)... | 0 0 0 0 |
| (16) Interrupt control register 1 (FE ₁₆)... | (FE ₁₆)... | 0 0 0 0 0 0 |
| (17) Interrupt control register 2 (FF ₁₆)... | (FF ₁₆)... | 0 0 0 0 |
| (18) Program counter (PC _H)... | (PC _H)... | Contents of address FFFF ₁₆ |
| (18) Program counter (PC _L)... | (PC _L)... | Contents of address FFFE ₁₆ |
| (19) Processor status register (PS)... | (PS)... | 1 |

Note : Since the contents of both registers other than those listed above (including timers and the serial I/O register) are undefined at reset, it is necessary to set initial values

Fig. 14 Internal state of microcomputer at reset




Fig. 15 Timing diagram at reset

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

- (1) Port P0
Port P0 is an 8-bit I/O port with CMOS outputs. As shown in Figure 2, P0 can be accessed as memory through zero page address 00C0₁₆. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00C1₁₆) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port latch and output. When data is read from the output port, the output pin level is not read, only the latched data of the port latch is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output latch and the pin still remains in the high impedance state. Following the execution of STP or WIT instruction, key matrix with port P0 can be used to generate the interrupt to bring the microcomputer back in its normal state. When this port is selected for input, pull-up transistor can be connected in units of 1-bit.
- (2) Port P1
Port P1 has the same function as port P0. P1₂~P1₇ serve dual functions, and the desired function can be selected by the program. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
- (3) Port P2
Port P2 has the same function as port P0. This port can also be used as an analog voltage input pin. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
- (4) Port P3
Port P3 is an 4-bit input port.
- (5) Port P4
Port P4 is an 4-bit I/O port and has basically the same functions as port P0. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
- (6) Port P5
Port P5 is an 4-bit input port and pull-up transistor can be connected in units of 4-bit. P5₀ and P5₁ are shared with clock generating circuit input/output pins.
- (7) INT₀ pin (P3₀/INT₀ pin)
This is an interrupt input pin, and is shared with port P3₀. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT₀ interrupt request bit (bit 0 of address 00FD₁₆) is set to "1".
- (8) INT₁ pin (P3₁/INT₁ pin)
This is an interrupt input pin, and is shared with port P3₁. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT₁ interrupt request bit (bit 1 of address 00FD₁₆) is set to "1".
- (9) Counter input CNTR₀ pin (P3₂/CNTR₀ pin)
This is a timer input pin, and is shared with port P3₂. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".
- (10) Counter input CNTR₁ pin (P3₃/CNTR₁ pin)
This is a timer input pin, and is shared with port P3₃. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 16 Block diagram of ports P0~P1

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 17 Block diagram of port P1

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 18 Block diagram of ports P2~P4

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 19 Block diagram of port P5

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The M37471M2-XXXSP/FP has two internal clock generating circuits. Figure 22 shows a block diagram of the clock generating circuits. Normally, the frequency applied to the clock input pin X_{IN} divided by two is used as the internal clock ϕ . Bit 7 of CPU mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin X_{CIN} .

Figure 20 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacturer's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. A circuit example is shown in Figure 21.

The M37471M2-XXXSP/FP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case timer 3 and timer 4 are forcibly connected and FF_{16} is automatically set in timer 3 and 07_{16} in timer 4.

Although oscillation is restarted when an external interrupt is accepted, the internal clock ϕ remains in the "H" state until timer 4 overflows. In other words, the internal clock ϕ is not supplied until timer 4 overflows. This is because when a ceramic or similar other oscillator is used, a finite time is required until stable oscillation is obtained after restart.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer receives an interrupt.

Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode or the stop mode must be set to "1" before executing the WIT or the STP instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock ($30\mu A$ typ. at $f(X_{CIN}) = 32kHz$). X_{IN} clock oscillation is stopped when the bit 6 of CPU mode register is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. Figure 24 shows the transition of states for the system clock.




Fig. 20 Example of ceramic resonator circuit




Fig. 21 External clock input circuit

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 22 Block diagram of clock generating circuit




Fig. 23 Structure of CPU mode register

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 24 Transition of states for the system clock.

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

<An example of flow for system>



**M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



**M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP****SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

PROGRAMMING NOTES

- (1) The frequency ratio of the timer is $1/(n+1)$
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) A NOP instruction must be used after the execution of a PLP instruction.
- (5) During A-D conversion, don't use STP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mask specification form
- (3) ROM data EPROM 3 sets

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|---|--|--------------------|------------------|
| V_{CC} | Supply voltage | | -0.3~7 | V |
| V_I | Input voltage X_{IN} | | -0.3~ $V_{CC}+0.3$ | V |
| V_I | Input voltage $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$, $P_{30}\sim P_{33}$, $P_{40}\sim P_{43}$, $P_{50}\sim P_{53}$, V_{REF} , RESET | With respect to V_{SS} Output transistors are at "OFF" state | -0.3~ $V_{CC}+0.3$ | V |
| V_O | Output voltage $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$, $P_{40}\sim P_{43}$, X_{OUT} | | -0.3~ $V_{CC}+0.3$ | V |
| P_d | Power dissipation | $T_a = 25^\circ\text{C}$ | 1000 (Note 1) | mW |
| T_{opr} | Operating temperature | | -20~85 | $^\circ\text{C}$ |
| T_{stg} | Storage temperature | | -40~150 | $^\circ\text{C}$ |

Note 1 : 500mW for QFP type

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=2.7\sim 5.5\text{V}$, $V_{SS}=AV_{SS}=0\text{V}$, $T_a=-20\sim 85^\circ\text{C}$ unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------------|--|--------------|-----|---------------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage | 2.7 | 5 | 5.5 | V |
| V_{SS} | Supply voltage | | 0 | | V |
| AV_{SS} | Analog supply voltage | | 0 | | V |
| V_{IH} | "H" input voltage $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{30}\sim P_{33}$, RESET, X_{IN} | 0.8 V_{CC} | | V_{CC} | V |
| V_{IH} | "H" input voltage $P_{20}\sim P_{27}$, $P_{40}\sim P_{43}$, $P_{50}\sim P_{53}$ (Note 1) | 0.7 V_{CC} | | V_{CC} | V |
| V_{IL} | "L" input voltage $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{30}\sim P_{33}$ | 0 | | 0.2 V_{CC} | V |
| V_{IL} | "L" input voltage $P_{20}\sim P_{27}$, $P_{40}\sim P_{43}$, $P_{50}\sim P_{53}$ (Note 1) | 0 | | 0.25 V_{CC} | V |
| V_{IL} | "L" input voltage RESET | 0 | | 0.12 V_{CC} | V |
| V_{IL} | "L" input voltage X_{IN} | 0 | | 0.16 V_{CC} | V |
| $I_{OH}(\text{sum})$ | "H" sum output current $P_{00}\sim P_{07}$, $P_{40}\sim P_{43}$ | | | -30 | mA |
| $I_{OH}(\text{sum})$ | "H" sum output current $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$ | | | -30 | mA |
| $I_{OL}(\text{sum})$ | "L" sum output current $P_{00}\sim P_{07}$, $P_{40}\sim P_{43}$ | | | 60 | mA |
| $I_{OL}(\text{sum})$ | "L" sum output current $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$ | | | 60 | mA |
| $I_{OL}(\text{peak})$ | "L" peak output current $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$, $P_{40}\sim P_{43}$ | | | 20 | mA |
| $I_{OL}(\text{avg})$ | "L" average output current $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$, $P_{40}\sim P_{43}$ (Note 4) | | | 10 | mA |
| $I_{OH}(\text{peak})$ | "H" peak output current $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$, $P_{40}\sim P_{43}$ | | | -10 | mA |
| $I_{OH}(\text{avg})$ | "H" average output current $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{27}$, $P_{40}\sim P_{43}$ (Note 4) | | | -5 | mA |
| $f_{(CNTR)}$ | Timer input frequency $CNTR_0$ (P_{32}), $CNTR_1$ (P_{33}) (Note 2) | | | 1 | MHz |
| $f_{(CLK)}$ | Serial I/O clock input frequency CLK (P_{16}) (Note 2) | | | 1 | MHz |
| $f(X_{IN})$ | Clock oscillating frequency (Note 2) | | | 4 | MHz |
| $f(X_{CIN})$ | Clock oscillating frequency for clock function (Note 2, 3) | | 32 | 50 | kHz |

- Note 1 : It is except to use P_{50} as X_{CIN}
 2 : Oscillation frequency is at 50% duty cycle
 3 : When used in the low-speed mode, the clock oscillating frequency for clock function should be $f(X_{CIN}) < f(X_{IN})/3$
 4 : The average output current $I_{OH}(\text{avg})$ and $I_{OL}(\text{avg})$ are the average value during a 100ms

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=AV_{SS}=0V$, $T_a=-20\sim 85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit | |
|-------------------------------------|---|--|-------------|-------|-------|---------|---------|
| | | | Min | Typ | Max | | |
| V_{OH} | "H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P4 ₀ ~P4 ₃ | $V_{CC}=5V$, $I_{OH}=-5mA$ | 3 | | | V | |
| | | $V_{CC}=3V$, $I_{OH}=-1.5mA$ | 2 | | | | |
| V_{OL} | "L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P4 ₀ ~P4 ₃ | $V_{CC}=5V$, $I_{OL}=10mA$ | | | 2 | V | |
| | | $V_{CC}=3V$, $I_{OL}=3mA$ | | | 1 | | |
| $V_{T+}-V_{T-}$ | Hysteresis P0 ₀ ~P0 ₇ , P3 ₀ ~P3 ₃ | $V_{CC}=5V$ | | 0.5 | | V | |
| | | $V_{CC}=3V$ | | 0.3 | | | |
| $V_{T+}-V_{T-}$ | Hysteresis RESET | $V_{CC}=5V$ | | 0.5 | | V | |
| | | $V_{CC}=3V$ | | 0.3 | | | |
| $V_{T+}-V_{T-}$ | Hysteresis P1 ₆ /CLK | use as CLK input | $V_{CC}=5V$ | | 0.5 | V | |
| | | | $V_{CC}=3V$ | | 0.3 | | |
| I_{IL} | "L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₃ | $V_i=0V$, not use pull-up transistor | $V_{CC}=5V$ | | | -5 | μA |
| | | | $V_{CC}=3V$ | | | -3 | |
| | | $V_i=0V$, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 | mA |
| | | | $V_{CC}=3V$ | -0.08 | -0.18 | -0.35 | |
| I_{IL} | "L" input current P3 ₃ | $V_i=0V$ | $V_{CC}=5V$ | | | -5 | μA |
| | | | $V_{CC}=3V$ | | | -3 | |
| I_{IL} | "L" input current P2 ₀ ~P2 ₇ | $V_i=0V$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | | -5 | μA |
| | | | $V_{CC}=3V$ | | | -3 | |
| | | $V_i=0V$, not use as analog input, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 | mA |
| | | | $V_{CC}=3V$ | -0.08 | -0.18 | -0.35 | |
| I_{IL} | "L" input current RESET, X _{IN} | $V_i=0V$ (X _{IN} is at stop mode) | $V_{CC}=5V$ | | | -5 | μA |
| | | | $V_{CC}=3V$ | | | -3 | |
| I_{IH} | "H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₃ | $V_i=V_{CC}$, not use pull-up transistor | $V_{CC}=5V$ | | | 5 | μA |
| | | | $V_{CC}=3V$ | | | 3 | |
| I_{IH} | "H" input current P3 ₃ | $V_i=V_{CC}$ | $V_{CC}=5V$ | | | 5 | μA |
| | | | $V_{CC}=3V$ | | | 3 | |
| I_{IH} | "H" input current P2 ₀ ~P2 ₇ | $V_i=V_{CC}$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | | 5 | μA |
| | | | $V_{CC}=3V$ | | | 3 | |
| I_{IH} | "H" input current RESET, X _{IN} | $V_i=V_{CC}$, (X _{IN} is at stop mode) | $V_{CC}=5V$ | | | 5 | μA |
| | | | $V_{CC}=3V$ | | | 3 | |
| I_{CC} | Supply current | At normal operation, A-D conversion is not executed X _{IN} =4MHz | $V_{CC}=5V$ | | 3.5 | 7 | mA |
| | | | $V_{CC}=3V$ | | 1.8 | 3.6 | |
| | | At normal operation, A-D conversion is executed X _{IN} =4MHz | $V_{CC}=5V$ | | 4 | 8 | mA |
| | | | $V_{CC}=3V$ | | 2 | 4 | |
| | | At low-speed mode, X _{CO_{UT}} is low-power mode, A-D conversion is not executed X _{IN} =0Hz, X _{CIN} =32kHz, T _a =25°C | $V_{CC}=5V$ | | 30 | 80 | μA |
| | | | $V_{CC}=3V$ | | 15 | 40 | |
| | | At wait mode, X _{IN} =4MHz | $V_{CC}=5V$ | | 1 | 2 | mA |
| | | | $V_{CC}=3V$ | | 0.5 | 1 | |
| | | At wait mode, X _{IN} =0Hz, X _{CIN} =32kHz, X _{CO_{UT}} is low-power mode, T _a =25°C | $V_{CC}=5V$ | | 3 | 12 | μA |
| | | | $V_{CC}=3V$ | | 2 | 8 | |
| Stop all oscillation $V_{CC}=5V$ | Stop all oscillation | T _a =25°C | | 0.1 | 1 | μA | |
| | | T _a =85°C | | 1 | 10 | | |
| V_{RAM} | RAM retention voltage | Stop all oscillation | | 2 | | V | |

MITSUBISHI MICROCOMPUTERS
M37471M2-XXXSP/FP, M37471M4-XXXSP/FP
M37471M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=AV_{SS}=0V$, $T_a=-20\sim 85^\circ C$, $f(X_N)=4MHz$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit |
|--------------|----------------------------------|---|-------------|-----|-----------|------------|
| | | | Min. | Typ | Max | |
| — | Resolution | | | | 8 | bits |
| — | Non-linearity error | | | | ± 2 | LSB |
| — | Differential non-linearity error | | | | ± 0.9 | LSB |
| V_{OT} | Zero transition error | $V_{CC}=V_{REF}=5.12V$, $I_{OL(sum)}=0mA$ | | | 2 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$, $I_{OL(sum)}=0mA$ | | | 3 | |
| V_{FST} | Full-scale transition error | $V_{CC}=V_{REF}=5.12V$ | | | 4 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$ | | | 7 | |
| t_{CONV} | Conversion time | | | | 25 | μs |
| V_{VREF} | Reference input voltage | | $0.5V_{CC}$ | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | | 2 | 5 | 10 | k Ω |
| V_{IA} | Analog input voltage | | 0 | | V_{REF} | V |

M37470E4-XXXSP M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

DESCRIPTION

The M37470E4-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 32-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37470M4-XXXSP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The differences between the M37470E4-XXXSP and the M37470E8-XXXSP are noted below. The following explanations apply to the M37470E4-XXXSP.

Specification variations for other chips are noted accordingly.

| Type name | ROM size | RAM size |
|----------------|-------------|-----------|
| M37470E4-XXXSP | 8192 bytes | 192 bytes |
| M37470E8-XXXSP | 16384 bytes | 384 bytes |


FEATURES

- Number of basic instructions..... 69
- Memory size PROM8192 bytes (M37470E4)
16384 bytes (M37470E8)
RAM..... 192 bytes (M37470E4)
384 bytes (M37470E8)
- Instruction execution time
..... 1μs (minimum instructions at 4MHz frequency)
- Single power supply..... 2.7~5.5V
- Power dissipation
normal operation mode (at 4MHz frequency) 17.5mW
- Subroutine nesting96 levels max. (M37470E4)
- Interrupt..... 12 types, 10 vectors
- 8-bit timer..... 4
- Serial I/O..... 8-bitX1
- Programmable I/O ports (Ports P0, P1, P2, P4)..... 22
- Input port (Port P3)..... 4
- A-D converter.....8-bit, 4-channel
- PROM (equivalent to the M5L27256)
program voltage..... 12.5V

APPLICATION


Office automation equipment, VCR, Tuner, Audio-visual equipment

PIN CONFIGURATION (TOP VIEW)



Outline 32P4B

M37470E4-XXXSP BLOCK DIAGRAM



Note 1 : 16384 bytes for M37470E8-XXXSP
 2 : 384 bytes for M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

MITSUBISHI MICROCOMPUTERS
M37470E4-XXXSP
M37470E8-XXXSP



M37470E4-XXXSP
M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

FUNCTIONS OF M37470E4-XXXSP, M37470E8-XXXSP

| Parameter | | Functions | |
|------------------------------|----------------------|---|--|
| Number of basic instructions | | 69 | |
| Instruction execution time | | 1 μ s (minimum instructions, at 4MHz frequency) | |
| Clock frequency | | 4MHz (max.) | |
| Memory size | M37470E4-XXXSP | PROM | 8192 bytes (Note 1) |
| | | RAM | 192 bytes |
| | M37470E8-XXXSP | PROM | 16384 bytes (Note 1) |
| | | RAM | 384 bytes |
| Input/Output port | P0, P1 | I/O | 8-bitX2 |
| | P2 | I/O | 4-bitX1 |
| | P3 | Input | 4-bitX1 |
| | P4 | I/O | 2-bitX1 |
| Serial I/O | | 8-bitX1 | |
| Timers | | 8-bit timerX4 | |
| A-D converter | | 8-bitX1 (4channel) | |
| Subroutine nesting | M37470E4-XXXSP | 96 levels (max) | |
| | M37470E8-XXXSP | 192 levels (max) | |
| Interrupt | | Five external interrupts, six internal interrupts, one software interrupt | |
| Clock generating circuit | | Built-in with internal feedback resistor (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 2.7~5.5V | |
| Power dissipation | | 17.5mW (at $f(X_{IN})=4MHz$) | |
| Input/Output characteristics | Input/Output voltage | | 5V |
| | Output current | | -5~10mA (ports P0, P1, P2, P4 CMOS tri-state output) |
| Operating temperature range | | -20~85°C | |
| Device structure | | CMOS Silicon gate | |
| Package | | 32-pin shrink plastic molded DIP | |

Note 1 : The PROM programming voltage is 12.5V (equivalent to the M5L27256).

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

PIN DESCRIPTION

| Pin | Mode | Name | Input/ Output | Functions |
|------------------------|-----------------------|--|------------------|---|
| V_{CC} , V_{SS} | Single-chip /EPROM | Supply voltage | | Power supply inputs 2.7~5.5V to V_{CC} and 0V to V_{SS} |
| \overline{RESET} | Single-chip | RESET input | Input | To reset, keep this input terminal low for more than 2 μ s (min) under normal V_{CC} conditions. |
| | EPROM | RESET input | | Connect to V_{SS} |
| X_{IN} | Single-chip /EPROM | Clock input | Input | Connect a ceramic or a quartz crystal oscillator between X_{IN} and X_{OUT} for clock oscillation. If an external clock input is used, connect the clock input to the X_{IN} pin and open the X_{OUT} pin. Feedback resistor is connected between the X_{IN} and X_{OUT} pins. |
| X_{OUT} | | Clock output | Output | |
| $P0_0 \sim P0_7$ | Single-chip | I/O port P0 | I/O | Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided. |
| | EPROM | Data input/output $D_0 \sim D_7$ | I/O | Port P0 works as an 8-bit data bus ($D_0 \sim D_7$) |
| $P1_0 \sim P1_7$ | Single-chip | I/O port P1 | I/O | Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. $P1_2$, $P1_3$ are in common with timer output pins T_0 , T_1 . $P1_4$, $P1_5$, $P1_6$, $P1_7$ are in common with serial I/O pins S_{IN} , S_{OUT} , CLK , \overline{SRDY} , respectively. The output structure of S_{OUT} and \overline{SRDY} can be changed to N-channel open drain output. |
| | EPROM | Address input $A_4 \sim A_{10}$ | Input | $P1_1 \sim P1_7$ works as the 7-bit address input ($A_4 \sim A_{10}$). $P1_0$ must be opened. |
| $P2_0 \sim P2_3$ | Single-chip | I/O port P2 | I/O | Port P2 is an 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins $IN_0 \sim IN_3$. |
| | EPROM | Address input $A_0 \sim A_3$ | Input | Port P2 works as the lower 4-bit address input ($A_0 \sim A_3$) |
| $P3_0 \sim P3_3$ | Single-chip | Input port P3 | Input | Port P3 is an 4-bit input port. $P3_0$, $P3_1$ are in common with external interrupt input pins INT_0 , INT_1 and $P3_2$, $P3_3$ are in common with timer input pins $CNTR_0$, $CNTR_1$. |
| | EPROM | Address input A_{11} , A_{12} Select mode V_{PP} input | Input | $P3_0$, $P3_1$ works as the 2-bit address input (A_{11} , A_{12}) $P3_2$ works as \overline{OE} input. Connect to $P3_3$ to V_{PP} when programming or verifying. |
| $P4_0$, $P4_1$ | Single-chip | I/O port P4 | I/O | Port P4 is an 2-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 2-bit. |
| | EPROM | Address input A_{13} , A_{14} | Input | Port P4 works as the higher 2-bit address input (A_{13} , A_{14}) |
| V_{REF} | Single-chip | Reference voltage input | Input | This is the reference voltage input pin for the A-D converter. |
| | EPROM | Select mode | Input | V_{REF} works as \overline{CE} input. |

M37470E4-XXXSP
M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

EPROM MODE

The M37470E4-XXXSP, M37470E8-XXXSP feature an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 gives the pin connection in the EPROM mode. When in the EPROM mode, ports P0, P1₁~P1₇, P2, P3, P4, V_{REF} are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1. Pin function in EPROM mode

| | M37470E4-XXXSP, M37470E8-XXXSP | M5L27256 |
|-----------------|--|---------------------------------|
| V _{CC} | V _{CC} | V _{CC} |
| V _{PP} | P3 ₃ | V _{PP} |
| V _{SS} | V _{SS} | V _{SS} |
| Address input | Ports P1 ₁ ~P1 ₇ , P2 ₀ ~P2 ₃ P3 ₀ , P3 ₁ , P4 ₀ , P4 ₁ | A ₀ ~A ₁₄ |
| Data I/O | Port P0 | D ₀ ~D ₇ |
| CE | V _{REF} | CE |
| OE | P3 ₂ | OE |




Fig.1 Pin connection in EPROM mode

M37470E4-XXXSP
M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

PROM READING AND WRITING

Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to a "L" level. Input the address of the data ($A_0 \sim A_{14}$) to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pin is in the "H" state.

Writing

To write to the PROM, set the \overline{OE} pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{14}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{CE} pin to a "L" level to begin writing.

Notes on Writing

● M37470E4-XXXSP


When using a PROM writer, the address range should be between 6000_{16} and $7FFF_{16}$. Read/write operations on addresses 0000_{16} to $5FFF_{16}$ cannot be performed correctly.

● M37470E8-XXXSP

When using a PROM writer, the address range should be between 4000_{16} and $7FFF_{16}$. When data is written between addresses 0000_{16} and $7FFF_{16}$, fill addresses 0000_{16} to $3FFF_{16}$ with FF_{16} .

NOTES ON HANDLING

- (1) Since a high voltage (12.5V) is used to write data, care should be taken when turning on the PROM writer's power.
- (2) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note : Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

| Mode \ Pin | $\overline{CE}(13)$ | $\overline{OE}(21)$ | $V_{PP}(22)$ | $V_{CC}(17)$ | Data I/O (25~32) |
|--------------------|---------------------|---------------------|--------------|--------------|------------------|
| Read-out | V_{IL} | V_{IL} | V_{CC} | V_{CC} | Output |
| Output disable | V_{IL} | V_{IH} | V_{CC} | V_{CC} | Floating |
| Programming | V_{IL} | V_{IH} | V_{PP} | V_{CC} | Input |
| Programming verify | V_{IH} | V_{IL} | V_{PP} | V_{CC} | Output |
| Program disable | V_{IH} | V_{IH} | V_{PP} | V_{CC} | Floating |

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively

M37470E4-XXXSP
M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|--|---|---------------------------------------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} Output transistors are at "OFF" state | -0.3~7 | V |
| V _I | Input voltage X _{IN} | | -0.3~V _{CC} +0.3 | V |
| V _I | Input voltage P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ , P ₃₀ ~P ₃₃ , P ₄₀ , P ₄₁ , V _{REF} , RESET | | -0.3~V _{CC} +0.3 (Note 1) | V |
| V _O | Output voltage P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ , P ₄₀ , P ₄₁ , X _{OUT} | | -0.3~V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a = 25°C | 1000 | mW |
| T _{opr} | Operating temperature | | -20~85 | °C |
| T _{stg} | Storage temperature | | -40~150 | °C |

Note 1 : In EPROM programming mode, P₃₃ is 13V

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=2.7~5.5V, V_{SS}=0V, T_a=-20~85°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-------------------------------|--|--------------------|-----|---------------------|------|
| | | Min | Typ | Max. | |
| V _{CC} | Supply voltage | 2.7 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | | 0 | | V |
| V _{IH} | "H" Input voltage P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₃₀ ~P ₃₃ , RESET, X _{IN} | 0.8V _{CC} | | V _{CC} | V |
| V _{IH} | "H" Input voltage P ₂₀ ~P ₂₃ , P ₄₀ , P ₄₁ | 0.7V _{CC} | | V _{CC} | V |
| V _{IL} | "L" Input voltage P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₃₀ ~P ₃₃ | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" Input voltage P ₂₀ ~P ₂₃ , P ₄₀ , P ₄₁ | 0 | | 0.25V _{CC} | V |
| V _{IL} | "L" Input voltage RESET | 0 | | 0.12V _{CC} | V |
| V _{IL} | "L" Input voltage X _{IN} | 0 | | 0.16V _{CC} | V |
| I _{OH(sum)} | "H" sum output current P ₀ ~P ₀₇ , P ₄₀ , P ₄₁ | | | -30 | mA |
| I _{OH(sum)} | "H" sum output current P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ | | | -30 | mA |
| I _{OL(sum)} | "L" sum output current P ₀ ~P ₀₇ , P ₄₀ , P ₄₁ | | | 60 | mA |
| I _{OL(sum)} | "L" sum output current P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ | | | 60 | mA |
| I _{OL(peak)} | "L" peak output current P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ , P ₄₀ , P ₄₁ | | | 20 | mA |
| I _{OL(avg)} | "L" average output current P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ , P ₄₀ , P ₄₁ (Note 2) | | | 10 | mA |
| I _{OH(peak)} | "H" peak output current P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ , P ₄₀ , P ₄₁ | | | -10 | mA |
| I _{OH(avg)} | "H" average output current P ₀ ~P ₀₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₃ , P ₄₀ , P ₄₁ (Note 2) | | | -5 | mA |
| f _(CNTR) | Timer input frequency CNTR ₀ (P ₃₂), CNTR ₁ (P ₃₃) (Note 1) | | | 1 | MHz |
| f _(CLK) | Serial I/O clock input frequency CLK (P ₁₆) (Note 1) | | | 1 | MHz |
| f _(X_{IN}) | Clock oscillating frequency (Note 1) | | | 4 | MHz |

Note 1 : Oscillation frequency is at 50% duty cycle.

2 : The average output current I_{OH(avg)} and I_{OL(avg)} are the average value during a 100ms

M37470E4-XXXSP
M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP, M37470M8-XXXSP

ELECTRICAL CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=-20\sim 85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit | |
|-----------------|--|---|---|-------------|-------|---------|---------|
| | | | Min | Typ | Max | | |
| V_{OH} | "H" output voltage $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{23}$, P_{40} , P_{41} | $V_{CC}=5V$, $I_{OH}=-5mA$ | 3 | | | V | |
| | | $V_{CC}=3V$, $I_{OH}=-1.5mA$ | 2 | | | | |
| V_{OL} | "L" output voltage $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{20}\sim P_{23}$, P_{40} , P_{41} | $V_{CC}=5V$, $I_{OL}=10mA$ | | | 2 | V | |
| | | $V_{CC}=3V$, $I_{OL}=3mA$ | | | 1 | | |
| $V_{T+}-V_{T-}$ | Hysteresis $P_{00}\sim P_{07}$, $P_{30}\sim P_{33}$ | $V_{CC}=5V$ | | 0.5 | | V | |
| | | $V_{CC}=3V$ | | 0.3 | | | |
| $V_{T+}-V_{T-}$ | Hysteresis \overline{RESET} | $V_{CC}=5V$ | | 0.5 | | V | |
| | | $V_{CC}=3V$ | | 0.3 | | | |
| $V_{T+}-V_{T-}$ | Hysteresis P_{16}/CLK | use as CLK input | $V_{CC}=5V$ | | 0.5 | V | |
| | | | $V_{CC}=3V$ | | 0.3 | | |
| I_{IL} | "L" input current $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{30}\sim P_{32}$, P_{40} , P_{41} | $V_I=0V$, not use pull-up transistor | $V_{CC}=5V$ | | -5 | μA | |
| | | | $V_{CC}=3V$ | | -3 | | |
| | | | $V_I=0V$, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 |
| $V_{CC}=3V$ | -0.08 | -0.18 | | -0.35 | | | |
| I_{IL} | "L" input current P_{33} | $V_I=0V$ | | | -5 | μA | |
| I_{IL} | "L" input current $P_{20}\sim P_{23}$ | $V_I=0V$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | | -5 | μA |
| | | | $V_{CC}=3V$ | | | -3 | |
| | | | $V_I=0V$, not use as analog input, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 |
| $V_{CC}=3V$ | -0.08 | -0.18 | | -0.35 | | | |
| I_{IL} | "L" input current \overline{RESET} , X_{IN} | $V_I=0V$ (X_{IN} is at stop mode) | $V_{CC}=5V$ | | | -5 | μA |
| | | | $V_{CC}=3V$ | | | -3 | |
| I_{IH} | "H" input current $P_{00}\sim P_{07}$, $P_{10}\sim P_{17}$, $P_{30}\sim P_{32}$, P_{40} , P_{41} | $V_I=V_{CC}$, not use pull-up transistor | $V_{CC}=5V$ | | | 5 | μA |
| | | | $V_{CC}=3V$ | | | 3 | |
| I_{IH} | "H" input current P_{33} | $V_I=V_{CC}$ | | | 5 | μA | |
| I_{IH} | "H" input current $P_{20}\sim P_{23}$ | $V_I=V_{CC}$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | | 5 | μA |
| | | | $V_{CC}=3V$ | | | 3 | |
| I_{IH} | "H" input current \overline{RESET} , X_{IN} | $V_I=V_{CC}$, (X_{IN} is at stop mode) | $V_{CC}=5V$ | | | 5 | μA |
| | | | $V_{CC}=3V$ | | | 3 | |
| I_{CC} | Supply current | At normal operation, A-D conversion is not executed $X_{IN}=4MHz$ | $V_{CC}=5V$ | | 3.5 | 7 | mA |
| | | | $V_{CC}=3V$ | | 1.8 | 3.6 | |
| | | | $V_{CC}=5V$ | | 4 | 8 | |
| | | | $V_{CC}=3V$ | | 2 | 4 | |
| | | | $V_{CC}=5V$ | | 1 | 2 | |
| | | | $V_{CC}=3V$ | | 0.5 | 1 | |
| I_{CC} | Stop all oscillation | $V_{CC}=5V$ | $T_a=25^\circ C$ | | 0.1 | 1 | μA |
| | | | $T_a=85^\circ C$ | | 1 | 10 | |
| V_{RAM} | RAM retention voltage | Stop all oscillation | | 2 | | | V |

A-D CONVERTER CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=-20\sim 85^\circ C$, $f(X_{IN})=4MHz$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit |
|--------------|----------------------------------|---|-------------|-----|-----------|------------|
| | | | Min | Typ | Max | |
| — | Resolution | | | | 8 | bits |
| — | Non-linearity error | | | | ± 2 | LSB |
| — | Differential non-linearity error | | | | ± 0.9 | LSB |
| V_{OT} | Zero transition error | $V_{CC}=V_{REF}=5.12V$, $I_{OL(sum)}=0mA$ | | | 2 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$, $I_{OL(sum)}=0mA$ | | | 3 | |
| V_{FST} | Full-scale transition error | $V_{CC}=V_{REF}=5.12V$ | | | 4 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$ | | | 7 | |
| t_{CONV} | Conversion time | | | | 25 | μs |
| V_{VREF} | Reference input voltage | | $0.5V_{CC}$ | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | | 2 | 5 | 10 | k Ω |
| V_{IA} | Analog input voltage | | 0 | | V_{REF} | V |

M37471E4-XXXSP/FP M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

DESCRIPTION

The M37471E4-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 42-pin shrink plastic molded DIP or a 56-pin plastic molded QFP. The features of this chip are similar to those of the M37471M4-XXXSP/FP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The differences between the M37471E4-XXXSP/FP and the M37471E8-XXXSP/FP are noted below. The M37471E8SS are the window type. The following explanations apply to the M37471E4-XXXSP/FP.

Specification variations for other chips are noted accordingly.

| Type name | ROM size | RAM size |
|---------------------------------|-------------|-----------|
| M37471E4-XXXSP/FP | 8192 bytes | 192 bytes |
| M37471E8-XXXSP/FP M37471E8SS | 16384 bytes | 384 bytes |

The differences between the M37471E4-XXXSP and the M37471E4-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).


FEATURES

- Number of basic instructions 69
- Memory size PROM 8192 bytes (M37471E4)
16384 bytes (M37471E8)
RAM 192 bytes (M37471E4)
384 bytes (M37471E8)
- Instruction execution time
..... 1μs (minimum instructions at 4MHz frequency)
- Single power supply 2.7~5.5V
- Power dissipation
normal operation mode (at 4MHz frequency) 17.5mW
- Subroutine nesting 96 levels max. (M37471E4)
- Interrupt 12 types, 10 vectors
- 8-bit timer 4
- Serial I/O 8-bit X 1
- Programmable I/O ports (Ports P0, P1, P2, P4) 28
- Input ports (Port P3, P5) 8
- A-D converter 8-bit, 8-channel
- Two clock generator circuits
(One is for main clock, the other is for clock function)
- PROM (equivalent to the M5L27256)
program voltage 12.5V


APPLICATION

Office automation equipment, VCR, Tuner, Audio-visual equipment

PIN CONFIGURATION (TOP VIEW)




Outline 42P4B (OTP)
42S1B (Window)



Outline 56P6N

NC : No connection

M37471E4-XXXSP BLOCK DIAGRAM




Note 1 : 16384 bytes for M37471E8-XXXSP, M37471E8SS
 2 : 384 bytes for M37471E8-XXXSP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS



M37471E4-XXXFP BLOCK DIAGRAM



Note 1 : 16384 bytes for M37471E8-XXXFP
 Note 2 : 384 bytes for M37471E8-XXXFP



FROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

FUNCTIONS OF M37471E4-XXXSP/FP, M37471E8-XXXSP/FP, M37471E8SS

| Parameter | | Functions | |
|------------------------------|---------------------------------|--|--|
| Number of basic instructions | | 69 | |
| Instruction execution time | | 1 μ s (minimum instructions, at 4MHz frequency) | |
| Clock frequency | | 4MHz (main clock input), 32kHz (for clock function). | |
| Memory size | M37471E4-XXXSP/FP | PROM | 8192 bytes (Note 1) |
| | | RAM | 192 bytes |
| | M37471E8-XXXSP/FP M37471E8SS | PROM | 16384 bytes (Note 1) |
| | | RAM | 384 bytes |
| Input/Output port | P0, P1, P2 | I/O | 8-bitX3 |
| | P3, P5 | Input | 4-bitX2 |
| | P4 | I/O | 4-bitX1 |
| Serial I/O | | 8-bitX1 | |
| Timers | | 8-bit timerX4 | |
| A-D converter | | 8-bitX1 (8channel) | |
| Subroutine nesting | M37471E4-XXXSP/FP | 96 levels (max) | |
| | M37471E8-XXXSP/FP, M37471E8SS | 192 levels (max) | |
| Interrupt | | Five external interrupts, six internal interrupts, one software interrupt | |
| Clock generating circuit | | Two built-in circuits with internal feedback resistor (ceramic or quartz crystal oscillator) | |
| Supply voltage | | 2.7~5.5V | |
| Power dissipation | At high-speed operation | | 17.5mW (at f(X _{IN})=4MHz) |
| | At low-speed operation | | 0.15mW (at f(X _{CIN})=32kHz) |
| | At stop mode | | 0.5 μ W (at clock stop) |
| Input/Output characteristics | Input/Output voltage | | 5V |
| | Output current | | -5~10mA (ports P0, P1, P2, P4 CMOS tri-state output) |
| Operating temperature range | | -20~85°C | |
| Device structure | | CMOS Silicon gate | |
| Package | M37471E4-XXXSP | 42-pin shrink plastic molded DIP | |
| | M37471E8-XXXSP | | |
| | M37471E4-XXXFP | 56-pin plastic molded QFP | |
| | M37471E8-XXXFP | | |
| | M37471E8SS | 42-pin shrink ceramic DIP | |

Note 1 : The PROM programming voltage is 12.5V (equivalent to the M5L27256)

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

PIN DESCRIPTION

| Pin | Mode | Name | Input/Output | Functions |
|-----------------------------------|---------------------|---|--------------|---|
| V _{CC} , V _{SS} | Single-chip / EPROM | Supply voltage | | Power supply inputs 2.7~5.5V to V _{CC} and 0V to V _{SS} |
| AV _{SS} | Single-chip / EPROM | Analog power supply | | Ground level input pin for A-D converter. Same voltage as V _{SS} is applied. This pin is for 56-pin model only. |
| RESET | Single-chip | RESET input | Input | To reset, keep this input terminal low for more than 2μs (min) under normal V _{CC} conditions. |
| | EPROM | RESET input | | Connect to V _{SS} . |
| X _{IN} | Single-chip / EPROM | Clock input | Input | Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock oscillation. If an external clock input is used, connect the clock input to the X _{IN} pin and open the X _{OUT} pin. Feedback resistor is connected between the X _{IN} and X _{OUT} pins. |
| X _{OUT} | | Clock output | Output | |
| P0 ₀ ~P0 ₇ | Single-chip | I/O port P0 | I/O | Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided. |
| | EPROM | Data input/output D ₀ ~D ₇ | I/O | Port P0 works as an 8-bit data bus (D ₀ ~D ₇). |
| P1 ₀ ~P1 ₇ | Single-chip | I/O port P1 | I/O | Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P1 ₂ , P1 ₃ are in common with timer output pins T ₀ , T ₁ . P1 ₄ , P1 ₅ , P1 ₆ , P1 ₇ are in common with serial I/O pins S _{IN} , S _{OUT} , CLK, S _{RDY} , respectively. The output structure of S _{OUT} and S _{RDY} can be changed to N-channel open drain output. |
| | EPROM | Address input A ₄ ~A ₁₀ | Input | P1 ₁ ~P1 ₇ works as the 7-bit address input (A ₄ ~A ₁₀). P1 ₀ must be opened. |
| P2 ₀ ~P2 ₇ | Single-chip | I/O port P2 | I/O | Port P2 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins IN ₀ ~IN ₇ . |
| | EPROM | Address input A ₀ ~A ₃ | Input | P2 ₀ ~P2 ₃ works as the lower 4-bit address input (A ₀ ~A ₃). P2 ₄ ~P2 ₇ must be opened. |
| P3 ₀ ~P3 ₃ | Single-chip | Input port P3 | Input | Port P3 is an 4-bit input port. P3 ₀ , P3 ₁ are in common with external interrupt input pins INT ₀ , INT ₁ and P3 ₂ , P3 ₃ are in common with timer input pins CNTR ₀ , CNTR ₁ . |
| | EPROM | Address input A ₁₁ , A ₁₂ Select mode V _{PP} input | Input | P3 ₀ , P3 ₁ works as the 2-bit address input (A ₁₁ , A ₁₂). P3 ₂ works as OE input. Connect to P3 ₃ to V _{PP} when programming or verifying. |
| P4 ₀ ~P4 ₃ | Single-chip | I/O port P4 | I/O | Port P4 is an 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. |
| | EPROM | Address input A ₁₃ , A ₁₄ | Input | P4 ₀ , P4 ₁ works as the higher 2-bit address input (A ₁₃ , A ₁₄). P4 ₂ , P4 ₃ must be opened. |
| P5 ₀ ~P5 ₃ | Single-chip | Input port P5 | Input | Port P5 is an 4-bit input port and pull-up transistor can be connected in units of 4-bit. P5 ₀ , P5 ₁ are in common with input/output pins of clock for clock function X _{CIN} , X _{COUT} . When P5 ₀ , P5 ₁ are used as X _{CIN} , X _{COUT} , connect a ceramic or a quartz crystal oscillator between X _{CIN} and X _{COUT} . If an external clock input is used, connect the clock input to the X _{CIN} pin and open the X _{COUT} pin. Feedback resistor is connected between X _{CIN} and X _{COUT} pins. |
| | EPROM | | Open | |
| V _{REF} | Single-chip | Reference voltage input | Input | This is the reference voltage input pin for the A-D converter. |
| | EPROM | Select mode | Input | V _{REF} works as CE input. |

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

EPROM MODE

The M37471E4-XXXSP/FP, M37471E8-XXXSP/FP, M37471E8SS feature an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1, 2 gives the pin connection in the EPROM mode. When in the EPROM mode, ports P0, P1₁~P1₇, P2₀~P2₃, P3, P4₀, P4₁, V_{REF} are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1. Pin function in EPROM mode

| | M37471E4-XXXSP/FP, M37471E8-XXXSP/FP, M37471E8SS | M5L27256 |
|-----------------|--|---------------------------------|
| V _{CC} | V _{CC} | V _{CC} |
| V _{PP} | P3 ₃ | V _{PP} |
| V _{SS} | V _{SS} | V _{SS} |
| Address input | Ports P1 ₁ ~P1 ₇ , P2 ₀ ~P2 ₃ , P3 ₀ , P3 ₁ , P4 ₀ , P4 ₁ | A ₀ ~A ₁₄ |
| Data I/O | Port P0 | D ₀ ~D ₇ |
| CE | V _{REF} | CE |
| OE | P3 ₂ | OE |




Fig.1 Pin connection in EPROM mode (42-pin model)

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP




Fig. 2 Pin connection in EPROM mode (56-pin model)

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

PROM READING AND WRITING

Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to a "L" level. Input the address of the data ($A_0 \sim A_{14}$) to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pin is in the "H" state.

Writing

To write to the PROM, set the \overline{OE} pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{14}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{CE} pin to a "L" level to begin writing.

Notes on Writing

● M37471E4-XXXSP/FP

When using a PROM writer, the address range should be between 6000_{16} and $7FFF_{16}$. Read/write operations on addresses 0000_{16} to $5FFF_{16}$ cannot be performed correctly.

● M37471E8-XXXSP/FP, M37471E8SS


When using a PROM writer, the address range should be between 4000_{16} and $7FFF_{16}$. When data is written between addresses 0000_{16} and $7FFF_{16}$, fill addresses 0000_{16} to $3FFF_{16}$ with FF_{16} .

Erasing

Data can only be erased on the M37471E8SS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is $15W \cdot s/cm^2$.

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (12.5V) is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note : Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

| Mode \ Pin | \overline{CE} | \overline{OE} | V_{PP} | V_{CC} | Data I/O |
|--------------------|-----------------|-----------------|----------|----------|----------|
| Read-out | V_{IL} | V_{IL} | V_{CC} | V_{CC} | Output |
| Output disable | V_{IL} | V_{IH} | V_{CC} | V_{CC} | Floating |
| Programming | V_{IL} | V_{IH} | V_{PP} | V_{CC} | Input |
| Programming verify | V_{IH} | V_{IL} | V_{PP} | V_{CC} | Output |
| Program disable | V_{IH} | V_{IH} | V_{PP} | V_{CC} | Floating |

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Rated | Unit |
|------------------|--|--|---------------------------------------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} Output transistors are at "OFF" state | -0.3~7 | V |
| V _I | Input voltage X _{IN} | | -0.3~V _{CC} +0.3 | V |
| V _I | Input voltage P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₂ ~P ₂₇ , P ₃ ~P ₃₃ , P ₄ ~P ₄₃ , P ₅ ~P ₅₃ , V _{REF} , RESET | | -0.3~V _{CC} +0.3 (Note 1) | V |
| V _O | Output voltage P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₂ ~P ₂₇ , P ₄ ~P ₄₃ , X _{OUT} | | -0.3~V _{CC} +0.3 | V |
| P _d | Power dissipation | T _a = 25°C | 1000 (Note 2) | mW |
| T _{opr} | Operating temperature | | -20~85 | °C |
| T _{stg} | Storage temperature | | -40~150 | °C |

Note 1 : In EPROM programming mode, P₃ is 13V
 2 : 500mW for QFP type

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=2.7~5.5V, V_{SS}=AV_{SS}=0V, T_a=-20~85°C unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|--------------------------------|--|--------------------|------|---------------------|------|
| | | Min | Typ' | Max | |
| V _{CC} | Supply voltage | 2.7 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | | 0 | | V |
| AV _{SS} | Analog supply voltage | | 0 | | V |
| V _{IH} | "H" Input voltage P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₃ ~P ₃₃ , RESET, X _{IN} | 0.8V _{CC} | | V _{CC} | V |
| V _{IH} | "H" Input voltage P ₂ ~P ₂₇ , P ₄ ~P ₄₃ , P ₅ ~P ₅₃ (Note 1) | 0.7V _{CC} | | V _{CC} | V |
| V _{IL} | "L" Input voltage P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₃ ~P ₃₃ | 0 | | 0.2V _{CC} | V |
| V _{IL} | "L" Input voltage P ₂ ~P ₂₇ , P ₄ ~P ₄₃ , P ₅ ~P ₅₃ (Note 1) | 0 | | 0.25V _{CC} | V |
| V _{IL} | "L" Input voltage RESET | 0 | | 0.12V _{CC} | V |
| V _{IL} | "L" Input voltage X _{IN} | 0 | | 0.16V _{CC} | V |
| I _{OH(sum)} | "H" sum output current P ₀ ~P ₀₇ , P ₄ ~P ₄₃ | | | -30 | mA |
| I _{OH(sum)} | "H" sum output current P ₁ ~P ₁₇ , P ₂ ~P ₂₇ | | | -30 | mA |
| I _{OL(sum)} | "L" sum output current P ₀ ~P ₀₇ , P ₄ ~P ₄₃ | | | 60 | mA |
| I _{OL(sum)} | "L" sum output current P ₁ ~P ₁₇ , P ₂ ~P ₂₇ | | | 60 | mA |
| I _{OL(peak)} | "L" peak output current P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₂ ~P ₂₇ , P ₄ ~P ₄₃ | | | 20 | mA |
| I _{OL(avg)} | "L" average output current P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₂ ~P ₂₇ , P ₄ ~P ₄₃ (Note 4) | | | 10 | mA |
| I _{OH(peak)} | "H" peak output current P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₂ ~P ₂₇ , P ₄ ~P ₄₃ | | | -10 | mA |
| I _{OH(avg)} | "H" average output current P ₀ ~P ₀₇ , P ₁ ~P ₁₇ , P ₂ ~P ₂₇ , P ₄ ~P ₄₃ (Note 4) | | | -5 | mA |
| f _(CNTR) | Timer input frequency CNTR ₀ (P ₃₂), CNTR ₁ (P ₃₃) (Note 2) | | | 1 | MHz |
| f _(CLK) | Serial I/O clock input frequency CLK (P ₁₆) (Note 2) | | | 1 | MHz |
| f _(X_{IN}) | Clock oscillating frequency (Note 2) | | | 4 | MHz |
| f _(X_{CIN}) | Clock oscillating frequency for clock function (Note 2, 3) | | 32 | 50 | kHz |

Note 1 : It is except to use P₅ as X_{CIN}
 2 : Oscillation frequency is at 50% duty cycle
 3 : When used in the low-speed mode, the clock oscillating frequency for clock function should be f_(X_{CIN}) < f_(X_{IN})/3
 4 : The average output current I_{OH(avg)} and I_{OL(avg)} are the average value during a 100ms

MITSUBISHI MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

ELECTRICAL CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=-20\sim 85^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit |
|----------------------|--|--|-------------|-------|------|---------|
| | | | Min | Typ | Max | |
| V_{OH} | "H" output voltage P0~P07, P10~P17, P20~P23, P40~P43 | $V_{CC}=5V$, $I_{OH}=-5mA$ | 3 | | | V |
| | | $V_{CC}=3V$, $I_{OH}=-1.5mA$ | 2 | | | |
| V_{OL} | "L" output voltage P0~P07, P10~P17, P20~P23, P40~P43 | $V_{CC}=5V$, $I_{OL}=10mA$ | | | 2 | V |
| | | $V_{CC}=3V$, $I_{OL}=3mA$ | | | 1 | |
| $V_{T+}-V_{T-}$ | Hysteresis P0~P07, P30~P33 | $V_{CC}=5V$ | | 0.5 | | V |
| | | $V_{CC}=3V$ | | 0.3 | | |
| $V_{T+}-V_{T-}$ | Hysteresis \overline{RESET} | $V_{CC}=5V$ | | 0.5 | | V |
| | | $V_{CC}=3V$ | | 0.3 | | |
| $V_{T+}-V_{T-}$ | Hysteresis P16/CLK | use as CLK input | $V_{CC}=5V$ | | 0.5 | V |
| | | | $V_{CC}=3V$ | | 0.3 | |
| I_{IL} | "L" input current P0~P07, P10~P17, P30~P32, P40~P43, P50~P53 | $V_i=0V$, not use pull-up transistor | $V_{CC}=5V$ | | -5 | μA |
| | | | $V_{CC}=3V$ | | -3 | |
| | | $V_i=0V$, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 |
| | $V_{CC}=3V$ | -0.08 | -0.18 | -0.35 | | |
| I_{IL} | "L" input current P33 | $V_i=0V$ | $V_{CC}=5V$ | | -5 | μA |
| | | | $V_{CC}=3V$ | | -3 | |
| I_{IL} | "L" input current P20~P27 | $V_i=0V$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | -5 | μA |
| | | | $V_{CC}=3V$ | | -3 | |
| | | $V_i=0V$, not use as analog input, use pull-up transistor | $V_{CC}=5V$ | -0.25 | -0.5 | -1.0 |
| | $V_{CC}=3V$ | -0.08 | -0.18 | -0.35 | | |
| I_{IL} | "L" input current \overline{RESET} , X_{IN} | $V_i=0V$ (X_{IN} is at stop mode) | $V_{CC}=5V$ | | -5 | μA |
| | | | $V_{CC}=3V$ | | -3 | |
| I_{IH} | "H" input current P0~P07, P10~P17, P30~P32, P40~P43, P50~P53 | $V_i=V_{CC}$, not use pull-up transistor | $V_{CC}=5V$ | | 5 | μA |
| | | | $V_{CC}=3V$ | | 3 | |
| I_{IH} | "H" input current P33 | $V_i=V_{CC}$ | $V_{CC}=5V$ | | 5 | μA |
| | | | $V_{CC}=3V$ | | 3 | |
| I_{IH} | "H" input current P20~P27 | $V_i=V_{CC}$, not use as analog input, not use pull-up transistor | $V_{CC}=5V$ | | 5 | μA |
| | | | $V_{CC}=3V$ | | 3 | |
| I_{IH} | "H" input current \overline{RESET} , X_{IN} | $V_i=V_{CC}$, (X_{IN} is at stop mode) | $V_{CC}=5V$ | | 5 | μA |
| | | | $V_{CC}=3V$ | | 3 | |
| I_{CC} | Supply current | At normal operation, A-D conversion is not executed $X_{IN}=4MHz$ | $V_{CC}=5V$ | 3.5 | 7 | mA |
| | | | $V_{CC}=3V$ | 1.8 | 3.6 | |
| | | At normal operation, A-D conversion is not executed $X_{IN}=4MHz$ | $V_{CC}=5V$ | 4 | 8 | μA |
| | | | $V_{CC}=3V$ | 2 | 4 | |
| | | At low-speed mode, X_{COUT} is low-power mode, A-D conversion is not executed $X_{IN}=0Hz$, $X_{CIN}=32kHz$, $T_a=25^\circ C$ | $V_{CC}=5V$ | 30 | 80 | μA |
| | | | $V_{CC}=3V$ | 15 | 40 | |
| | | At wait mode, $X_{IN}=4MHz$ | $V_{CC}=5V$ | 1 | 2 | mA |
| | | | $V_{CC}=3V$ | 0.5 | 1 | |
| | | At wait mode, $X_{IN}=0Hz$, $X_{CIN}=32kHz$, X_{COUT} is low-power mode, $T_a=25^\circ C$ | $V_{CC}=5V$ | 3 | 12 | μA |
| | | | $V_{CC}=3V$ | 2 | 8 | |
| Stop all oscillation | $T_a=25^\circ C$ | 0.1 | 1 | V | | |
| | $T_a=85^\circ C$ | 1 | 10 | | | |
| V_{RAM} | RAM retention voltage | Stop all oscillation | | 2 | | V |

mitsubishi MICROCOMPUTERS
M37471E4-XXXSP/FP
M37471E8-XXXSP/FP, M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

A-D CONVERTER CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=-20\sim 85^\circ C$, $f(X_{IN})=4MHz$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits | | | Unit |
|--------------|----------------------------------|---|-------------|------|-----------|------------|
| | | | Min | Typ. | Max | |
| — | Resolution | | | | 8 | bits |
| — | Non-linearity error | | | | ± 2 | LSB |
| — | Differential non-linearity error | | | | ± 0.9 | LSB |
| V_{OT} | Zero transition error | $V_{CC}=V_{REF}=5.12V$, $I_{OL(sum)}=0mA$ | | | 2 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$, $I_{OL(sum)}=0mA$ | | | 3 | |
| V_{FST} | Full-scale transition error | $V_{CC}=V_{REF}=5.12V$ | | | 4 | LSB |
| | | $V_{CC}=V_{REF}=3.072V$ | | | 7 | |
| t_{CONV} | Conversion time | | | | 25 | μs |
| V_{VREF} | Reference input voltage | | $0.5V_{CC}$ | | V_{CC} | V |
| R_{LADDER} | Ladder resistance value | | 2 | 5 | 10 | k Ω |
| V_{IA} | Analog input voltage | | 0 | | V_{REF} | V |

MELPS 740 CPU CORE BASIC FUNCTIONS

MELPS 740

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MELPS 740 CPU CORE BASIC FUNCTIONS

Each series of the MELPS 740 Family uses the standard MELPS 740 instruction set. The functions of the MELPS 740 CPU core are explained below. The multiply and divide instructions are not available in every microcomputer, and the clock control instructions differ in each microcomputer. For details, refer to the table of machine instruction or the functional explanation of each microcomputer.

CENTRAL PROCESSING UNIT (CPU) INTERNAL REGISTERS

The central processing unit (CPU) has the six registers.

Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

Index register X (X), Index register Y (Y)

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

These index registers also have increment, decrement, comparison, and data transfer functions to allow these registers to take some of the functions of the accumulator.

When the T flag in the processor status register is set to

"1", the value contained in index register X becomes the address for the second OPERAND.

Stack pointer (S)

The stack pointer is an 8-bit register used during sub-routine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed.

The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 2

Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers PC_H and PC_L. It is used to indicate the address of the next instruction to be executed.




Fig. 1 MELPS 740 CPU register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 2 Register push and pop at interrupt generation and subroutine call

Table 1. Push and pop instructions of accumulator or processor status register

| | Push instruction to stack | Pop instruction from stack |
|---------------------------|---------------------------|----------------------------|
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

(1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

(2) Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

(5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

(6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes.

(7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 2. Set and clear instructions of each bit of processor status register

| | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
|-------------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Set instruction | SEC | — | SEI | SED | — | SET | — | — |
| Clear instruction | CLC | — | CLI | CLD | — | CLT | CLV | — |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ADDRESSING MODE

The MELPS 740 Family has 17 addressing modes and a powerful memory access capability.

When extracting data required for arithmetic and logic operations from memory or when storing the results of such operations in memory, a memory address must be specified. The specification of the memory address is called addressing. The MELPS 740 Family instructions can be classified as 1-byte, 2-byte, and 3-byte instructions. In each case, the first byte is known as the OPCODE which forms the basis of the instruction. A second or third byte is

called an OPERAND which affects the addressing. The contents of index registers X and Y can also effect the addressing.

Although there are many addressing modes, there is always a particular memory location specified. What differs is whether the operand, the index register contents, or a combination of both should be used to specify the memory or jump destination. Based on these 3 types of instructions, the range of variation is increased and operation is enhanced by combinations of the bit operation instructions, jump instruction, and arithmetic instructions.






Fig. 3 Instruction byte configuration

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Immediate addressing mode
Function : The OPERAND follows immediately after the OPCODE.
Instructions : **ADC, AND, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA, SBC**
Example : Mnemonic Machine code
ADC # \$A5 **69₁₆ A5₁₆**




Name : Accumulator addressing mode
Function : The operation is performed on the accumulator.
Instructions : **ASL, DEC, INC, LSR, ROL, ROR**
Example : Mnemonic Machine code
ROL A **2A₁₆**




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Zero page addressing mode
Function : The operation is performed in zero page memory (00₁₆ to FF₁₆)
Instructions : **ADC, AND, ASL, BIT, CMP, COM, CPX, CPY, DEC, EOR, INC, LDA, LDM, LDX, LDY, LSR, ORA, ROL, ROR, RRF, SBC, STA, STX, STY, TST**
Example : Mnemonic Machine code
ADC \$02 65₁₆ 02₁₆



Name : Zero page X addressing mode
Function : The operation is performed on the zero page memory location whose address is specified by adding the OPERAND to the contents of index register X.
Instructions : **ADC, AND, ASL, CMP, DEC, DIV, EOR, INC, LDA, LDY, LSR, MUL, ORA, ROL, ROR, SBC, STA, STY**
Example : Mnemonic Machine code
ADC \$1E,X 75₁₆ 1E₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Zero page Y addressing mode
Function : The operation is performed on the zero page memory location whose address is specified by adding the OPERAND to the contents of index register X.

Instructions : **LDX, STX**


Example : Mnemonic Machine code
LDX \$02,Y **B6₁₆ 02₁₆**



Name : Absolute addressing mode
Function : The operation is performed on the memory whose address is specified by first and second OPERAND.


Instructions : **ADC, AND, ASL, BIT, CMP, CPX, CPY, DEC, EOR, INC, JMP, JSR, LDA, LDX, LDY, LSR, ORA, ROL, ROR, SBC, STA, STX, STY**

Example : Mnemonic Machine code
ADC \$AD12 **6D₁₆ 12₁₆ AD₁₆**




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Absolute X addressing mode
Function : The operation is performed on the memory location whose address is specified by adding the contents of index register X to the value indicated by the first and second OPERAND.
Instructions : **ADC, AND, ASL, CMP, DEC, EOR, INC, LDA, LDY, LSR, ORA, ROL, ROR, SBC, STA**
Example : Mnemonic Machine code
ADC \$AD12,X 7D₁₆ 12₁₆ AD₁₆




Name : Absolute Y addressing mode
Function : The operation is performed on the memory location whose address is specified by adding the contents of index register Y to the value indicated by the first and second OPERAND.
Instructions : **ADC, AND, CMP, EOR, LDA, LDX, ORA, SBC, STA**
Example : Mnemonic Machine code
ADC \$AD12,Y 79₁₆ 12₁₆ AD₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Implied addressing mode
Function : Implied addressing mode operations need no OPERAND.
Instructions : **BRK, CLC, CLD, CLI, CLT, CLV, DEX, DEY, FST, INX, INY, NOP, PHA, PHP, PLA, PLP, RTI, RTS, SEC, SED, SEI, SET, SLW, STP, TAX, TAY, TSX, TXA, TXS, TYA, WIT**
Example : Mnemonic Machine code
CLC **18₁₆**




Carry flag reset

Name : Relative addressing mode
Function : Conditionally jumps to the address produced by adding the Program Counter to the OPERAND.
Instructions : **BCC, BCS, BEQ, BMI, BNE, BPL, BRA, BVC, BVS**
Example : Mnemonic Machine code
BCC *-12 **90₁₆ F2₁₆**


Jumps to * -12 address when carry flag(C) is cleared.

Proceed to next address when carry flag(C) is set.




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Indirect X addressing mode
Function : The operation is performed on the memory location indicated by the contents of two consecutive bytes in zero page memory whose first address is specified by adding the OPERAND and the contents of index register X.
Instructions : **ADC, AND, CMP, EOR, LDA, ORA, SBC, STA**
Example : Mnemonic Machine code
ADC (\$1E,X) 61₁₆ 1E₁₆



In this example, data I (00₁₆) and data II (14₁₆) have been stored beforehand.

Name : Indirect Y addressing mode
Function : The operation is performed on the memory location indicated by adding the contents of index register Y to the contents of two consecutive bytes in zero page memory whose first address is specified by the OPERAND.
Instructions : **ADC, AND, CMP, EOR, LDA, ORA, SBC, STA**
Example : Mnemonic Machine code
ADC (\$1E),Y 71₁₆ 1E₁₆



In this example, data I (01₁₆) and Data II (12₁₆) have been stored beforehand


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Indirect absolute addressing mode

Function : Jumps to the location specified by the contents of two consecutive bytes whose first address is specified by the first and second OPERAND.

Instructions : **JMP**

Example : Mnemonic Machine code
JMP (\$1400) **6C₁₆ 00₁₆ 14₁₆**




In this example, FF₁₆ as data I and 1E₁₆ as data II have been stored beforehand.

Name : Zero page indirect absolute addressing mode

Function : Jumps to the location specified by the contents of two consecutive bytes in zero page memory whose first address is specified by the OPERAND.

Instructions : **JMP, JSR**

Example : Mnemonic Machine code
JMP (\$05) **B2₁₆ 05₁₆**



In this example, FF₁₆ as data I and 1E₁₆ as data II have been stored beforehand.


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Zero page bit addressing mode

Function : The operation is performed on the bit (specified by the three high order bits of the OPCODE), on the zero page memory location specified by the OPERAND.

Instructions : **CLB, SEB**

Example : Mnemonic Machine code
CLB 5,\$04 **BF₁₆ 04₁₆**



Name : Zero page bit relative addressing mode


Function : Conditionally jumps to the address specified by adding the second OPERAND to the program counter, depending on the bit (specified by the three higher order bits of the OPCODE) in the zero page memory location specified by the first OPERAND.

Instructions : **BBC, BBS**

Example : Mnemonic Machine code
BBC 5,\$04,*-12 **B7₁₆ 04₁₆ F1₁₆**


Jump to * - 12 address when 04₁₆ address bit 5 is cleared.

Advance to * + 3 address when 04₁₆ address bit 5 is set.





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Accumulator bit addressing mode
Function : The operation is performed on the bit in the accumulator which is specified by the three high order bits of the OPCODE. There is no OPERAND.
Instructions : **CLB, SEB**
Example : Mnemonic Machine code
CLB 5,A BB₁₆





Name : Accumulator bit relative addressing mode
Function : Conditionally jumps to the address produced by adding the OPERAND to the program counter, depending on the bit in accumulator (specified by the high order three bits of the OPCODE).
Instructions : **BBC, BBS**
Example : Mnemonic Machine code
BBC 5,A,*-12 B3₁₆ F2₁₆

When accumulator bit 5 is cleared



When accumulator bit 5 is set




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Special page addressing mode
Function : Jumps to the specified address in the special page area. The lower eight bits are specified by the OPERAND and the upper eight bits are defined by the special page (see Note 1).

Instructions : JSR

Example : Mnemonic Machine code
JSR \ \$FFE0 22₁₆ E0₁₆

Note 1 : Note that the special page is defined as the highest addressable 256 bytes of any given microcomputer and may be "FF₁₆", "1F₁₆", "2F₁₆", etc.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

LIST OF INSTRUCTION CODES

| D ₇ ~D ₄ | D ₃ ~D ₀ Hexadecimal notation | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|--------------------------------|--|------|--------|----------------------|------|-------|-------|-------|-------|------|------|--------|------|------|--------|--------|--------|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | BRK | ORA | JSR | BBS | — | ORA | ASL | BBS | PHP | ORA | ASL | SEB | — | ORA | ASL | SEB |
| | | | IND, X | ZP, IND | 0, A | | ZP | ZP | 0, ZP | | | IMM | A | 0, A | | ABS | ABS |
| 0001 | 1 | BPL | ORA | CLT | BBC | — | ORA | ASL | BBC | CLC | ORA | DEC | CLB | — | ORA | ASL | CLB |
| | | | IND, Y | | 0, A | | ZP, X | ZP, X | 0, ZP | | | ABS, Y | A | 0, A | | ABS, X | ABS, X |
| 0010 | 2 | JSR | AND | JSR | BBS | BIT | AND | ROL | BBS | PLP | AND | ROL | SEB | BIT | AND | ROL | SEB |
| | | ABS | IND, X | SP | 1, A | ZP | ZP | ZP | 1, ZP | | | IMM | A | 1, A | ABS | ABS | ABS |
| 0011 | 3 | BMI | AND | SET | BBC | — | AND | ROL | BBC | SEC | AND | INC | CLB | LDM | AND | ROL | CLB |
| | | | IND, Y | | 1, A | | ZP, X | ZP, X | 1, ZP | | | ABS, Y | A | 1, A | ZP | ABS, X | ABS, X |
| 0100 | 4 | RTI | EOR | STP | BBS | COM | EOR | LSR | BBS | PHA | EOR | LSR | SEB | JMP | EOR | LSR | SEB |
| | | | IND, X | (Note) | 2, A | ZP | ZP | ZP | 2, ZP | | | IMM | A | 2, A | ABS | ABS | ABS |
| 0101 | 5 | BVC | EOR | — | BBC | — | EOR | LSR | BBC | CLI | EOR | — | CLB | — | EOR | LSR | CLB |
| | | | IND, Y | | 2, A | | ZP, X | ZP, X | 2, ZP | | | ABS, Y | | 2, A | | ABS, X | ABS, X |
| 0110 | 6 | RTS | ADC | MUL | BBS | TST | ADC | ROR | BBS | PLA | ADC | ROR | SEB | JMP | ADC | ROR | SEB |
| | | | IND, X | (Note) | 3, A | ZP | ZP | ZP | 3, ZP | | | IMM | A | 3, A | IND | ABS | ABS |
| 0111 | 7 | BVS | ADC | — | BBC | — | ADC | ROR | BBC | SEI | ADC | — | CLB | — | ADC | ROR | CLB |
| | | | IND, Y | | 3, A | | ZP, X | ZP, X | 3, ZP | | | ABS, Y | | 3, A | | ABS, X | ABS, X |
| 1000 | 8 | BRA | STA | RRF | BBS | STY | STA | STX | BBS | DEY | — | TXA | SEB | STY | STA | STX | SEB |
| | | | IND, X | ZP | 4, A | ZP | ZP | ZP | 4, ZP | | | | | 4, A | ABS | ABS | ABS |
| 1001 | 9 | BCC | STA | — | BBC | STY | STA | STX | BBC | TYA | STA | TXS | CLB | — | STA | — | CLB |
| | | | IND, Y | | 4, A | ZP, X | ZP, X | ZP, Y | 4, ZP | | | ABS, Y | | 4, A | | ABS, X | |
| 1010 | A | LDY | LDA | LDX | BBS | LDY | LDA | LDX | BBS | TAY | LDA | TAX | SEB | LDY | LDA | LDX | SEB |
| | | IMM | IND, X | IMM | 5, A | ZP | ZP | ZP | 5, ZP | | | IMM | | 5, A | ABS | ABS | ABS |
| 1011 | B | BCS | LDA | JMP | BBC | LDY | LDA | LDX | BBC | CLV | LDA | TSX | CLB | LDY | LDA | LDX | CLB |
| | | | IND, Y | ZP, IND | 5, A | ZP, X | ZP, X | ZP, Y | 5, ZP | | | ABS, Y | | 5, A | ABS, X | ABS, X | ABS, Y |
| 1100 | C | CPY | CMP | SLW (Note) WIT | BBS | CPY | CMP | DEC | BBS | INY | CMP | DEX | SEB | CPY | CMP | DEC | SEB |
| | | IMM | IND, X | | 6, A | ZP | ZP | ZP | 6, ZP | | | IMM | | 6, A | ABS | ABS | ABS |
| 1101 | D | BNE | CMP | — | BBC | — | CMP | DEC | BBC | CLD | CMP | — | CLB | — | CMP | DEC | CLB |
| | | | IND, Y | | 6, A | | ZP, X | ZP, X | 6, ZP | | | ABS, Y | | 6, A | | ABS, X | ABS, X |
| 1110 | E | CPX | SBC | FST (Note) DIV | BBS | CPX | SBC | INC | BBS | INX | SBC | NOP | SEB | CPX | SBC | INC | SEB |
| | | IMM | IND, X | | 7, A | ZP | ZP | ZP | 7, ZP | | | IMM | | 7, A | ABS | ABS | ABS |
| 1111 | F | BEQ | SBC | — | BBC | — | SBC | INC | BBC | SED | SBC | — | CLB | — | SBC | INC | CLB |
| | | | IND, Y | | 7, A | | ZP, X | ZP, X | 7, ZP | | | ABS, Y | | 7, A | | ABS, X | ABS, X |

Note Support of these instructions depends on the microcomputer type

| Instruction | Supported in the following microcomputer types |
|-------------|--|
| FST SLW | M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP, M50758-XXXSP |
| MUL DIV | Series 7450, Series 38000, M37424M8-XXXSP, M37524M4-XXXSP |

| Instruction | Not supported in the following microcomputer types |
|-------------|--|
| WIT | M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP, M50758-XXXSP |
| STP | M50752-XXXSP, M50757-XXXSP, M50758-XXXSP, M37424M8-XXXSP, M37524M4-XXXSP |

- 3-byte instruction
- 2-byte instruction
- 1-byte instruction

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

| Symbol | Function | Details | Addressing mode | | | | | | | | | | | | | | | | | | | |
|-----------------------------|--|--|-----------------|---|---|-----|---|---|----|---|---|-------|---|---|----|----|---|--------|---|---|---|--|
| | | | IMP | | | IMM | | | A | | | BIT,A | | | ZP | | | BIT,ZP | | | | |
| | | | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | | |
| ADC (Note 1) (Note 6) | When T=0 $A \leftarrow A + M + C$ When T=1 $M(X) \leftarrow M(X) + M + C$ | Adds the carry, accumulator and memory contents. The results are entered into the accumulator. Adds the contents of the memory in the address indicated by index register X, the contents of the memory specified by the addressing mode and the carry. The results are entered into the memory at the address indicated by index register X. | | | | 69 | 2 | 2 | | | | | | | | 65 | 3 | 2 | | | | |
| AND (Note 1) | When T=0 $A \leftarrow A \wedge M$ When T=1 $M(X) \leftarrow M(X) \wedge M$ | "AND's" the accumulator and memory contents. The results are entered into the accumulator. "AND's" the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing mode. The results are entered into the memory at the address indicated by index register X. | | | | 29 | 2 | 2 | | | | | | | | 25 | 3 | 2 | | | | |
| ASL | $C \leftarrow \begin{matrix} 7 & 0 \\ \square & \end{matrix} \leftarrow 0$ | Shifts the contents of accumulator or contents of memory one bit to the left. The low order bit of the accumulator or memory is cleared and the high order bit is shifted into the carry flag. | | | | | | | 0A | 2 | 1 | | | | | 06 | 5 | 2 | | | | |
| BBC (Note 4) | A_b or $M_b = 0?$ | Branches when the contents of the bit specified in the accumulator or memory is "0" | | | | | | | | | | | $\begin{matrix} 13 \\ \pm \\ 2i \end{matrix}$ | 4 | 2 | | | | $\begin{matrix} 17 \\ \pm \\ 2i \end{matrix}$ | 5 | 3 | |
| BBS (Note 4) | A_b or $M_b = 1?$ | Branches when the contents of the bit specified in the accumulator or memory is "1" | | | | | | | | | | | $\begin{matrix} 03 \\ \pm \\ 2i \end{matrix}$ | 4 | 2 | | | | $\begin{matrix} 07 \\ \pm \\ 2i \end{matrix}$ | 5 | 3 | |
| BCC (Note 4) | $C = 0?$ | Branches when the contents of carry flag is "0" | | | | | | | | | | | | | | | | | | | | |
| BCS (Note 4) | $C = 1?$ | Branches when the contents of carry flag is "1" | | | | | | | | | | | | | | | | | | | | |
| BEQ (Note 4) | $Z = 1?$ | Branches when the contents of zero flag is "1" | | | | | | | | | | | | | | | | | | | | |
| BIT | $A \wedge M$ | "AND's" the contents of accumulator and memory. The results are not entered anywhere. | | | | | | | | | | | | | | 24 | 3 | 2 | | | | |
| BMI (Note 4) | $N = 1?$ | Branches when the contents of negative flag is "1" | | | | | | | | | | | | | | | | | | | | |
| BNE (Note 4) | $Z = 0?$ | Branches when the contents of zero flag is "0" | | | | | | | | | | | | | | | | | | | | |
| BPL (Note 4) | $N = 0?$ | Branches when the contents of negative flag is "0" | | | | | | | | | | | | | | | | | | | | |
| BRA | $PC \leftarrow PC \pm \text{offset}$ | Jumps to address specified by adding offset to the program counter. | | | | | | | | | | | | | | | | | | | | |
| BRK | $B \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_L$ $S \leftarrow S - 1$ $M(S) \leftarrow PS$ $S \leftarrow S - 1$ $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ | Executes a software interrupt. | 00 | 7 | 1 | | | | | | | | | | | | | | | | | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Symbol | Function | Details | Addressing mode | | | | | | | | | | | | | | | | | | |
|-----------------|--|---|-----------------|---|---|-----|---|---|----|---|---|-------|---|---|----|---|---|--------|----|---|---|
| | | | IMP | | | IMM | | | A | | | BIT,A | | | ZP | | | BIT,ZP | | | |
| | | | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | |
| BVC (Note 4) | V=0? | Branches when the contents of overflow flag is "0" | | | | | | | | | | | | | | | | | | | |
| BVS (Note 4) | V=1? | Branches when the contents of overflow flag is "1" | | | | | | | | | | | | | | | | | | | |
| CLB | A _b or M _b -0 | Clears the contents of the bit specified in the accumulator or memory to "0" | | | | | | | | | | 1B | 2 | 1 | | | | | 1F | 5 | 2 |
| CLC | C←0 | Clears the contents of the carry flag to "0" | 18 | 2 | 1 | | | | | | | | | | | | | | | | |
| CLD | D←0 | Clears the contents of decimal-mode flag to "0" | D8 | 2 | 1 | | | | | | | | | | | | | | | | |
| CLI | I←0 | Clears the contents of interrupt disable flag to "0" | 58 | 2 | 1 | | | | | | | | | | | | | | | | |
| CLT | T←0 | Clears the contents of index X mode flag to "0" | 12 | 2 | 1 | | | | | | | | | | | | | | | | |
| CLV | V←0 | Clears the contents overflow flag to "0" | B8 | 2 | 1 | | | | | | | | | | | | | | | | |
| CMP (Note 3) | When T=0 A←M When T=1 M(X)←M | Compares the contents of accumulator and memory Compares the contents of the memory specified by the addressing mode with the contents of the address indicated by index register X | | | | | | | | | | | | | | | | | | | |
| COM | M←M | Forms a one's complement of the contents of memory, and stores it into memory | | | | | | | | | | | | | | | | | | | |
| CPX | X←M | Compares the contents of index register X and memory | | | | | | | | | | | | | | | | | | | |
| CPY | Y←M | Compares the contents of index register Y and memory | | | | | | | | | | | | | | | | | | | |
| DEC | A←A-1 or M←M-1 | Decrements the contents of the accumulator or memory by 1 | | | | | | | | | | | | | | | | | | | |
| DEX | X←X-1 | Decrements the contents of index register X by 1 | CA | 2 | 1 | | | | | | | | | | | | | | | | |
| DEY | Y←Y-1 | Decrements the contents of index register Y by 1 | 88 | 2 | 1 | | | | | | | | | | | | | | | | |
| DIV (Note 5) | A←(M(zz+X+1), M(zz+X))/A M(S)←1's complement of Remainder S←S-1 | Divides the 16-bit data that is the contents of M(zz+x+1) for high byte and the contents of M(zz+x) for low byte by the accumulator Stores the quotient in the accumulator and the 1's complement of the remainder on the stack | | | | | | | | | | | | | | | | | | | |
| EOR (Note 1) | When T=0 A←A⊕M When T=1 M(X)←M(X)⊕M | "Exclusive-ORs" the contents of accumulator and memory. The results are stored in the accumulator. "Exclusive-ORs" the contents of the memory specified by the addressing mode and the contents of the memory at the address indicated by index register X. The results are stored into the memory at the address indicated by index register X. | | | | | | | | | | | | | | | | | | | |
| FST (Note 5) | | Connects oscillator output to the X _{OUTF} pin | E2 | 2 | 1 | | | | | | | | | | | | | | | | |
| INC | A←A+1 or M←M+1 | Increments the contents of accumulator or memory by 1 | | | | | | | | | | | | | | | | | | | |
| INX | X←X+1 | Increments the contents of index register X by 1 | E8 | 2 | 1 | | | | | | | | | | | | | | | | |
| INY | Y←Y+1 | Increments the contents of index register Y by 1 | C8 | 2 | 1 | | | | | | | | | | | | | | | | |

MITSUBISHI MICROCOMPUTERS
MELPS 740

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Addressing mode | | | | | | | | | | | | Processor status register | | | | | | | | | | | | | | | | | | | |
|-----------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------------------|---|---|----|---|---|----|---|---|--|--|---|---|---|---|---|---|---|---|---|
| ZP,X | ZP,Y | ABS | ABS,X | ABS,Y | IND | ZP,IND | IND,X | IND,Y | REL | SP | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | | | | | |
| OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | N | V | T | B | D | I | Z | C | | | | | | | | | | | | |
| | | | | | | | | | 50 | 2 | 2 | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | 70 | 2 | 2 | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | 0 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | 0 | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | 0 | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | 0 | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | 0 | | | | | | | | | | | | | | | | | |
| D5 | 4 | 2 | | CD | 4 | 3 | DD | 5 | 3 | D9 | 5 | 3 | | | C1 | 6 | 2 | D1 | 6 | 2 | | | N | . | . | . | . | . | . | Z | C |
| | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | |
| | | | | EC | 4 | 3 | | | | | | | | | | | | | | | | | N | . | . | . | . | Z | C | | |
| | | | | CC | 4 | 3 | | | | | | | | | | | | | | | | | N | . | . | . | . | Z | C | | |
| D6 | 6 | 2 | | CE | 6 | 3 | DE | 7 | 3 | | | | | | | | | | | | | | N | . | . | . | . | Z | . | | |
| | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | Z | . | | |
| | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | Z | . | | |
| E2 | 16 | 2 | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | |
| 55 | 4 | 2 | | 4D | 4 | 3 | 5D | 5 | 3 | 59 | 5 | 3 | | | 41 | 6 | 2 | 51 | 6 | 2 | | | N | . | . | . | . | Z | . | | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | |
| F6 | 6 | 2 | | EE | 6 | 3 | FE | 7 | 3 | | | | | | | | | | | | | | N | . | . | . | . | Z | . | | |
| | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | Z | . | | |
| | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | Z | . | | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Symbol | Function | Details | Addressing mode | | | | | | | | | | | | | | | | | | | |
|------------------------|---|---|-----------------|---|---|-----|---|---|----|---|-------|----|----|----|--------|---|---|--|--|--|--|--|
| | | | IMP | | | IMM | | | A | | BIT,A | | ZP | | BIT,ZP | | | | | | | |
| | | | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | | | | | |
| JMP | If addressing mode is ABS $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ If addressing mode is IND $PC_L \leftarrow M(AD_H, AD_L)$ $PC_H \leftarrow M(AD_H, AD_L+1)$ If addressing mode is ZP, IND $PC_L \leftarrow M(00, AD_L)$ $PC_H \leftarrow M(00, AD_L+1)$ | Jumps to the specified address | | | | | | | | | | | | | | | | | | | | |
| JSR | $M(S) \leftarrow PC_H$ $S \leftarrow S-1$ $M(S) \leftarrow PC_L$ $S \leftarrow S-1$ After executing the above, if addressing mode is ABS, $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ If addressing mode is SP, $PC_L \leftarrow AD_L$ $PC_H \leftarrow FF$ If addressing mode is ZP, IND, $PC_L \leftarrow M(00, AD_L)$ $PC_H \leftarrow M(00, AD_L+1)$ | After storing contents of program counter in stack, and jumps to the specified address | | | | | | | | | | | | | | | | | | | | |
| LDA (Note 2) | When $T=0$ $A \leftarrow M$ When $T=1$ $M(X) \leftarrow M$ | Load accumulator with contents of memory Load memory indicated by index register X with contents of memory specified by the addressing mode | | | | A9 | 2 | 2 | | | | | | A5 | 3 | 2 | | | | | | |
| LDM | $M \leftarrow rn$ | Load memory with immediate value | | | | | | | | | | | | 3C | 4 | 3 | | | | | | |
| LDX | $X \leftarrow M$ | Load index register X with contents of memory | | | | A2 | 2 | 2 | | | | | | A6 | 3 | 2 | | | | | | |
| LDY | $Y \leftarrow M$ | Load index register Y with contents of memory | | | | A0 | 2 | 2 | | | | | | A4 | 3 | 2 | | | | | | |
| LSR | $\begin{array}{c} 7 \\ 0 \end{array} \rightarrow \square \rightarrow C$ | Shift the contents of accumulator or memory to the right by one bit The low order bit of accumulator or memory is stored in carry, 7th bit is cleared | | | | | | | 4A | 2 | 1 | | | 46 | 5 | 2 | | | | | | |
| MUL (Note 5) | $M(S) \cdot A \leftarrow A \times M(zz+X)$ $S \leftarrow S-1$ | Multiplies the accumulator with the contents of memory specified by the zero page X addressing mode and stores the high byte of the result on the stack and the low byte in the accumulator | | | | | | | | | | | | | | | | | | | | |
| NOP | $PC \leftarrow PC+1$ | No operation | EA | 2 | 1 | | | | | | | | | | | | | | | | | |
| ORA (Note 1) | When $T=0$ $A \leftarrow AVM$ When $T=1$ $M(X) \leftarrow M(X) VM$ | "Logical OR's" the contents of memory and accumulator The result is stored in the accumulator "Logical OR's" the contents of memory indicated by index register X and contents of memory specified by the addressing mode The result is stored in the memory specified by index register X | | | | 09 | 2 | 2 | | | | | | 05 | 3 | 2 | | | | | | |

MITSUBISHI MICROCOMPUTERS
MELPS 740

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Addressing mode | | | | | | | | | | | | | | | | | Processor status register | | | | | | | | | | | | | | | | | | | | |
|-----------------|-----|------|-----|-----|-----|-------|-----|-------|-----|-----|-----|--------|-----|-------|-----|-------|---------------------------|-----|-----|----|-----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ZP,X | | ZP,Y | | ABS | | ABS,X | | ABS,Y | | IND | | ZP,IND | | IND,X | | IND,Y | | REL | | SP | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | |
| OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | N | V | T | B | D | I | Z | C | | | | | | | | |
| | | | | 4C | 3 | 3 | | | | 6C | 5 | 3 | B2 | 4 | 2 | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . |
| | | | | 20 | 6 | 3 | | | | | | | 02 | 7 | 2 | | | | | | | 22 | 5 | 2 | | | | | | . | . | . | . | . | . | . | . |
| B5 | 4 | 2 | | AD | 4 | 3 | BD | 5 | 3 | B9 | 5 | 3 | | | A1 | 6 | 2 | B1 | 6 | 2 | | | | | | | | | N | . | . | . | . | . | Z | . | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | |
| | | | B6 | 4 | 2 | AE | 4 | 3 | | BE | 5 | 3 | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | |
| B4 | 4 | 2 | | AC | 4 | 3 | BC | 5 | 3 | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | |
| 56 | 6 | 2 | | 4E | 6 | 3 | 5E | 7 | 3 | | | | | | | | | | | | | | 0 | . | . | . | . | . | . | . | . | . | . | Z | C | | |
| 62 | 15 | 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | |
| 15 | 4 | 2 | | 0D | 4 | 3 | 1D | 5 | 3 | 19 | 5 | 3 | | | 01 | 6 | 2 | 11 | 6 | 2 | | | | | | | | | N | . | . | . | . | . | Z | . | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Symbol | Function | Details | Addressing mode | | | | | | | | | | | | | | | | | | | | |
|-----------------------------|--|--|-----------------|-----|-----|-----|----|-----|-------|-----|----|-----|--------|-----------|---|---|--|--|--|--|-----------|---|---|
| | | | IMP | | IMM | | A | | BIT,A | | ZP | | BIT,ZP | | | | | | | | | | |
| | | | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | | | | | | | | | |
| PHA | $M(S) \leftarrow A$ $S \leftarrow S-1$ | Saves the contents of the accumulator in memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1 | 48 | 3 | 1 | | | | | | | | | | | | | | | | | | |
| PHP | $M(S) \leftarrow PS$ $S \leftarrow S-1$ | Saves the contents of the processor status register in memory at the address indicated by the stack pointer and decrements the contents of the stack pointer by 1 | 08 | 3 | 1 | | | | | | | | | | | | | | | | | | |
| PLA | $S \leftarrow S+1$ $A \leftarrow M(S)$ | Increases the contents of the stack pointer by 1 and restores the accumulator from the memory at the address indicated by the stack pointer | 68 | 4 | 1 | | | | | | | | | | | | | | | | | | |
| PLP | $S \leftarrow S+1$ $PS \leftarrow M(S)$ | Increases the contents of stack pointer by 1 and restores the processor status register from the memory at the address indicated by the stack pointer | 28 | 4 | 1 | | | | | | | | | | | | | | | | | | |
| ROL | | Shifts the contents of the memory or accumulator to the left by one bit. The high order bit is shifted into the carry flag and the carry flag is shifted into the low order bit. | | | | | | 2A | 2 | 1 | | | | 26 | 5 | 2 | | | | | | | |
| ROR | | Shifts the contents of the memory or accumulator to the right by one bit. The low order bit is shifted into the carry flag and the carry flag is shifted into the high order bit. | | | | | | 6A | 2 | 1 | | | | 66 | 5 | 2 | | | | | | | |
| RRF | | Rotates the contents of memory to the right by 4 bits. | | | | | | | | | | | | 82 | 8 | 2 | | | | | | | |
| RTI | $S \leftarrow S+1$ $PS \leftarrow M(S)$ $S \leftarrow S+1$ $PC_L \leftarrow M(S)$ $S \leftarrow S+1$ $PC_H \leftarrow M(S)$ | Returns from an interrupt routine to the main routine. | 40 | 6 | 1 | | | | | | | | | | | | | | | | | | |
| RTS | $S \leftarrow S+1$ $PC_L \leftarrow M(S)$ $S \leftarrow S+1$ $PC_H \leftarrow M(S)$ | Returns from a subroutine to the main routine. | 60 | 6 | 1 | | | | | | | | | | | | | | | | | | |
| SBC (Note 1) (Note 6) | When $T=0$ $A \leftarrow A - M - \bar{C}$ When $T=1$ $M(X) \leftarrow M(X) - M - \bar{C}$ | Subtracts the contents of memory and complement of carry flag from the contents of accumulator. The results are stored into the accumulator. Subtracts contents of complement of carry flag and contents of the memory indicated by the addressing mode from the memory at the address indicated by index register X. The results are stored into the memory of the address indicated by index register X. | | | | | | E9 | 2 | 2 | | | | E5 | 3 | 2 | | | | | | | |
| SEB | A_b or $M_b \leftarrow 1$ | Sets the specified bit in the accumulator or memory to "1". | | | | | | | | | | | | $0B_{2i}$ | 2 | 1 | | | | | $0F_{2i}$ | 5 | 2 |
| SEC | $C \leftarrow 1$ | Sets the contents of the carry flag to "1". | 38 | 2 | 1 | | | | | | | | | | | | | | | | | | |
| SED | $D \leftarrow 1$ | Sets the contents of the decimal mode flag to "1". | F8 | 2 | 1 | | | | | | | | | | | | | | | | | | |
| SEI | $I \leftarrow 1$ | Sets the contents of the interrupt disable flag to "1". | 78 | 2 | 1 | | | | | | | | | | | | | | | | | | |
| SET | $T \leftarrow 1$ | Sets the contents of the index X mode flag to "1". | 32 | 2 | 1 | | | | | | | | | | | | | | | | | | |
| SLW (Note 5) | | Disconnects the oscillator output from the X_{OUTF} pin. | C2 | 2 | 1 | | | | | | | | | | | | | | | | | | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Addressing mode | | | | | | | | | | | | | | Processor status register | | | | | | | | | | | | | | | | |
|-----------------|-----|------|-----|-----|-----|-------|-----|-------|-----|-----|-----|--------|-----|---------------------------|-----|-------|-----|-----|-----|----|-----|---|------------------------|---|---|---|---|---|---|--|
| ZP,X | | ZP,Y | | ABS | | ABS,X | | ABS,Y | | IND | | ZP,IND | | IND,X | | IND,Y | | REL | | SP | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | OP | n # | N | V | T | B | D | I | Z | C | |
| | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | |
| | | | | | | | | | | | | | | | | | | | | | | | (Value saved in stack) | | | | | | | |
| 36 | 6 | 2 | | 2E | 6 | 3 | 3E | 7 | 3 | | | | | | | | | | | | | N | . | . | . | . | . | Z | C | |
| 76 | 6 | 2 | | 6E | 6 | 3 | 7E | 7 | 3 | | | | | | | | | | | | | N | . | . | . | . | . | Z | C | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | (Value saved in stack) | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | |
| F5 | 4 | 2 | | ED | 4 | 3 | FD | 5 | 3 | F9 | 5 | 3 | | E1 | 6 | 2 | F1 | 6 | 2 | | | N | V | . | . | . | . | Z | C | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | 1 | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | 1 | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | 1 | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | 1 | . | . | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Symbol | Function | Details | Addressing mode | | | | | | | | | | | | | | | | | | | | |
|-----------------|----------|---|-----------------|---|---|-----|---|---|----|---|---|-------|---|---|----|---|----|--------|---|---|--|--|--|
| | | | IMP | | | IMM | | | A | | | BIT,A | | | ZP | | | BIT,ZP | | | | | |
| | | | 0P | n | # | 0P | n | # | 0P | n | # | 0P | n | # | 0P | n | # | 0P | n | # | | | |
| STA | M←A | Stores the contents of accumulator in memory | | | | | | | | | | | | | | | 85 | 4 | 2 | | | | |
| STP (Note 5) | | Stops the oscillator | 42 | 2 | 1 | | | | | | | | | | | | | | | | | | |
| STX | M←X | Stores the contents of index register X in memory | | | | | | | | | | | | | | | 86 | 4 | 2 | | | | |
| STY | M←Y | Stores the contents of index register Y in memory | | | | | | | | | | | | | | | 84 | 4 | 2 | | | | |
| TAX | X←A | Transfers the contents of the accumulator to index register X | AA | 2 | 1 | | | | | | | | | | | | | | | | | | |
| TAY | Y←A | Transfers the contents of the accumulator to index register Y | A8 | 2 | 1 | | | | | | | | | | | | | | | | | | |
| TST | M=0? | Tests whether the contents of memory are "0" or not | | | | | | | | | | | | | | | 64 | 3 | 2 | | | | |
| TSX | X←S | Transfers the contents of the stack pointer to index register X | BA | 2 | 1 | | | | | | | | | | | | | | | | | | |
| TXA | A←X | Transfers the contents of index register X to the accumulator | 8A | 2 | 1 | | | | | | | | | | | | | | | | | | |
| TXS | S←X | Transfers the contents of index register X to the stack pointer | 9A | 2 | 1 | | | | | | | | | | | | | | | | | | |
| TYA | A←Y | Transfers the contents of index register Y to the accumulator | 98 | 2 | 1 | | | | | | | | | | | | | | | | | | |
| WIT (Note 5) | | Stops the internal clock | C2 | 2 | 1 | | | | | | | | | | | | | | | | | | |

- Note 1 : The number of cycles "n" is increased by 3 when T is 1
 2 : The number of cycles "n" is increased by 2 when T is 1
 3 : The number of cycles "n" is increased by 1 when T is 1
 4 : The number of cycles "n" is increased by 2 when branching has occurred
 5 : Support of these instructions depends on the microcomputer type

| Instruction | Supported in the following microcomputer types |
|-------------|--|
| FST SLW | M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP, M50758-XXXSP |
| MUL DIV | Series 7450, Series 38000, M37424M8-XXXSP, M37524M4-XXXSP |

| Instruction | Not supported in the following microcomputer types |
|-------------|--|
| WIT | M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP, M50758-XXXSP |
| STP | M50752-XXXSP, M50757-XXXSP, M50758-XXXSP, M37424M8-XXXSP, M37524M4-XXXSP |

- 6 : N, V, and Z flags are invalid in decimal operation mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Addressing mode | | | | | | | | | | | | | | Processor status register | | | | | | | | | | | | | | | | | | | | |
|-----------------|---|---|------|---|---|-----|---|-------|----|-------|---|-----|---|---------------------------|----|-------|---|-------|---|-----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|
| ZP,X | | | ZP,Y | | | ABS | | ABS,X | | ABS,Y | | IND | | ZP,IND | | IND,X | | IND,Y | | REL | | SP | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | OP | n | # | N | V | T | B | D | I | Z | C | | | |
| 95 | 5 | 2 | | | | 8D | 5 | 3 | 9D | 6 | 3 | 99 | 6 | 3 | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | 96 | 5 | 2 | 8E | 5 | 3 | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 94 | 5 | 2 | | | | 8C | 5 | 3 | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | . | Z | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | . | . | |
| | | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | . | . | . |
| | | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | . | . | . |
| | | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | . | . | . |
| | | | | | | | | | | | | | | | | | | | | | | | | N | . | . | . | . | . | Z | . | . | . | . |
| | | | | | | | | | | | | | | | | | | | | | | | | . | . | . | . | . | . | . | . | . | . | . |

| Symbol | Contents | Symbol | Contents |
|---------|---|---------------------------------------|--|
| IMP | Implied addressing mode | + | Addition |
| IMM | Immediate addressing mode | - | Subtraction |
| A | Accumulator or Accumulator addressing mode | ∧ | Logical OR |
| BIT, A | Accumulator bit relative addressing mode | ∨ | Logical AND |
| ZP | Zero page addressing mode | ⊖ | Logical exclusive OR |
| BIT, ZP | Zero page bit relative addressing mode | — | Negation |
| ZP, X | Zero page X addressing mode | ← | Shows direction of data flow |
| ZP, Y | Zero page Y addressing mode | X | Index register X |
| ABS | Absolute addressing mode | Y | Index register Y |
| ABS, X | Absolute X addressing mode | S | Stack pointer |
| ABS, Y | Absolute Y addressing mode | PC | Program counter |
| IND | Indirect absolute addressing mode | PS | Processor status register |
| ZP, IND | Zero page indirect absolute addressing mode | PC _H | 8 high-order bits of program counter |
| IND, X | Indirect X addressing mode | PC _L | 8 low-order bits of program counter |
| IND, Y | Indirect Y addressing mode | AD _H | 8 high-order bits of address |
| REL | Relative addressing mode | AD _L | 8 low-order bits of address |
| SP | Special page addressing mode | FF | FF in Hexadecimal notation |
| C | Carry flag | nn | Immediate value |
| Z | Zero flag | M | Memory specified by address designation of any addressing mode |
| I | Interrupt disable flag | M(X) | Memory of address indicated by contents of index register-X |
| D | Decimal mode flag | M(S) | Memory of address indicated by contents of stack pointer |
| B | Break flag | M(AD _H , AD _L) | Contents of memory at address indicated by AD _H and AD _L , in AD _H is 8 high-order bits and AD _L is 8 low-order bits |
| T | X-modified arithmetic mode flag | M(00, AD _L) | Contents of address indicated by zero page AD _L |
| V | Overflow flag | A _b | 1 bit of accumulator |
| N | Negative flag | M _b | 1 bit of memory |
| | | OP | Opcode |
| | | n | Number of cycles |
| | | # | Number of bytes |

NOTES on USE

Keep the following points in mind while programming.

Processor status register

- (1) Initialization of processor status register




After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1". Therefore, flags which affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.

- (2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.


A NOP instruction should be executed after every PLP instruction. (The NOP is unnecessary when using a series 38000 microcomputer).



Interrupts

The contents of the interrupt request bits can be changed by software, but the values will not change immediately after being overwritten. Therefore, note the following points:

- (1) After changing the value of the interrupt request bits, execute at least one instruction before executing a BBC, BBS, or any other read instruction.
- (2) When clearing an interrupt request bit to "0" and setting an interrupt enable bit to "1" (=setting in an interrupt enable state), it needs to be cleared or set these bits in a separate instruction. The interrupt is accepted because it becomes in the interrupt enable state before clearing the interrupt request bit, if clearing the interrupt request bit and setting the interrupt enable bit are performed in an instruction.



BRK instruction

- (1) It can be detected that the BRK instruction interrupt event or the least priority interrupt event by referring the stored B flag state. Refer the stored B flag state in the interrupt routine, in this case.



However, the microcomputer that has an independent BRK instruction interrupt vector (cf. the 7450 series, the 7470 series, and the 38000 series) are not necessary this detection.

- (2) The CPU of all 8-bit microcomputers except the 38000 series have the following bug about the BRK instruction execution.

At the following status,

- ① the interrupt request bit has set to "1".
- ② the interrupt enable bit has set to "1".
- ③ the interrupt disable flag (I) has set to "1".

if the BRK instruction is executed, the interrupt disable state is cancelled and it becomes in the interrupt enable state. So that the requested interrupts (the interrupts that corresponding to their request bits have set to "1") are accepted.




Decimal calculations

(1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal results in decimal mode. To calculate in decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

(2) Note on flags in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed. The Carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.



JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

APPENDICES

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

SERIES MELPS 740 MASK ROM ORDERING METHOD

Mitsubishi Electric corp. accepts order to transfer EPROM supplied program data into the mask ROM in single-chip 8-bit microcomputers.


When placing such order, please submit the information described below.

- (1) Mask ROM confirmation form.....1 set
(There is a specific form to be used for each model.)
- (2) Data to be written into mask ROM..... EPROM
(Please provide three sets containing the identical data.)
- (3) Mark specification form.....1 set

NOTES

- (1) Acceptable EPROM type
Any EPROM made by Mitsubishi that is listed in the mask ROM confirmation form may be used.
- (2) EPROM window labeling
Please write the model name and the identification code (A, B, C) on the label for each of the three sets of data EPROMs provided.

Example :



- (3) Calculation and indication of checksum code
Please calculate the total number of data in words in the EPROM, and write the number in 4-digit hexadecimal form in the checksum code field of the mask ROM confirmation form.
- (4) Options
Refer to the appropriate data book entry and write the desired options on the mask ROM confirmation form
- (5) Mark specification method
The permissible mark specifications differ depending on the shape of package. Please fill out the mark specification form and attach it to the mask ROM confirmation form.


OUTLINE OF ORDER PROCESSING

Mitsubishi will produce the mask ROM if at least two of the three EPROM sets submitted contain identical data. If we find error when the submitted EPROMs are compared, we will contact your representative. Thus, we assume responsibility only when we produce the mask ROM that contain data other than the data correctly provided by the customer.

Mitsubishi uses an automatic mask ROM design program to generated the following :

1. Drafting data for mask ROM production,
2. ROM code listing or EPROM for mask ROM production error check work,
3. Mask ROM test program.

The chart below shows the flow of mask ROM production



MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH00—95A<75B0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M2-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | | |
|---|----------|--------------|------------------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37450M2-XXXSP M37450M2-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type

| | | |
|-----------------------------------|------------------------------------|------------------------------------|
| <input type="checkbox"/> 2764 | <input type="checkbox"/> 27128 | <input type="checkbox"/> 27256 |
|-----------------------------------|------------------------------------|------------------------------------|

Set "FF₁₆" in the shaded area

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M2-XXXSP ; 80P6 for M37450M2-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH00—99A<75B0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | | |
|---|----------|--------------|------------------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37450M4-XXXSP M37450M4-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type

| | | |
|---|--|--|
| <input type="checkbox"/> 2764 <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <div style="border: 1px solid black; width: 80%; height: 80%; margin: 5px; position: relative;"> 0000 1FFF 8K </div> </div> | <input type="checkbox"/> 27128 <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <div style="border: 1px solid black; width: 80%; height: 80%; margin: 5px; position: relative;"> <div style="background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px); width: 100%; height: 100%;"></div> 0000 2000 3FFF 8K </div> </div> | <input type="checkbox"/> 27256 <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <div style="border: 1px solid black; width: 80%; height: 80%; margin: 5px; position: relative;"> <div style="background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px); width: 100%; height: 100%;"></div> 0000 6000 7FFF 8K </div> </div> |
|---|--|--|

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M4-XXXSP ; 80P6 for M37450M4-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—07A<9YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M4TXXXSP/J MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | |
|------------|--------------|--------------|--------------------|--------------|------------|
| * Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted. Three sets of EPROMs are required for each pattern (Check @ in the appropriate box). If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37450M4TXXXSP M37450M4TXXXJ

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type

| | | |
|-------------------------------|--------------------------------|--------------------------------|
| <input type="checkbox"/> 2764 | <input type="checkbox"/> 27128 | <input type="checkbox"/> 27256 |
| | | |

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M4TXXXSP ; 84P0 for M37450M4TXXXJ) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH01-00A<76B0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M8-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※

| | | | | | |
|------------|--------------|----------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL | Issuance signature | Submitted by | Supervisor |
| | Date issued | () | | Date : | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37450M8-XXXSP M37450M8-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type

| | |
|------------------------------------|------------------------------------|
| <input type="checkbox"/> 27128 | <input type="checkbox"/> 27256 |
|------------------------------------|------------------------------------|

Set "FF₁₆" in the shaded area

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M8-XXXSP ; 80P6 for M37450M8-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—89A (0YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M4-XXXSP/FP/GP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※

| | | | | | |
|------------|--------------|--------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37451M4-XXXSP M37451M4-XXXFP M37451M4-XXXGP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type

| | | |
|--|--|--|
| <input type="checkbox"/> 27128 | <input type="checkbox"/> 27256 | <input type="checkbox"/> 27512 |
| <p>Address</p> <p>0000₁₆</p> <p>Area for ASCII codes of the name of the product 'M37451M4—'</p> <p>000F₁₆ 0010₁₆</p> <p>1FFF₁₆ 2000₁₆</p> <p>ROM(8 K)</p> <p>3FFF₁₆</p> | <p>Address</p> <p>0000₁₆</p> <p>Area for ASCII codes of the name of the product 'M37451M4—'</p> <p>000F₁₆ 0010₁₆</p> <p>5FFF₁₆ 6000₁₆</p> <p>ROM(8 K)</p> <p>7FFF₁₆</p> | <p>Address</p> <p>0000₁₆</p> <p>Area for ASCII codes of the name of the product 'M37451M4—'</p> <p>000F₁₆ 0010₁₆</p> <p>DFFF₁₆ E000₁₆</p> <p>ROM(8 K)</p> <p>FFFF₁₆</p> |

- (1) Set "FF₁₆" in the shaded area
- (2) Write the ASCII codes that indicates the name of the product 'M37451M4—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37451M4—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | 'M' = 4 D ₁₆ | Address | '—' = 2 D ₁₆ |
| 0000 ₁₆ | | 0008 ₁₆ | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '5' = 3 5 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '1' = 3 1 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '4' = 3 4 ₁₆ | 000F ₁₆ | FF ₁₆ |

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—89A<0YA0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37451M4-XXXSP/FP/GP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the assembler source file :

| EPROM type | 27128 | 27256 | 27512 |
|--------------------|----------------------------------|----------------------------------|----------------------------------|
| The pseudo-command | *=△\$C000 △.BYTE△ 'M37451M4—' | *=△\$8000 △.BYTE△ 'M37451M4—' | *=△\$0000 △.BYTE△ 'M37451M4—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M4-XXXSP ; 80P6N for M37451M4-XXXFP ; 80P6S for M37451M4-XXXGP) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—95A<0YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M4DXXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | |
|------------|--------------|-----------------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37451M4DXXXSP M37451M4DXXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type

| | | |
|--|--|--|
| <input type="checkbox"/> 27128 <div style="border: 1px solid black; padding: 5px;"> <p>Address</p> <p>0000₁₆ Area for ASCII codes of the name of the product 'M37451M4D'</p> <p>000F₁₆ 0010₁₆ </p> <p>1FFF₁₆ 2000₁₆ ROM(8 K)</p> <p>3FFF₁₆</p> </div> | <input type="checkbox"/> 27256 <div style="border: 1px solid black; padding: 5px;"> <p>Address</p> <p>0000₁₆ Area for ASCII codes of the name of the product 'M37451M4D'</p> <p>000F₁₆ 0010₁₆ </p> <p>5FFF₁₆ 6000₁₆ ROM(8 K)</p> <p>7FFF₁₆</p> </div> | <input type="checkbox"/> 27512 <div style="border: 1px solid black; padding: 5px;"> <p>Address</p> <p>0000₁₆ Area for ASCII codes of the name of the product 'M37451M4D'</p> <p>000F₁₆ 0010₁₆ </p> <p>DFFF₁₆ E000₁₆ ROM(8 K)</p> <p>FFFF₁₆</p> </div> |
|--|--|--|

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37451M4D' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37451M4D' are listed on the right. The addresses and data are in hexadecimal notation.

| | | |
|--------------------|-------------------------|-------------------------|
| Address | | Address |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ |
| 0004 ₁₆ | '5' = 3 5 ₁₆ | 000C ₁₆ |
| 0005 ₁₆ | '1' = 3 1 ₁₆ | 000D ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ |
| 0007 ₁₆ | '4' = 3 4 ₁₆ | 000F ₁₆ |
| | | 'D' = 4 4 ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-95A<0YA0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37451M4DXXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the assembler source file :

| EPROM type | 27128 | 27256 | 27512 |
|--------------------|------------------------------------|------------------------------------|------------------------------------|
| The pseudo-command | * = △\$C000 △.BYTE△ 'M37451M4D' | * = △\$8000 △.BYTE△ 'M37451M4D' | * = △\$0000 △.BYTE△ 'M37451M4D' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2 . Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M4DXXXSP ; 80P6N for M37451M4DXXXFP) and attach to the mask ROM confirmation form.

※ 3 . Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—57A< 06A0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M8-XXXSP/FP/GP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※

| | | | | | |
|------------|--------------|--------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | () | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37451M8-XXXSP M37451M8-XXXFP M37451M8-XXXGP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type

| | |
|--|--|
| <input type="checkbox"/> 27256 Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ 3FFF ₁₆ 4000 ₁₆ 7FFF ₁₆ Area for ASCII codes of the name of the product 'M37451M8—' ROM(16K) | <input type="checkbox"/> 27512 Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ BFFF ₁₆ C000 ₁₆ FFFF ₁₆ Area for ASCII codes of the name of the product 'M37451M8—' ROM(16K) |
|--|--|

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37451M8—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37451M8—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | 'M' = 4 D ₁₆ | Address | '-' = 2 D ₁₆ |
| 0000 ₁₆ | | 0008 ₁₆ | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '5' = 3 5 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '1' = 3 1 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '8' = 3 8 ₁₆ | 000F ₁₆ | FF ₁₆ |

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—57A< 06A0 >

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37451M8-XXXSP/FP/GP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the assembler source file :

| EPROM type | 27256 | 27512 |
|--------------------|------------------------------------|------------------------------------|
| The pseudo-command | * = △\$8000 △.BYTE△ 'M37451M8—' | * = △\$0000 △.BYTE△ 'M37451M8—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M8-XXXSP ; 80P6N for M37451M8-XXXFP ; 80P6S for M37451M8-XXXGP) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-96A<0YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M8DXXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※

| | | | | | | |
|---|----------|--------------|-----------------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37451M8DXXXSP M37451M8DXXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|---|--------------------|--|--------------------|--|--------------------|--|--------------------|--|--------------------|----------|--------------------|--|--|---------|---|--------------------|--|--------------------|--|--------------------|--|--------------------|--|--------------------|----------|--------------------|--|
| <input type="checkbox"/> 27256 | <input type="checkbox"/> 27512 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%; text-align: center;">Address</td> <td style="width: 80%;">Area for ASCII codes of the name of the product 'M37451M8D'</td> </tr> <tr> <td style="text-align: center;">0000₁₆</td> <td></td> </tr> <tr> <td style="text-align: center;">000F₁₆</td> <td></td> </tr> <tr> <td style="text-align: center;">0010₁₆</td> <td style="background-color: #cccccc;"></td> </tr> <tr> <td style="text-align: center;">3FFF₁₆</td> <td style="background-color: #cccccc;"></td> </tr> <tr> <td style="text-align: center;">4000₁₆</td> <td style="text-align: center;">ROM(16K)</td> </tr> <tr> <td style="text-align: center;">7FFF₁₆</td> <td></td> </tr> </table> | Address | Area for ASCII codes of the name of the product 'M37451M8D' | 0000 ₁₆ | | 000F ₁₆ | | 0010 ₁₆ | | 3FFF ₁₆ | | 4000 ₁₆ | ROM(16K) | 7FFF ₁₆ | | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%; text-align: center;">Address</td> <td style="width: 80%;">Area for ASCII codes of the name of the product 'M37451M8D'</td> </tr> <tr> <td style="text-align: center;">0000₁₆</td> <td></td> </tr> <tr> <td style="text-align: center;">000F₁₆</td> <td></td> </tr> <tr> <td style="text-align: center;">0010₁₆</td> <td style="background-color: #cccccc;"></td> </tr> <tr> <td style="text-align: center;">BFFF₁₆</td> <td style="background-color: #cccccc;"></td> </tr> <tr> <td style="text-align: center;">C000₁₆</td> <td style="text-align: center;">ROM(16K)</td> </tr> <tr> <td style="text-align: center;">FFFF₁₆</td> <td></td> </tr> </table> | Address | Area for ASCII codes of the name of the product 'M37451M8D' | 0000 ₁₆ | | 000F ₁₆ | | 0010 ₁₆ | | BFFF ₁₆ | | C000 ₁₆ | ROM(16K) | FFFF ₁₆ | |
| Address | Area for ASCII codes of the name of the product 'M37451M8D' | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3FFF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 4000 ₁₆ | ROM(16K) | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7FFF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | Area for ASCII codes of the name of the product 'M37451M8D' | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| BFFF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| C000 ₁₆ | ROM(16K) | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FFFF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37451M8D' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37451M8D' are listed on the right. The addresses and data are in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | | Address | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ | 'D' = 4 4 ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '5' = 3 5 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '1' = 3 1 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '8' = 3 8 ₁₆ | 000F ₁₆ | FF ₁₆ |

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—96A<0YA0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37451M8DXXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the assembler source file :

| | | |
|--------------------|----------------------------------|----------------------------------|
| EPROM type | 27256 | 27512 |
| The pseudo-command | *=△\$8000 △.BYTE△ 'M37451M8D' | *=△\$0000 △.BYTE△ 'M37451M8D' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M8DXXXSP ; 80P6N for M37451M8DXXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—91A<0YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451MC-XXXSP/FP/GP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | |
|------------|--------------|--------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37451MC-XXXSP M37451MC-XXXFP M37451MC-XXXGP

Checksum code for entire EPROM

 (hexadecimal notation)

EPROM type

| | |
|---|---|
| <input type="checkbox"/> 27256 Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ 1FFF ₁₆ 2000 ₁₆ 7FFF ₁₆ <div style="border: 1px solid black; padding: 5px; margin: 5px 0;">Area for ASCII codes of the name of the product 'M37451MC—'</div> <div style="border: 1px solid black; padding: 5px; margin: 5px 0;">ROM(24K)</div> | <input type="checkbox"/> 27512 Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ 9FFF ₁₆ A000 ₁₆ FFFF ₁₆ <div style="border: 1px solid black; padding: 5px; margin: 5px 0;">Area for ASCII codes of the name of the product 'M37451MC—'</div> <div style="border: 1px solid black; padding: 5px; margin: 5px 0;">ROM(24K)</div> |
|---|---|

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37451MC—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37451MC—' are listed on the right. The addresses and data are in hexadecimal notation.

| | |
|---|--|
| Address 0000 ₁₆ 'M' = 4 D ₁₆ 0001 ₁₆ '3' = 3 3 ₁₆ 0002 ₁₆ '7' = 3 7 ₁₆ 0003 ₁₆ '4' = 3 4 ₁₆ 0004 ₁₆ '5' = 3 5 ₁₆ 0005 ₁₆ '1' = 3 1 ₁₆ 0006 ₁₆ 'M' = 4 D ₁₆ 0007 ₁₆ 'C' = 4 3 ₁₆ | Address 0008 ₁₆ '—' = 2 D ₁₆ 0009 ₁₆ FF ₁₆ 000A ₁₆ FF ₁₆ 000B ₁₆ FF ₁₆ 000C ₁₆ FF ₁₆ 000D ₁₆ FF ₁₆ 000E ₁₆ FF ₁₆ 000F ₁₆ FF ₁₆ |
|---|--|

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—91A<0YA0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37451MC-XXXSP/FP/GP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the assembler source file :

| EPROM type | 27256 | 27512 |
|--------------------|-----------------------------------|-----------------------------------|
| The pseudo-command | * =△\$8000 △.BYTE△ 'M37451MC—' | * =△\$0000 △.BYTE△ 'M37451MC—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451MC-XXXSP ; 80P6N for M37451MC-XXXFP ; 80P6S for M37451MC-XXXGP) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—91A〈9YA0〉

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M2-XXXSP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | |
|------------|--------------|-----------------|--------------------|--------------|------------|
| * Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

* 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted. Three sets of EPROMs are required for each pattern (Check @ in the appropriate box). If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type



- Set "FF₁₆" in the shaded area.
- Write the ASCII codes that indicates the name of the product 'M37470M2—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37470M2—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | |
|--------------------|-------------------------|-------------------------|
| Address | | Address |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ |
| 0004 ₁₆ | '7' = 3 7 ₁₆ | 000C ₁₆ |
| 0005 ₁₆ | '0' = 3 0 ₁₆ | 000D ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ |
| 0007 ₁₆ | '2' = 3 2 ₁₆ | 000F ₁₆ |
| | | '—' = 2 D ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—91A (9YA0)

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37470M2-XXXSP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the start address of the assembler source program.

| EPROM type | 27128 | 27256 | 27512 |
|--------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| The pseudo-command | * = △\$C000 △.BYTE △ 'M37470M2—' | * = △\$8000 △.BYTE △ 'M37470M2—' | * = △\$0000 △.BYTE △ 'M37470M2—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M2-XXXSP) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—92A< 9YA0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M4-XXXSP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*

| | | | | | |
|------------|--------------|------------------|--------------------|--------------|------------|
| * Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type

| | | |
|---|---|---|
| <input type="checkbox"/> 27128 Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ 1FFF ₁₆ 2000 ₁₆ 3FFF ₁₆ Area for ASCII codes of the name of the product 'M37470M4—' ROM(8 K) | <input type="checkbox"/> 27256 Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ 5FFF ₁₆ 6000 ₁₆ 7FFF ₁₆ Area for ASCII codes of the name of the product 'M37470M4—' ROM(8 K) | <input type="checkbox"/> 27512 Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ DFFF ₁₆ E000 ₁₆ FFFF ₁₆ Area for ASCII codes of the name of the product 'M37470M4—' ROM(8 K) |
|---|---|---|

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M4—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37470M4—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | |
|--------------------|-------------------------|-----------------------|
| Address | | Address |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ |
| 0004 ₁₆ | '7' = 3 7 ₁₆ | 000C ₁₆ |
| 0005 ₁₆ | '0' = 3 0 ₁₆ | 000D ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ |
| 0007 ₁₆ | '4' = 3 4 ₁₆ | 000F ₁₆ |
| | | — = 2 D ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |



SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—92A<9YA0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37470M4-XXXSP
MITSUBISHI ELECTRIC**

| | |
|-----------------|---|
| Mask ROM number | <input style="width: 80px; height: 20px;" type="text"/> |
|-----------------|---|

Recommend to writing the following pseudo-command to the start address of the assembler source program.

| EPROM type | 27128 | 27256 | 27512 |
|--------------------|----------------------------------|----------------------------------|----------------------------------|
| The pseudo-command | *=△\$C000 △.BYTE△ 'M37470M4—' | *=△\$8000 △.BYTE△ 'M37470M4—' | *=△\$0000 △.BYTE△ 'M37470M4—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M4-XXXSP) and attach to the mask ROM confirmation form.

※ 3. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—93A<9YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M8-XXXSP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | |
|------------|--------------|------------------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type

| | |
|--|--|
| <input type="checkbox"/> 27256 Address 0000 ₁₆ Area for ASCII codes of the name of the product 'M37470M8—' 000F ₁₆ 0010 ₁₆ 3FFF ₁₆ 4000 ₁₆ ROM(16K) 7FFF ₁₆ | <input type="checkbox"/> 27512 Address 0000 ₁₆ Area for ASCII codes of the name of the product 'M37470M8—' 000F ₁₆ 0010 ₁₆ BFFF ₁₆ C000 ₁₆ ROM(16K) FFFF ₁₆ |
|--|--|

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M8—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37470M8—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | | Address | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ | '—' = 2 D ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '7' = 3 7 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '0' = 3 0 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '8' = 3 8 ₁₆ | 000F ₁₆ | FF ₁₆ |

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—93A〈9YA0〉

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37470M8-XXXSP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|-------------------------------------|-------------------------------------|
| The pseudo-command | * = △\$8000 △.BYTE △ 'M37470M8—' | * = △\$0000 △.BYTE △ 'M37470M8—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M8-XXXSP) and attach to the mask ROM confirmation form.

※ 3. Comments

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—94A< 9YB0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M2-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | |
|------------|--------------|------------------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37471M2-XXXSP M37471M2-XXXFP

Checksum code for entire EPROM

 (hexadecimal notation)

EPROM type

| | | |
|--|--|--|
| <input type="checkbox"/> 27128 <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p>Address 0000₁₆</p> <p style="text-align: center;">Area for ASCII codes of the name of the product 'M37471M2—'</p> <p>000F₁₆</p> <p>0010₁₆</p> <div style="background-color: #cccccc; height: 20px; width: 100%;"></div> <p>2FFF₁₆</p> <p>3000₁₆</p> <p style="text-align: center;">ROM(4 K)</p> <p>3FFF₁₆</p> </div> | <input type="checkbox"/> 27256 <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p>Address 0000₁₆</p> <p style="text-align: center;">Area for ASCII codes of the name of the product 'M37471M2—'</p> <p>000F₁₆</p> <p>0010₁₆</p> <div style="background-color: #cccccc; height: 20px; width: 100%;"></div> <p>6FFF₁₆</p> <p>7000₁₆</p> <p style="text-align: center;">ROM(4 K)</p> <p>7FFF₁₆</p> </div> | <input type="checkbox"/> 27512 <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p>Address 0000₁₆</p> <p style="text-align: center;">Area for ASCII codes of the name of the product 'M37471M2—'</p> <p>000F₁₆</p> <p>0010₁₆</p> <div style="background-color: #cccccc; height: 20px; width: 100%;"></div> <p>EFFF₁₆</p> <p>F000₁₆</p> <p style="text-align: center;">ROM(4 K)</p> <p>FFFF₁₆</p> </div> |
|--|--|--|

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M2—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37471M2—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---------|---|---|---|----|--|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|---|---------|--|--|--|--|--|--|--|--|--|--------------------|-----|---|---|---|----|--|--|--|--|--------------------|--|--|---|---|----|--|--|--|--|--------------------|--|--|---|---|----|--|--|--|--|--------------------|--|--|---|---|----|--|--|--|--|--------------------|--|--|---|---|----|--|--|--|--|--------------------|--|--|---|---|----|--|--|--|--|--------------------|--|--|---|---|----|--|--|--|--|--------------------|--|--|---|---|----|--|--|--|--|
| <table style="width: 100%; border-collapse: collapse;"> <tr><td style="width: 10%;">Address</td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td></tr> <tr><td>0000₁₆</td><td>'M'</td><td>=</td><td>4</td><td>D</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001₁₆</td><td>'3'</td><td>=</td><td>3</td><td>3</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0002₁₆</td><td>'7'</td><td>=</td><td>3</td><td>7</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0003₁₆</td><td>'4'</td><td>=</td><td>3</td><td>4</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0004₁₆</td><td>'7'</td><td>=</td><td>3</td><td>7</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0005₁₆</td><td>'1'</td><td>=</td><td>3</td><td>1</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0006₁₆</td><td>'M'</td><td>=</td><td>4</td><td>D</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0007₁₆</td><td>'2'</td><td>=</td><td>3</td><td>2</td><td>16</td><td></td><td></td><td></td><td></td></tr> </table> | Address | | | | | | | | | | 0000 ₁₆ | 'M' | = | 4 | D | 16 | | | | | 0001 ₁₆ | '3' | = | 3 | 3 | 16 | | | | | 0002 ₁₆ | '7' | = | 3 | 7 | 16 | | | | | 0003 ₁₆ | '4' | = | 3 | 4 | 16 | | | | | 0004 ₁₆ | '7' | = | 3 | 7 | 16 | | | | | 0005 ₁₆ | '1' | = | 3 | 1 | 16 | | | | | 0006 ₁₆ | 'M' | = | 4 | D | 16 | | | | | 0007 ₁₆ | '2' | = | 3 | 2 | 16 | | | | | <table style="width: 100%; border-collapse: collapse;"> <tr><td style="width: 10%;">Address</td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td><td style="width: 10%;"></td></tr> <tr><td>0008₁₆</td><td>'—'</td><td>=</td><td>2</td><td>D</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>0009₁₆</td><td></td><td></td><td>F</td><td>F</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>000A₁₆</td><td></td><td></td><td>F</td><td>F</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>000B₁₆</td><td></td><td></td><td>F</td><td>F</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>000C₁₆</td><td></td><td></td><td>F</td><td>F</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>000D₁₆</td><td></td><td></td><td>F</td><td>F</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>000E₁₆</td><td></td><td></td><td>F</td><td>F</td><td>16</td><td></td><td></td><td></td><td></td></tr> <tr><td>000F₁₆</td><td></td><td></td><td>F</td><td>F</td><td>16</td><td></td><td></td><td></td><td></td></tr> </table> | Address | | | | | | | | | | 0008 ₁₆ | '—' | = | 2 | D | 16 | | | | | 0009 ₁₆ | | | F | F | 16 | | | | | 000A ₁₆ | | | F | F | 16 | | | | | 000B ₁₆ | | | F | F | 16 | | | | | 000C ₁₆ | | | F | F | 16 | | | | | 000D ₁₆ | | | F | F | 16 | | | | | 000E ₁₆ | | | F | F | 16 | | | | | 000F ₁₆ | | | F | F | 16 | | | | |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | 'M' | = | 4 | D | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 ₁₆ | '3' | = | 3 | 3 | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0002 ₁₆ | '7' | = | 3 | 7 | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0003 ₁₆ | '4' | = | 3 | 4 | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0004 ₁₆ | '7' | = | 3 | 7 | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0005 ₁₆ | '1' | = | 3 | 1 | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0006 ₁₆ | 'M' | = | 4 | D | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0007 ₁₆ | '2' | = | 3 | 2 | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 ₁₆ | '—' | = | 2 | D | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0009 ₁₆ | | | F | F | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000A ₁₆ | | | F | F | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000B ₁₆ | | | F | F | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000C ₁₆ | | | F | F | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000D ₁₆ | | | F | F | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000E ₁₆ | | | F | F | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | | | F | F | 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—94A< 9YB0 >

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37471M2-XXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the start address of the assembler source program.

| EPROM type | 27128 | 27256 | 27512 |
|--------------------|-----------------------------------|-----------------------------------|-----------------------------------|
| The pseudo-command | * =△\$C000 △.BYTE△ 'M37471M2—' | * =△\$8000 △.BYTE△ 'M37471M2—' | * =△\$0000 △.BYTE△ 'M37471M2—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M2-XXXSP ; 56P6N for M37471M2-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—95A<9YB0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | |
|------------|--------------|--------------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37471M4-XXXSP M37471M4-XXXFP

Checksum code for entire EPROM (hexadecimal notation)

| | | |
|--|--|--|
| <input type="checkbox"/> 27128 | <input type="checkbox"/> 27256 | <input type="checkbox"/> 27512 |
| <p>Address 0000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 2px;"> Area for ASCII codes of the name of the product 'M37471M4—' </div> <p>000F₁₆ 0010₁₆</p> <div style="background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px); height: 20px; width: 100%;"></div> <p>1FFF₁₆ 2000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 2px;">ROM (8 K)</div> <p>3FFF₁₆</p> | <p>Address 0000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 2px;"> Area for ASCII codes of the name of the product 'M37471M4—' </div> <p>000F₁₆ 0010₁₆</p> <div style="background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px); height: 20px; width: 100%;"></div> <p>5FFF₁₆ 6000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 2px;">ROM (8 K)</div> <p>7FFF₁₆</p> | <p>Address 0000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 2px;"> Area for ASCII codes of the name of the product 'M37471M4—' </div> <p>000F₁₆ 0010₁₆</p> <div style="background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px); height: 20px; width: 100%;"></div> <p>DFFF₁₆ E000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 2px;">ROM (8 K)</div> <p>FFFF₁₆</p> |

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M4—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37471M4—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-------------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--|--------------------|-------------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|
| <p>Address</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>0000₁₆</td><td>'M' = 4 D₁₆</td></tr> <tr><td>0001₁₆</td><td>'3' = 3 3₁₆</td></tr> <tr><td>0002₁₆</td><td>'7' = 3 7₁₆</td></tr> <tr><td>0003₁₆</td><td>'4' = 3 4₁₆</td></tr> <tr><td>0004₁₆</td><td>'7' = 3 7₁₆</td></tr> <tr><td>0005₁₆</td><td>'1' = 3 1₁₆</td></tr> <tr><td>0006₁₆</td><td>'M' = 4 D₁₆</td></tr> <tr><td>0007₁₆</td><td>'4' = 3 4₁₆</td></tr> </table> | 0000 ₁₆ | 'M' = 4 D ₁₆ | 0001 ₁₆ | '3' = 3 3 ₁₆ | 0002 ₁₆ | '7' = 3 7 ₁₆ | 0003 ₁₆ | '4' = 3 4 ₁₆ | 0004 ₁₆ | '7' = 3 7 ₁₆ | 0005 ₁₆ | '1' = 3 1 ₁₆ | 0006 ₁₆ | 'M' = 4 D ₁₆ | 0007 ₁₆ | '4' = 3 4 ₁₆ | <p>Address</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>0008₁₆</td><td>'—' = 2 D₁₆</td></tr> <tr><td>0009₁₆</td><td>F F₁₆</td></tr> <tr><td>000A₁₆</td><td>F F₁₆</td></tr> <tr><td>000B₁₆</td><td>F F₁₆</td></tr> <tr><td>000C₁₆</td><td>F F₁₆</td></tr> <tr><td>000D₁₆</td><td>F F₁₆</td></tr> <tr><td>000E₁₆</td><td>F F₁₆</td></tr> <tr><td>000F₁₆</td><td>F F₁₆</td></tr> </table> | 0008 ₁₆ | '—' = 2 D ₁₆ | 0009 ₁₆ | F F ₁₆ | 000A ₁₆ | F F ₁₆ | 000B ₁₆ | F F ₁₆ | 000C ₁₆ | F F ₁₆ | 000D ₁₆ | F F ₁₆ | 000E ₁₆ | F F ₁₆ | 000F ₁₆ | F F ₁₆ |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0004 ₁₆ | '7' = 3 7 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0005 ₁₆ | '1' = 3 1 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0007 ₁₆ | '4' = 3 4 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 ₁₆ | '—' = 2 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0009 ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000A ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000B ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000C ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000D ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000E ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—95A<9YB0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37471M4-XXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the start address of the assembler source program.

| EPROM type | 27128 | 27256 | 27512 |
|--------------------|----------------------------------|----------------------------------|----------------------------------|
| The pseudo-command | *=△\$C000 △.BYTE△ 'M37471M4—' | *=△\$8000 △.BYTE△ 'M37471M4—' | *=△\$0000 △.BYTE△ 'M37471M4—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M4-XXXSP ; 56P6N for M37471M4-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—96A<9YB0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M8-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※

| | | | | | | |
|---|----------|--------------|----------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL | Issuance signature | Submitted by | Supervisor |
| | | Date issued | () | | | |
| | | Date : | | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : M37471M8-XXXSP M37471M8-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type

| | |
|---|---|
| <input type="checkbox"/> 27256 | <input type="checkbox"/> 27512 |
| <p>Address</p> <p>0000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 5px 0;"> Area for ASCII codes of the name of the product 'M37471M8—' </div> <p>000F₁₆ 0010₁₆</p> <div style="background-color: #cccccc; height: 20px; width: 100%;"></div> <p>3FFF₁₆ 4000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 5px 0;">ROM(16K)</div> <p>7FFF₁₆</p> | <p>Address</p> <p>0000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 5px 0;"> Area for ASCII codes of the name of the product 'M37471M8—' </div> <p>000F₁₆ 0010₁₆</p> <div style="background-color: #cccccc; height: 20px; width: 100%;"></div> <p>BFFF₁₆ C000₁₆</p> <div style="border: 1px solid black; padding: 2px; margin: 5px 0;">ROM(16K)</div> <p>FFFF₁₆</p> |

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M8—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37471M8—' are listed on the right. The addresses and data are in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | | Address | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ | '—' = 2 D ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '7' = 3 7 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '4' = 3 4 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '7' = 3 7 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '1' = 3 1 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '8' = 3 8 ₁₆ | 000F ₁₆ | FF ₁₆ |

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH02—96A< 9YB0 >

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37471M8-XXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

Recommend to writing the following pseudo-command to the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|-------------------------------------|-------------------------------------|
| The pseudo-command | * = △\$8000 △.BYTE △ 'M37471M8—' | * = △\$0000 △.BYTE △ 'M37471M8—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M8-XXXSP ; 56P6N for M37471M8-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH04—34A<13A0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M2-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | |
|------------|--------------|-----------------|--------------------|--------------|------------|
| * Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

* 1 . Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name : M38002M2-XXXSP M38002M2-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address E080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38002M2—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-------------------------|--|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|---|---------|--|--------------------|-------------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|
| <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Address</td><td></td></tr> <tr><td>0000₁₆</td><td>'M' = 4 D₁₆</td></tr> <tr><td>0001₁₆</td><td>'3' = 3 3₁₆</td></tr> <tr><td>0002₁₆</td><td>'8' = 3 8₁₆</td></tr> <tr><td>0003₁₆</td><td>'0' = 3 0₁₆</td></tr> <tr><td>0004₁₆</td><td>'0' = 3 0₁₆</td></tr> <tr><td>0005₁₆</td><td>'2' = 3 2₁₆</td></tr> <tr><td>0006₁₆</td><td>'M' = 4 D₁₆</td></tr> <tr><td>0007₁₆</td><td>'2' = 3 2₁₆</td></tr> </table> | Address | | 0000 ₁₆ | 'M' = 4 D ₁₆ | 0001 ₁₆ | '3' = 3 3 ₁₆ | 0002 ₁₆ | '8' = 3 8 ₁₆ | 0003 ₁₆ | '0' = 3 0 ₁₆ | 0004 ₁₆ | '0' = 3 0 ₁₆ | 0005 ₁₆ | '2' = 3 2 ₁₆ | 0006 ₁₆ | 'M' = 4 D ₁₆ | 0007 ₁₆ | '2' = 3 2 ₁₆ | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Address</td><td></td></tr> <tr><td>0008₁₆</td><td>'—' = 2 D₁₆</td></tr> <tr><td>0009₁₆</td><td>FF₁₆</td></tr> <tr><td>000A₁₆</td><td>FF₁₆</td></tr> <tr><td>000B₁₆</td><td>FF₁₆</td></tr> <tr><td>000C₁₆</td><td>FF₁₆</td></tr> <tr><td>000D₁₆</td><td>FF₁₆</td></tr> <tr><td>000E₁₆</td><td>FF₁₆</td></tr> <tr><td>000F₁₆</td><td>FF₁₆</td></tr> </table> | Address | | 0008 ₁₆ | '—' = 2 D ₁₆ | 0009 ₁₆ | FF ₁₆ | 000A ₁₆ | FF ₁₆ | 000B ₁₆ | FF ₁₆ | 000C ₁₆ | FF ₁₆ | 000D ₁₆ | FF ₁₆ | 000E ₁₆ | FF ₁₆ | 000F ₁₆ | FF ₁₆ |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0003 ₁₆ | '0' = 3 0 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0004 ₁₆ | '0' = 3 0 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0005 ₁₆ | '2' = 3 2 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0007 ₁₆ | '2' = 3 2 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 ₁₆ | '—' = 2 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0009 ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000A ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000B ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000C ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000D ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000E ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH04-34A<13A0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38002M2-XXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| | | |
|--------------------|---------------------------------|---------------------------------|
| EPROM type | 27256 | 27512 |
| The pseudo-command | *=△\$8000 .BYTE△ 'M38002M2—' | *=△\$0000 .BYTE△ 'M38002M2—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M2-XXXSP, 64P6N for M38002M2-XXXFP) and attach it to the mask ROM confirmation form.

※ 3. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

※ 4. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator ?

- Ceramic resonator
- Quartz crystal
- External clock input
- Other ()

At what frequency ?

f(X_{IN})= MHz

(2) In which operation mode will you use your microcomputer ?

- Single-chip mode
- Memory expansion mode
- Microprocessor mode

※ 5. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—22A(9YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | |
|------------|--------------|--------|--------------------|--------------|------------|
| * Customer | Company name | TEL | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each pattern.


If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : M38002M4-XXXSP M38002M4-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)



In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38002M4—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-------------------------|--|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|---|---------|--|--------------------|-------------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|
| <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Address</td><td></td></tr> <tr><td>0000₁₆</td><td>'M' = 4 D₁₆</td></tr> <tr><td>0001₁₆</td><td>'3' = 3 3₁₆</td></tr> <tr><td>0002₁₆</td><td>'8' = 3 8₁₆</td></tr> <tr><td>0003₁₆</td><td>'0' = 3 0₁₆</td></tr> <tr><td>0004₁₆</td><td>'0' = 3 0₁₆</td></tr> <tr><td>0005₁₆</td><td>'2' = 3 2₁₆</td></tr> <tr><td>0006₁₆</td><td>'M' = 4 D₁₆</td></tr> <tr><td>0007₁₆</td><td>'4' = 3 4₁₆</td></tr> </table> | Address | | 0000 ₁₆ | 'M' = 4 D ₁₆ | 0001 ₁₆ | '3' = 3 3 ₁₆ | 0002 ₁₆ | '8' = 3 8 ₁₆ | 0003 ₁₆ | '0' = 3 0 ₁₆ | 0004 ₁₆ | '0' = 3 0 ₁₆ | 0005 ₁₆ | '2' = 3 2 ₁₆ | 0006 ₁₆ | 'M' = 4 D ₁₆ | 0007 ₁₆ | '4' = 3 4 ₁₆ | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Address</td><td></td></tr> <tr><td>0008₁₆</td><td>'—' = 2 D₁₆</td></tr> <tr><td>0009₁₆</td><td>FF₁₆</td></tr> <tr><td>000A₁₆</td><td>FF₁₆</td></tr> <tr><td>000B₁₆</td><td>FF₁₆</td></tr> <tr><td>000C₁₆</td><td>FF₁₆</td></tr> <tr><td>000D₁₆</td><td>FF₁₆</td></tr> <tr><td>000E₁₆</td><td>FF₁₆</td></tr> <tr><td>000F₁₆</td><td>FF₁₆</td></tr> </table> | Address | | 0008 ₁₆ | '—' = 2 D ₁₆ | 0009 ₁₆ | FF ₁₆ | 000A ₁₆ | FF ₁₆ | 000B ₁₆ | FF ₁₆ | 000C ₁₆ | FF ₁₆ | 000D ₁₆ | FF ₁₆ | 000E ₁₆ | FF ₁₆ | 000F ₁₆ | FF ₁₆ |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0003 ₁₆ | '0' = 3 0 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0004 ₁₆ | '0' = 3 0 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0005 ₁₆ | '2' = 3 2 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0007 ₁₆ | '4' = 3 4 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 ₁₆ | '—' = 2 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0009 ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000A ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000B ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000C ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000D ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000E ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—22A<9YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| | | |
|--------------------|-----------------------------------|-----------------------------------|
| EPROM type | 27256 | 27512 |
| The pseudo-command | * = △\$8000 .BYTE△ 'M38002M4—' | * = △\$0000 .BYTE△ 'M38002M4—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M4-XXXSP, 64P6N for M38002M4-XXXFP) and attach it to the mask ROM confirmation form.

※ 3. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

※ 4. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator ?

- Ceramic resonator
- Quartz crystal
- External clock input
- Other ()

At what frequency ?

f(X_{IN}) = MHz

(2) In which operation mode will you use your microcomputer ?

- Single-chip mode
- Memory expansion mode
- Microprocessor mode

※ 5. Comments

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH04—30A< 13A0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | |
|------------|--------------|-----------------|--------------------|--------------|------------|
| ※ Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name : M38004M8-XXXSP M38004M8-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address 8080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF"₁₆.
- (2) The ASCII codes of the product name "M38004M8—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | 'M' = 4 D ₁₆ | Address | '-' = 2 D ₁₆ |
| 0000 ₁₆ | | 0008 ₁₆ | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '0' = 3 0 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '0' = 3 0 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '4' = 3 4 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '8' = 3 8 ₁₆ | 000F ₁₆ | FF ₁₆ |

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH04—30A< 13A0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| | | |
|--------------------|---|---|
| EPROM type | 27256 | 27512 |
| The pseudo-command | * = Δ \$8000 .BYTE Δ 'M38004M8—' | * = Δ \$0000 .BYTE Δ 'M38004M8—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38004M8-XXXSP, 64P6N for M38004M8-XXXFP) and attach it to the mask ROM confirmation form.

※ 3. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

※ 4. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- Ceramic resonator
- Quartz crystal
- External clock input
- Other ()

At what frequency ?

$f(X_{IN}) =$ MHz

(2) In which operation mode will you use your microcomputer ?

- Single-chip mode
- Memory expansion mode
- Microprocessor mode

※ 5. Comments

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH04—28A<13A0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38007M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | | |
|---|----------|--------------|------------------|--------------------|--------------|------------|
| * | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

*** 1. Confirmation**

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name : M38007M4-XXXSP M38007M4-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38007M4—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | | Address | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ | '—' = 2 D ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '0' = 3 0 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '0' = 3 0 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '7' = 3 7 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '4' = 3 4 ₁₆ | 000F ₁₆ | FF ₁₆ |

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH04—28A< 13A0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38007M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|---------------------------------|---------------------------------|
| The pseudo-command | *=△\$8000 .BYTE△ 'M38007M4—' | *=△\$0000 .BYTE△ 'M38007M4—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38007M4-XXXSP, 64P6N for M38007M4-XXXFP) and attach it to the mask ROM confirmation form.

※ 3. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

※ 4. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{IN}) =$ MHz

(2) In which operation mode will you use your microcomputer ?

- | | |
|--|--|
| <input type="checkbox"/> Single-chip mode | <input type="checkbox"/> Memory expansion mode |
| <input type="checkbox"/> Microprocessor mode | |

※ 5. Comments

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—63A<07A0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | | |
|---|----------|--------------|------------------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.


Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : M38062M3-XXXFP M38062M3-XXXGP

Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address D080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38062M3—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | 'M' = 4 D ₁₆ | Address | '—' = 2 D ₁₆ |
| 0000 ₁₆ | '3' = 3 3 ₁₆ | 0008 ₁₆ | F F ₁₆ |
| 0001 ₁₆ | '8' = 3 8 ₁₆ | 0009 ₁₆ | F F ₁₆ |
| 0002 ₁₆ | '0' = 3 0 ₁₆ | 000A ₁₆ | F F ₁₆ |
| 0003 ₁₆ | '6' = 3 6 ₁₆ | 000B ₁₆ | F F ₁₆ |
| 0004 ₁₆ | '2' = 3 2 ₁₆ | 000C ₁₆ | F F ₁₆ |
| 0005 ₁₆ | 'M' = 4 D ₁₆ | 000D ₁₆ | F F ₁₆ |
| 0006 ₁₆ | '3' = 3 3 ₁₆ | 000E ₁₆ | F F ₁₆ |
| 0007 ₁₆ | | 000F ₁₆ | F F ₁₆ |

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—63A〈 07A0〉

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|---------------------------------|---------------------------------|
| The pseudo-command | *=△\$8000 .BYTE△ 'M38062M3—' | *=△\$0000 .BYTE△ 'M38062M3—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38062M3-XXXFP, 80P6S for M38062M3-XXXGP) and attach it to the mask ROM confirmation form.

※ 3. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

※ 4. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- Ceramic resonator
- Quartz crystal
- External clock input
- Other ()

At what frequency ?

$f(X_{IN}) =$ MHz

(2) In which operation mode will you use your microcomputer ?

- Single-chip mode
- Memory expansion mode
- Microprocessor mode

※ 5. Comments

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—26A<9YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | |
|------------|--------------|------------------|--------------------|--------------|------------|
| * Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name : M38063M6-XXXFP M38063M6-XXXGP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

 (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address A080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38063M6—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | | Address | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ | '—' = 2 D ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | F F ₁₆ |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | 000A ₁₆ | F F ₁₆ |
| 0003 ₁₆ | '0' = 3 0 ₁₆ | 000B ₁₆ | F F ₁₆ |
| 0004 ₁₆ | '6' = 3 6 ₁₆ | 000C ₁₆ | F F ₁₆ |
| 0005 ₁₆ | '3' = 3 3 ₁₆ | 000D ₁₆ | F F ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | F F ₁₆ |
| 0007 ₁₆ | '6' = 3 6 ₁₆ | 000F ₁₆ | F F ₁₆ |

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—26A<9YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|---------------------------------|---------------------------------|
| The pseudo-command | *=△\$8000 .BYTE△ 'M38063M6—' | *=△\$0000 .BYTE△ 'M38063M6—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38063M6-XXXFP, 80P6S for M38063M6-XXXGP) and attach it to the mask ROM confirmation form.

※ 3. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

※ 4. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- Ceramic resonator
- Quartz crystal
- External clock input
- Other ()

At what frequency ?

$f(X_{IN}) =$ MHz

(2) In which operation mode will you use your microcomputer ?

- Single-chip mode
- Memory expansion mode
- Microprocessor mode

※ 5. Comments

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—27A<9ZA1>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38102M5-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | | |
|---|----------|--------------|------------------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : M38102M5-XXXSP M38102M5-XXXFP

Checksum code for entire EPROM

 (hexadecimal notation)

EPROM type (indicate the type used)

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|--|--------------------|---|--------------------|---------------|--------------------|---------------|--------------------|---------------|--------------------|---------------|--------------------|---------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--|---------------|--|--------------------|---|--------------------|---------------|--------------------|---------------|--------------------|---------------|--------------------|---------------|--------------------|---------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|
| <input type="checkbox"/> 27256 | <input type="checkbox"/> 27512 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td colspan="2" style="text-align: center;">EPROM address</td></tr> <tr><td style="text-align: center;">0000₁₆</td><td style="text-align: center;">Product name ASCII code 'M38102M5—'</td></tr> <tr><td style="text-align: center;">000F₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">0010₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">0011₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">307F₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">3080₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">7FFD₁₆</td><td style="text-align: center;">data ROM 20350 bytes</td></tr> <tr><td style="text-align: center;">7FFE₁₆</td><td style="text-align: center;">data ROM 20350 bytes</td></tr> <tr><td style="text-align: center;">7FFF₁₆</td><td style="text-align: center;">data ROM 20350 bytes</td></tr> </table> | EPROM address | | 0000 ₁₆ | Product name ASCII code 'M38102M5—' | 000F ₁₆ | RESMOD option | 0010 ₁₆ | RESMOD option | 0011 ₁₆ | RESMOD option | 307F ₁₆ | RESMOD option | 3080 ₁₆ | RESMOD option | 7FFD ₁₆ | data ROM 20350 bytes | 7FFE ₁₆ | data ROM 20350 bytes | 7FFF ₁₆ | data ROM 20350 bytes | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td colspan="2" style="text-align: center;">EPROM address</td></tr> <tr><td style="text-align: center;">0000₁₆</td><td style="text-align: center;">Product name ASCII code 'M38102M5—'</td></tr> <tr><td style="text-align: center;">000F₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">0010₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">0011₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">B07F₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">B080₁₆</td><td style="text-align: center;">RESMOD option</td></tr> <tr><td style="text-align: center;">FFFD₁₆</td><td style="text-align: center;">data ROM 20350 bytes</td></tr> <tr><td style="text-align: center;">FFFE₁₆</td><td style="text-align: center;">data ROM 20350 bytes</td></tr> <tr><td style="text-align: center;">FFFF₁₆</td><td style="text-align: center;">data ROM 20350 bytes</td></tr> </table> | EPROM address | | 0000 ₁₆ | Product name ASCII code 'M38102M5—' | 000F ₁₆ | RESMOD option | 0010 ₁₆ | RESMOD option | 0011 ₁₆ | RESMOD option | B07F ₁₆ | RESMOD option | B080 ₁₆ | RESMOD option | FFFD ₁₆ | data ROM 20350 bytes | FFFE ₁₆ | data ROM 20350 bytes | FFFF ₁₆ | data ROM 20350 bytes |
| EPROM address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | Product name ASCII code 'M38102M5—' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0011 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 307F ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3080 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7FFD ₁₆ | data ROM 20350 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7FFE ₁₆ | data ROM 20350 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7FFF ₁₆ | data ROM 20350 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| EPROM address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | Product name ASCII code 'M38102M5—' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0011 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| B07F ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| B080 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FFFD ₁₆ | data ROM 20350 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FFFE ₁₆ | data ROM 20350 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FFFF ₁₆ | data ROM 20350 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

In the address space of the microcomputer, the internal ROM area is from address B080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38102M5—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-------------------------|--|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|---|---------|--|--------------------|-------------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|
| <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="text-align: center;">Address</td><td></td></tr> <tr><td style="text-align: center;">0000₁₆</td><td style="text-align: center;">'M' = 4 D₁₆</td></tr> <tr><td style="text-align: center;">0001₁₆</td><td style="text-align: center;">'3' = 3 3₁₆</td></tr> <tr><td style="text-align: center;">0002₁₆</td><td style="text-align: center;">'8' = 3 8₁₆</td></tr> <tr><td style="text-align: center;">0003₁₆</td><td style="text-align: center;">'1' = 3 1₁₆</td></tr> <tr><td style="text-align: center;">0004₁₆</td><td style="text-align: center;">'0' = 3 0₁₆</td></tr> <tr><td style="text-align: center;">0005₁₆</td><td style="text-align: center;">'2' = 3 2₁₆</td></tr> <tr><td style="text-align: center;">0006₁₆</td><td style="text-align: center;">'M' = 4 D₁₆</td></tr> <tr><td style="text-align: center;">0007₁₆</td><td style="text-align: center;">'5' = 3 5₁₆</td></tr> </table> | Address | | 0000 ₁₆ | 'M' = 4 D ₁₆ | 0001 ₁₆ | '3' = 3 3 ₁₆ | 0002 ₁₆ | '8' = 3 8 ₁₆ | 0003 ₁₆ | '1' = 3 1 ₁₆ | 0004 ₁₆ | '0' = 3 0 ₁₆ | 0005 ₁₆ | '2' = 3 2 ₁₆ | 0006 ₁₆ | 'M' = 4 D ₁₆ | 0007 ₁₆ | '5' = 3 5 ₁₆ | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="text-align: center;">Address</td><td></td></tr> <tr><td style="text-align: center;">0008₁₆</td><td style="text-align: center;">'—' = 2 D₁₆</td></tr> <tr><td style="text-align: center;">0009₁₆</td><td style="text-align: center;">FF₁₆</td></tr> <tr><td style="text-align: center;">000A₁₆</td><td style="text-align: center;">FF₁₆</td></tr> <tr><td style="text-align: center;">000B₁₆</td><td style="text-align: center;">FF₁₆</td></tr> <tr><td style="text-align: center;">000C₁₆</td><td style="text-align: center;">FF₁₆</td></tr> <tr><td style="text-align: center;">000D₁₆</td><td style="text-align: center;">FF₁₆</td></tr> <tr><td style="text-align: center;">000E₁₆</td><td style="text-align: center;">FF₁₆</td></tr> <tr><td style="text-align: center;">000F₁₆</td><td style="text-align: center;">FF₁₆</td></tr> </table> | Address | | 0008 ₁₆ | '—' = 2 D ₁₆ | 0009 ₁₆ | FF ₁₆ | 000A ₁₆ | FF ₁₆ | 000B ₁₆ | FF ₁₆ | 000C ₁₆ | FF ₁₆ | 000D ₁₆ | FF ₁₆ | 000E ₁₆ | FF ₁₆ | 000F ₁₆ | FF ₁₆ |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0003 ₁₆ | '1' = 3 1 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0004 ₁₆ | '0' = 3 0 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0005 ₁₆ | '2' = 3 2 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0007 ₁₆ | '5' = 3 5 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 ₁₆ | '—' = 2 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0009 ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000A ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000B ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000C ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000D ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000E ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | FF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—27A<9ZA1>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38102M5-XXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| | | |
|--------------------|----------------------------------|----------------------------------|
| EPROM type | 27256 | 27512 |
| The pseudo-command | * =△\$8000 .BYTE△ 'M38102M5—' | * =△\$0000 .BYTE△ 'M38102M5—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

Reset mode switching option

- Normal operation start mode Address 0010₁₆
- Low-speed operation start mode

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| | | |
|-------------------|---------------------------|---------------------------|
| EPROM type | 27256 | 27512 |
| Reset mode option | * =△\$8010 .BYTE△ \$XX | * =△\$0010 .BYTE△ \$XX |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

※ 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38102M5-XXXSP, 64P6N for M38102M5-XXXFP) and attach it to the mask ROM confirmation form.

※ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—27A<9ZA1>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38102M5-XXXSP/FP
MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

※ 5. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{IN}) =$ MHz

(2) How will you use the X_{CIN} - X_{COUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{CIN}) =$ kHz

※ 6. Comments

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-61A<07A0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38103M6-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | |
|------------|--------------|-----------------|--------------------|--------------|------------|
| * Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : M38103M6-XXXSP M38103M6-XXXFP

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type (indicate the type used)

| | | | | | | | | | | | | | | | | | | | | | |
|--|--------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--|---------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| <input type="checkbox"/> 27256 | <input type="checkbox"/> 27512 | | | | | | | | | | | | | | | | | | | | |
| <table border="1" style="width: 100%;"> <tr><td style="text-align: center;">EPROM address</td></tr> <tr><td style="text-align: center;">0000₁₆</td></tr> <tr><td style="text-align: center;">000F₁₆</td></tr> <tr><td style="text-align: center;">0010₁₆</td></tr> <tr><td style="text-align: center;">0011₁₆</td></tr> <tr><td style="text-align: center;">207F₁₆</td></tr> <tr><td style="text-align: center;">2080₁₆</td></tr> <tr><td style="text-align: center;">7FFD₁₆</td></tr> <tr><td style="text-align: center;">7FFE₁₆</td></tr> <tr><td style="text-align: center;">7FFF₁₆</td></tr> </table> | EPROM address | 0000 ₁₆ | 000F ₁₆ | 0010 ₁₆ | 0011 ₁₆ | 207F ₁₆ | 2080 ₁₆ | 7FFD ₁₆ | 7FFE ₁₆ | 7FFF ₁₆ | <table border="1" style="width: 100%;"> <tr><td style="text-align: center;">EPROM address</td></tr> <tr><td style="text-align: center;">0000₁₆</td></tr> <tr><td style="text-align: center;">000F₁₆</td></tr> <tr><td style="text-align: center;">0010₁₆</td></tr> <tr><td style="text-align: center;">0011₁₆</td></tr> <tr><td style="text-align: center;">A07F₁₆</td></tr> <tr><td style="text-align: center;">A080₁₆</td></tr> <tr><td style="text-align: center;">FFFD₁₆</td></tr> <tr><td style="text-align: center;">FFFE₁₆</td></tr> <tr><td style="text-align: center;">FFFF₁₆</td></tr> </table> | EPROM address | 0000 ₁₆ | 000F ₁₆ | 0010 ₁₆ | 0011 ₁₆ | A07F ₁₆ | A080 ₁₆ | FFFD ₁₆ | FFFE ₁₆ | FFFF ₁₆ |
| EPROM address | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 0011 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 207F ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 2080 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 7FFD ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 7FFE ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 7FFF ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| EPROM address | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| 0011 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| A07F ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| A080 ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| FFFD ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| FFFE ₁₆ | | | | | | | | | | | | | | | | | | | | | |
| FFFF ₁₆ | | | | | | | | | | | | | | | | | | | | | |

In the address space of the microcomputer, the internal ROM area is from address A080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38103M6—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | |
|--------------------|-------------------------|-------------------------|
| Address | Address | Address |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | 000A ₁₆ |
| 0003 ₁₆ | '1' = 3 1 ₁₆ | 000B ₁₆ |
| 0004 ₁₆ | '0' = 3 0 ₁₆ | 000C ₁₆ |
| 0005 ₁₆ | '3' = 3 3 ₁₆ | 000D ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ |
| 0007 ₁₆ | '6' = 3 6 ₁₆ | 000F ₁₆ |
| | | '-' = 2 D ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |
| | | FF ₁₆ |

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—61A<07A0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38103M6-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|----------------------------------|----------------------------------|
| The pseudo-command | * =△\$8000 .BYTE△ 'M38103M6—' | * =△\$0000 .BYTE△ 'M38103M6—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

Reset mode switching option

- Normal operation start mode 01₁₆ Address 0010₁₆
- Low-speed operation start mode 00₁₆

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|-------------------|---------------------------|---------------------------|
| Reset mode option | * =△\$8010 .BYTE△ \$XX | * =△\$0010 .BYTE△ \$XX |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

※ 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38103M6-XXXSP, 64P6N for M38103M6-XXXFP) and attach it to the mask ROM confirmation form.

※ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-61A<07A0>

**SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38103M6-XXXSP/FP
MITSUBISHI ELECTRIC**

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

※ 5. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{IN}) =$ MHz

(2) How will you use the X_{CIN} - X_{COUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{CIN}) =$ kHz

※ 6. Comments

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-49A<03A0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38112M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked*.

| | | | | | |
|------------|--------------|------------------|--------------------|--------------|------------|
| * Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.


If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : M38112M4-XXXSP M38112M4-XXXFP

Checksum code for entire EPROM

 (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38112M4-" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | | Address | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ | '-' = 2 D ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '1' = 3 1 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '1' = 3 1 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '2' = 3 2 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '4' = 3 4 ₁₆ | 000F ₁₆ | FF ₁₆ |

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—49A〈03A0〉

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38112M4-XXXSP/FP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|----------------------------------|----------------------------------|
| The pseudo-command | * =△\$8000 .BYTE△ 'M38112M4—' | * =△\$0000 .BYTE△ 'M38112M4—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

Reset mode switching option

- Normal operation start mode 01₁₆ Address 0010₁₆
- Low-speed operation start mode 00₁₆

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|-------------------|---------------------------|---------------------------|
| Reset mode option | * =△\$8010 .BYTE△ \$XX | * =△\$0010 .BYTE△ \$XX |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

※ 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38112M4-XXXSP, 64P6N for M38112M4-XXXFP) and attach it to the mask ROM confirmation form.

※ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—49A< 03A0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38112M4-XXXSP/FP
MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

※ 5. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{IN}) =$ MHz

(2) How will you use the X_{CIN} - X_{COUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{CIN}) =$ kHz

※ 6. Comments

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-74A<09A1>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38173M6-XXXFP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | | |
|---|----------|--------------|------------------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM

| | | | |
|--|--|--|--|
| | | | |
|--|--|--|--|

(hexadecimal notation)

EPROM type (indicate the type used)

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--|--|--------------------|--|--------------------|--|--------------------|---------------|--------------------|--|--------------------|--|--------------------|-------------------------|--------------------|--|--------------------|--|--------------------|--|---|---------------|--|--------------------|--|--------------------|---------------|--------------------|--|--------------------|--|--------------------|-------------------------|--------------------|--|--------------------|--|--------------------|--|
| <input type="checkbox"/> 27256 | <input type="checkbox"/> 27512 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1" style="width: 100%;"> <tr><td colspan="2">EPROM address</td></tr> <tr><td style="text-align: center;">0000₁₆</td><td style="border: 1px solid black;">Product name ASCII code 'M38173M6--'</td></tr> <tr><td style="text-align: center;">000F₁₆</td><td></td></tr> <tr><td style="text-align: center;">0010₁₆</td><td style="border: 1px solid black;">RESMOD option</td></tr> <tr><td style="text-align: center;">0011₁₆</td><td style="background-color: #cccccc;"></td></tr> <tr><td style="text-align: center;">207F₁₆</td><td></td></tr> <tr><td style="text-align: center;">2080₁₆</td><td style="border: 1px solid black;">data ROM 24446 bytes</td></tr> <tr><td style="text-align: center;">7FFD₁₆</td><td></td></tr> <tr><td style="text-align: center;">7FFE₁₆</td><td style="background-color: #cccccc;"></td></tr> <tr><td style="text-align: center;">7FFF₁₆</td><td style="background-color: #cccccc;"></td></tr> </table> | EPROM address | | 0000 ₁₆ | Product name ASCII code 'M38173M6--' | 000F ₁₆ | | 0010 ₁₆ | RESMOD option | 0011 ₁₆ | | 207F ₁₆ | | 2080 ₁₆ | data ROM 24446 bytes | 7FFD ₁₆ | | 7FFE ₁₆ | | 7FFF ₁₆ | | <table border="1" style="width: 100%;"> <tr><td colspan="2">EPROM address</td></tr> <tr><td style="text-align: center;">0000₁₆</td><td style="border: 1px solid black;">Product name ASCII code 'M38173M6--'</td></tr> <tr><td style="text-align: center;">0010₁₆</td><td style="border: 1px solid black;">RESMOD option</td></tr> <tr><td style="text-align: center;">0011₁₆</td><td style="background-color: #cccccc;"></td></tr> <tr><td style="text-align: center;">A07F₁₆</td><td></td></tr> <tr><td style="text-align: center;">A080₁₆</td><td style="border: 1px solid black;">data ROM 24446 bytes</td></tr> <tr><td style="text-align: center;">FFFD₁₆</td><td></td></tr> <tr><td style="text-align: center;">FFFE₁₆</td><td style="background-color: #cccccc;"></td></tr> <tr><td style="text-align: center;">FFFF₁₆</td><td style="background-color: #cccccc;"></td></tr> </table> | EPROM address | | 0000 ₁₆ | Product name ASCII code 'M38173M6--' | 0010 ₁₆ | RESMOD option | 0011 ₁₆ | | A07F ₁₆ | | A080 ₁₆ | data ROM 24446 bytes | FFFD ₁₆ | | FFFE ₁₆ | | FFFF ₁₆ | |
| EPROM address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | Product name ASCII code 'M38173M6--' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0011 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 207F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 2080 ₁₆ | data ROM 24446 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7FFD ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7FFE ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7FFF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| EPROM address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | Product name ASCII code 'M38173M6--' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 ₁₆ | RESMOD option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0011 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A07F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A080 ₁₆ | data ROM 24446 bytes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FFFD ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FFFE ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FFFF ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

In the address space of the microcomputer, the internal ROM area is from address A080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38173M6--" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--|---------|--------------------|-------------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|
| <table border="1" style="width: 100%;"> <tr><td style="text-align: center;">Address</td></tr> <tr><td style="text-align: center;">0000₁₆</td><td style="text-align: center;">'M' = 4 D₁₆</td></tr> <tr><td style="text-align: center;">0001₁₆</td><td style="text-align: center;">'3' = 3 3₁₆</td></tr> <tr><td style="text-align: center;">0002₁₆</td><td style="text-align: center;">'8' = 3 8₁₆</td></tr> <tr><td style="text-align: center;">0003₁₆</td><td style="text-align: center;">'1' = 3 1₁₆</td></tr> <tr><td style="text-align: center;">0004₁₆</td><td style="text-align: center;">'7' = 3 7₁₆</td></tr> <tr><td style="text-align: center;">0005₁₆</td><td style="text-align: center;">'3' = 3 3₁₆</td></tr> <tr><td style="text-align: center;">0006₁₆</td><td style="text-align: center;">'M' = 4 D₁₆</td></tr> <tr><td style="text-align: center;">0007₁₆</td><td style="text-align: center;">'6' = 3 6₁₆</td></tr> </table> | Address | 0000 ₁₆ | 'M' = 4 D ₁₆ | 0001 ₁₆ | '3' = 3 3 ₁₆ | 0002 ₁₆ | '8' = 3 8 ₁₆ | 0003 ₁₆ | '1' = 3 1 ₁₆ | 0004 ₁₆ | '7' = 3 7 ₁₆ | 0005 ₁₆ | '3' = 3 3 ₁₆ | 0006 ₁₆ | 'M' = 4 D ₁₆ | 0007 ₁₆ | '6' = 3 6 ₁₆ | <table border="1" style="width: 100%;"> <tr><td style="text-align: center;">Address</td></tr> <tr><td style="text-align: center;">0008₁₆</td><td style="text-align: center;">'-' = 2 D₁₆</td></tr> <tr><td style="text-align: center;">0009₁₆</td><td style="text-align: center;">F F₁₆</td></tr> <tr><td style="text-align: center;">000A₁₆</td><td style="text-align: center;">F F₁₆</td></tr> <tr><td style="text-align: center;">000B₁₆</td><td style="text-align: center;">F F₁₆</td></tr> <tr><td style="text-align: center;">000C₁₆</td><td style="text-align: center;">F F₁₆</td></tr> <tr><td style="text-align: center;">000D₁₆</td><td style="text-align: center;">F F₁₆</td></tr> <tr><td style="text-align: center;">000E₁₆</td><td style="text-align: center;">F F₁₆</td></tr> <tr><td style="text-align: center;">000F₁₆</td><td style="text-align: center;">F F₁₆</td></tr> </table> | Address | 0008 ₁₆ | '-' = 2 D ₁₆ | 0009 ₁₆ | F F ₁₆ | 000A ₁₆ | F F ₁₆ | 000B ₁₆ | F F ₁₆ | 000C ₁₆ | F F ₁₆ | 000D ₁₆ | F F ₁₆ | 000E ₁₆ | F F ₁₆ | 000F ₁₆ | F F ₁₆ |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0003 ₁₆ | '1' = 3 1 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0004 ₁₆ | '7' = 3 7 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0005 ₁₆ | '3' = 3 3 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0007 ₁₆ | '6' = 3 6 ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0008 ₁₆ | '-' = 2 D ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0009 ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000A ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000B ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000C ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000D ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000E ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000F ₁₆ | F F ₁₆ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—74A<09A1>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38173M6-XXXFP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| | | |
|--------------------|----------------------------------|----------------------------------|
| EPROM type | 27256 | 27512 |
| The pseudo-command | * =△\$8000 .BYTE△ 'M38173M6—' | * =△\$0000 .BYTE△ 'M38173M6—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

Reset mode switching option

- Normal operation start mode Address 0010₁₆
- Low-speed operation start mode

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| | | |
|-------------------|---------------------------|---------------------------|
| EPROM type | 27256 | 27512 |
| Reset mode option | * =△\$8010 .BYTE△ \$XX | * =△\$0010 .BYTE△ \$XX |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

※ 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38173M6-XXXFP) and attach it to the mask ROM confirmation form.

※ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard)
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH03—74A<09A1>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38173M6-XXXFP
MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

※ 5. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{IN}) =$ MHz

(2) How will you use the X_{CIN} - X_{COUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{CIN}) =$ kHz

※ 6. Comments

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH04—03A<0YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38174M8-XXXFP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

| | | |
|---------|------------------------|----------------------|
| Receipt | Date : | |
| | Section head signature | Supervisor signature |
| | | |

Note : Please fill in all items marked※.

| | | | | | | |
|---|----------|--------------|--------------|--------------------|--------------|------------|
| ※ | Customer | Company name | TEL () | Issuance signature | Submitted by | Supervisor |
| | | Date issued | Date : | | | |

※ 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address 8080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38174M8—" must be entered in addresses 0000₁₆ to 0008₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

| | | | |
|--------------------|-------------------------|--------------------|-------------------------|
| Address | | Address | |
| 0000 ₁₆ | 'M' = 4 D ₁₆ | 0008 ₁₆ | '—' = 2 D ₁₆ |
| 0001 ₁₆ | '3' = 3 3 ₁₆ | 0009 ₁₆ | FF ₁₆ |
| 0002 ₁₆ | '8' = 3 8 ₁₆ | 000A ₁₆ | FF ₁₆ |
| 0003 ₁₆ | '1' = 3 1 ₁₆ | 000B ₁₆ | FF ₁₆ |
| 0004 ₁₆ | '7' = 3 7 ₁₆ | 000C ₁₆ | FF ₁₆ |
| 0005 ₁₆ | '4' = 3 4 ₁₆ | 000D ₁₆ | FF ₁₆ |
| 0006 ₁₆ | 'M' = 4 D ₁₆ | 000E ₁₆ | FF ₁₆ |
| 0007 ₁₆ | '8' = 3 8 ₁₆ | 000F ₁₆ | FF ₁₆ |

MITSUBISHI MICROCOMPUTERS SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ—SH04—03A(0YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38174M8-XXXFP MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|--------------------|----------------------------------|----------------------------------|
| The pseudo-command | * =△\$8000 .BYTE△ 'M38174M8—' | * =△\$0000 .BYTE△ 'M38174M8—' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

Reset mode switching option

- Normal operation start mode Address 0010₁₆
- Low-speed operation start mode

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
|-------------------|---------------------------|---------------------------|
| Reset mode option | * =△\$8010 .BYTE△ \$XX | * =△\$0010 .BYTE△ \$XX |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

※ 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38174M8-XXXFP) and attach it to the mask ROM confirmation form.

※ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

- ROM code list unnecessary (standard).
- ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH04-03A<0YA0>

SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38174M8-XXXFP
MITSUBISHI ELECTRIC

| | |
|-----------------|--|
| Mask ROM number | |
|-----------------|--|

※ 5. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN} - X_{OUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{IN}) =$ MHz

(2) How will you use the X_{CIN} - X_{COUT} oscillator ?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency ?

$f(X_{CIN}) =$ kHz

※ 6. Comments

MARK SPECIFICATION FORM

MARK SPECIFICATION FORM

The mark specification form varies depending on the package type. Fill out the mark specification form for the package being ordered, and submit the form with the mask ROM confirmation form.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

32P4B (32-PIN SHRINK DIP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.


3: Customer's parts number can be up to 16 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4: If the Mitsubishi logo is not required, check the box on the right.

Mitsubishi logo is not required

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

42P4B (42-PIN SHRINK DIP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.


3: Customer's parts number can be up to 15 characters :

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4: If the Mitsubishi logo is not required, check the box on the right.

Mitsubishi logo is not required

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

44P6N (44-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name




Note1 : The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.

3: Customer's parts number can be up to 7 characters :

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

C. Special Mark Required



Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required



The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

50P6 (50-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.


3: Customer's parts number can be up to 9 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

52P4B (52-PIN SHRINK DIP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Note1 : The mark field should be written right aligned.

2 : The fonts and size of characters are standard Mitsubishi type.


3 : Customer's parts number can be up to 18 characters :

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4 : If the Mitsubishi logo is not required, check the box on the right.

Mitsubishi logo is not required

C. Special Mark Required



Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2 : If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

56P6N (56-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Note4. If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

Note1: The mark field should be written right aligned.


2: The fonts and size of characters are standard Mitsubishi type.

3: Customer's parts number can be up to 11 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo is required or not.

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

60P6 (60-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name




Customer's Parts Number
Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

- Note 1: The mark field should be written right aligned.
- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 12 characters:
Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.
- 4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

C. Special Mark Required



Note 1: If the Special Mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

- 2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

64P4B (64-PIN SHRINK DIP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Note1 : The mark field should be written right aligned.

2 : The fonts and size of characters are standard Mitsubishi type.


3 : Customer's parts number can be up to 19 characters :

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4 : If the Mitsubishi logo is not required, check the box on the right.

Mitsubishi logo is not required

C. Special Mark Required



Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2 : If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

64P6N (64-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number
Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 10 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4: If the Mitsubishi logo is not required, check the box below.


Mitsubishi logo is not required

5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo is required or not.

Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type. (The character size became smaller than A (standard Mitsubishi mark) type)

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

64P6S (64-PIN QFP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name


Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



Mitsubishi IC catalog name

B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's Parts Number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name and Mitsubishi lot number

Note3: Customer's parts number can be up to 11 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required




Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type. (The character size become smaller than A (standard Mitsubishi mark) type)

5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo is required or not.

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required



The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

64P6W (64-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number
Note: The fonts and size of characters are standard Mitsubishi type.
Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 12 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.


4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

72P6 (72-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name




Customer's parts number
Note: The fonts and size of characters are standard Mitsubishi type.
Mitsubishi IC catalog name

- Note1: The mark field should be written right aligned.
- 2: The fonts and size of characters are standard Mitsubishi type.
 - 3: Customer's Parts Number can be up to 12 characters:
Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.
 - 4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

C. Special Mark Required



- Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.
- 2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

80P6 (80-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number
Note: The fonts and size of characters are standard Mitsubishi type.
Mitsubishi IC catalog name


Note3: Customer's parts number can be up to 14 characters:
Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4: If the Mitsubishi logo  is not required, check the box below.

Mitsubishi logo is not required

Note1: The mark field should be written right aligned.
2. The fonts and size of characters are standard Mitsubishi type.

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

80P6N (80-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number
Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 14 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.


4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

Note1: The mark field should be written right aligned

2: The fonts and size of characters are standard Mitsubishi type.

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

80P6S (80-PIN QFP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).


A. Standard Mitsubishi Mark



Mitsubishi IC catalog name

Mitsubishi lot number (6-digit)

B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Mitsubishi lot number (6-digit)

Note3: Customer's parts number can be up to 10 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.

4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo is required or not.

Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type. (The character size become smaller than A (standard Mitsubishi mark) type)


Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

C. Special Mark Required



The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

84P0 (84-PIN PLCC) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type. (The character size become smaller than A (standard Mitsubishi mark) type)

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.


MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

100P6S (100-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note 3: Customer's parts number can be up to 14 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.


4: If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

Note 1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.

C. Special Mark Required



Note 1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.

CONTACT ADDRESSES FOR FURTHER INFORMATION

JAPAN

Semiconductor Marketing Division
Mitsubishi Electric Corporation
2-3, Marunouchi 2-chome
Chiyoda-ku, Tokyo 100, Japan
Telex 24532 MELCO J
Telephone (03) 3218-3473
(03) 3218-3499
Facsimile (03) 3214-5570

Overseas Marketing Manager
Kita-Itami Works
4-1, Mizuhara, Itami-shi,
Hyogo-ken 664, Japan
Telex 526408 KMELCO J
Telephone (0727) 82-5131
Facsimile (0727) 72-2329

HONG KONG

Mitsubishi Electric (H K) Ltd
41st fl., Manulife Tower, 169,
Electric Road, North Point, Hong Kong
Telex 60800 MELCO HX
Telephone 510-0555
Facsimile 510-9830, 510-9822,
510-9803

SINGAPORE

MELCO SALES SINGAPORE PTE,
LTD
307 Alexandra Road #05-01/02
Mitsubishi Electric Building
Singapore 0315
Telex RS 20845 MELCO
Telephone 4732308
Facsimile 4738944

TAIWAN

MELCO-TAIWAN CO., Ltd
1st fl., Chung-Ling Bldg,
363, Sec 2, Fu-Hsing S Road,
Taipei R O C
Telephone. (02) 735-3030
Facsimile (02) 735-6771
Telex 25433 CHURYO "MELCO-
TAIWAN"

U.S.A.

NORTHWEST

Mitsubishi Electronics America, Inc
1050 East Arques Avenue
Sunnyvale, CA 94086
Telephone (408) 730-5900
Facsimile (408) 730-4972

SAN DIEGO

Mitsubishi Electronics America, Inc
16980 Via Tazon, Suite 220
San Diego, CA 92128
Telephone (619) 451-9618
Facsimile (619) 592-0242

DENVER

Mitsubishi Electronics America, Inc
4600 South Ulster Street
Metropoint Building, 7th Floor
Denver, CO 80237
Telephone (303) 740-6775
Facsimile (303) 694-0613

SOUTHWEST

Mitsubishi Electronics America, Inc
991 Knox Street
Torrance, CA 90502
Telephone (213) 515-3993
Facsimile (213) 217-5781

SOUTH CENTRAL

Mitsubishi Electronics America, Inc
1501 Luna Road, Suite 124
Carrollton, TX 75006
Telephone (214) 484-1919
Facsimile (214) 243-0207

NORTHERN

Mitsubishi Electronics America, Inc
15612 Highway 7 #243
Minnetonka, MN 55345
Telephone (612) 938-7779
Facsimile (612) 938-5125

NORTH CENTRAL

Mitsubishi Electronics America, Inc
800 N Bierman Circle
Mt Prospect, IL 60056
Telephone (312) 298-9223
Facsimile (312) 298-0567

NORTHEAST

Mitsubishi Electronics America, Inc
200 Unicorn Park Drive
Woburn, MA 01801
Telephone (617) 932-5700
Facsimile (617) 938-1075

MID-ATLANTIC

Mitsubishi Electronics America, Inc
800 Cottontail Lane
Somerset, NJ 08873
Telephone (201) 469-8833
Facsimile (201) 469-1909

SOUTH ATLANTIC

Mitsubishi Electronics America, Inc
2500 Gateway Center Blvd., Suite 300
Morrisville NC 27560
Telephone (404) 368-4850
Facsimile: (404) 662-5208

SOUTHEAST

Mitsubishi Electronics America, Inc
Town Executive Center
6100 Glades Road #210
Boca Raton, FL 33433
Telephone (407) 487-7747
Facsimile: (407) 487-2046

CANADA

Mitsubishi Electronics America, Inc
6185 Ordan Drive, Unit #110
Mississauga, Ontario, Canada L5T 2E1
Telephone. (416) 670-8711
Facsimile (416) 670-8715

Mitsubishi Electronics America, Inc
300 March Road, Suite 302
Kanata, Ontario, Canada K2K 2E2
Telephone (416) 670-8711
Facsimile (416) 670-8715

GERMANY

Mitsubishi Electric Europe GmbH
Headquarters
Gotheer Str 8
4030 Ratingen 1, Germany
Telex 8585070 MED D
Telephone: (02102) 4860
Facsimile (02102) 486-115

Munich Office
Arabellastraße 31
8000 Munchen 81, Germany
Telex 5214820
Telephone (089) 919006-09
Facsimile (089) 9101399

FRANCE

Mitsubishi Electric Europe GmbH
55, Avenue de Colmar
92563 Rueil Malmaison Cedex
Telex: 632326
Telephone 47087871
Facsimile 47513622

ITALY

Mitsubishi Electric Europe GmbH
Centro Direzionale Colleoni
Palazzo Cassiopea 1
20041 Agrate Brianza I-Milano
Telephone (039) 636011
Facsimile (039) 6360120

SWEDEN

Mitsubishi Electric Europe GmbH
Lastbilsvagen 6B
5-19149 Sollentuna, Sweden
Telex 10877 (meab S)
Telephone (08) 960468
Facsimile (08) 966877

U.K.

Mitsubishi Electric (U K) Ltd
Travellers Lane
Hatfield
Herts AL10 8XB, England, U K
Telephone (0044) 7072 76100
Facsimile (0044) 7072 78692

AUSTRALIA

Mitsubishi Electric Australia Pty Ltd
348 Victoria Road
Rydalmere Nsw 2116, Australia
Private Bag No 2 Rydalmere Nsw 2116
Telex MESYDAA 126614
Telephone (02) 684-7200
Facsimile (02) 638-7072

MITSUBISHI DATA BOOK
SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2

May, First Edition 1992

Edited by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

© 1992 MITSUBISHI ELECTRIC CORPORATION Printed in Japan

MITSUBISHI SEMICONDUCTORS SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol. **2**

 **MITSUBISHI ELECTRIC CORPORATION**
HEAD OFFICE: MITSUBISHI DENKI BLDG., MARUNOUCHI, TOKYO 100 TELEX: J24532 CABLE: MELCO TOKYO

If these products or technologies
fall under Japanese and/or COCOM
strategic restrictions, diversion
contrary thereto is prohibited.