

MEMORY PRODUCTS

DATA BOOK

Spring 1996

DYNAMIC RAMs



EXIS, INCORPORATED
MANUFACTURERS' REPRESENTATIVE
2841 JUNCTION AVENUE, SUITE 202
SAN JOSE, CA 95134
(408) 456-1650

NEC

Dynamic RAM

Spring 1996 Data Book

Document No. M10547EJ4V0DBU1
©1996 NEC Electronics Inc. All rights reserved.
Printed in the United States of America.

No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. ALL DEVICES SOLD BY NECEL ARE COVERED BY THE PROVISIONS APPEARING IN NECEL TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATION OF LIABILITY, WARRANTY, AND PATENT PROVISIONS. NECEL makes no warranty, express, statutory, implied or by description, regarding information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitments to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, machine tools, industrial robots, audio and visual equipment, and other consumer products. For automotive and transportation equipment, traffic control systems, anti-disaster and anti-crime systems, it is recommended that the customer contact the responsible NECEL salesperson to determine the reliability requirements for any such application and any cost adder. NECEL does not recommend or approve use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If customers wish to use NECEL devices in applications not intended by NECEL, customer must contact the responsible NECEL sales people to determine NECEL's willingness to support a given application.

Index

| | | | | | | | | | | | | | | | | | | | | | | | | |
|---|--|-----------------------|---|-------------|-------------|-------|----------|---|------------|-------|-----|-------------|-------|-----|---------|---|-----------------------|-------|-----|---------|--|------------|-------|-----|
| Selection Guide | _____ | 1 | | | | | | | | | | | | | | | | | | | | | | |
| Hyper Page Mode (EDO) | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">64M DRAM</td> <td style="border: none; padding: 0 10px;"> <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">11</td> </tr> </table> </td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">16M DRAM</td> <td style="border: none; padding: 0 10px;"> <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">115</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">263</td> </tr> </table> </td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">4M DRAM</td> <td style="border: none; padding: 0 10px;"> <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%, 5.0V ± 5%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">455</td> </tr> </table> </td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">1M DRAM</td> <td style="border: none; padding: 0 10px;"> <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">503</td> </tr> </table> </td> </tr> </table> | 64M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">11</td> </tr> </table> | 3.3V ± 0.3V | _____ | 11 | 16M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">115</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">263</td> </tr> </table> | 5.0V ± 10% | _____ | 115 | 3.3V ± 0.3V | _____ | 263 | 4M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%, 5.0V ± 5%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">455</td> </tr> </table> | 5.0V ± 10%, 5.0V ± 5% | _____ | 455 | 1M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">503</td> </tr> </table> | 5.0V ± 10% | _____ | 503 |
| 64M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">11</td> </tr> </table> | 3.3V ± 0.3V | _____ | 11 | | | | | | | | | | | | | | | | | | | | |
| 3.3V ± 0.3V | _____ | 11 | | | | | | | | | | | | | | | | | | | | | | |
| 16M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">115</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">263</td> </tr> </table> | 5.0V ± 10% | _____ | 115 | 3.3V ± 0.3V | _____ | 263 | | | | | | | | | | | | | | | | | |
| 5.0V ± 10% | _____ | 115 | | | | | | | | | | | | | | | | | | | | | | |
| 3.3V ± 0.3V | _____ | 263 | | | | | | | | | | | | | | | | | | | | | | |
| 4M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%, 5.0V ± 5%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">455</td> </tr> </table> | 5.0V ± 10%, 5.0V ± 5% | _____ | 455 | | | | | | | | | | | | | | | | | | | | |
| 5.0V ± 10%, 5.0V ± 5% | _____ | 455 | | | | | | | | | | | | | | | | | | | | | | |
| 1M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">503</td> </tr> </table> | 5.0V ± 10% | _____ | 503 | | | | | | | | | | | | | | | | | | | | |
| 5.0V ± 10% | _____ | 503 | | | | | | | | | | | | | | | | | | | | | | |
| Fast Page Mode | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">64M DRAM</td> <td style="border: none; padding: 0 10px;"> <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">585</td> </tr> </table> </td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">16M DRAM</td> <td style="border: none; padding: 0 10px;"> <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">671</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">773</td> </tr> </table> </td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">4M DRAM</td> <td style="border: none; padding: 0 10px;"> <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">875</td> </tr> </table> </td> </tr> </table> | 64M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">585</td> </tr> </table> | 3.3V ± 0.3V | _____ | 585 | 16M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">671</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">773</td> </tr> </table> | 5.0V ± 10% | _____ | 671 | 3.3V ± 0.3V | _____ | 773 | 4M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">875</td> </tr> </table> | 5.0V ± 10% | _____ | 875 | | | | | |
| 64M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">585</td> </tr> </table> | 3.3V ± 0.3V | _____ | 585 | | | | | | | | | | | | | | | | | | | | |
| 3.3V ± 0.3V | _____ | 585 | | | | | | | | | | | | | | | | | | | | | | |
| 16M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">671</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">3.3V ± 0.3V</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">773</td> </tr> </table> | 5.0V ± 10% | _____ | 671 | 3.3V ± 0.3V | _____ | 773 | | | | | | | | | | | | | | | | | |
| 5.0V ± 10% | _____ | 671 | | | | | | | | | | | | | | | | | | | | | | |
| 3.3V ± 0.3V | _____ | 773 | | | | | | | | | | | | | | | | | | | | | | |
| 4M DRAM | <table border="0" style="border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">5.0V ± 10%</td> <td style="border: none; padding: 0 20px;">_____</td> <td style="border: none; text-align: right; vertical-align: middle;">875</td> </tr> </table> | 5.0V ± 10% | _____ | 875 | | | | | | | | | | | | | | | | | | | | |
| 5.0V ± 10% | _____ | 875 | | | | | | | | | | | | | | | | | | | | | | |
| Synchronous DRAM | _____ | 975 | | | | | | | | | | | | | | | | | | | | | | |
| How to Use DRAM | _____ | 981 | | | | | | | | | | | | | | | | | | | | | | |
| NEC Semiconductor Device Reliability / Quality Control System | _____ | 1067 | | | | | | | | | | | | | | | | | | | | | | |

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Contents

| | | | | | |
|----------------------|----------|-------------|-----------|-----------------------------|-----|
| Selection Guide..... | | | | | 1 |
| DRAM..... | | | | | 11 |
| Hyper Page (EDO) | 64M DRAM | 3.3V ± 0.3V | 16M × 4 | μ PD4264405, 4265405 | 13 |
| | | | 8M × 8 | μ PD4264805, 4265805 | 43 |
| | | | 4M × 16 | μ PD4264165, 4265165 | 73 |
| | 16M DRAM | 5.0V ± 10% | 4M × 4 | μ PD42S16405, 4216405 | 117 |
| | | | | μ PD42S17405, 4217405 | 151 |
| | | | 2M × 8 | μ PD42S17805, 4217805 | 185 |
| | | | 1M × 16 | μ PD42S18165, 4218165 | 219 |
| | | 3.3V ± 0.3V | 4M × 4 | μ PD42S16405L, 4216405L ... | 265 |
| | | | | μ PD42S17405L, 4217405L ... | 299 |
| | | | 2M × 8 | μ PD42S17805L, 4217805L ... | 333 |
| | | | 1M × 16 | μ PD42S16165L, 4216165L ... | 367 |
| | | | | μ PD42S18165L, 4218165L ... | 411 |
| | 4M DRAM | 5.0V ± 10% | 256K × 16 | μ PD42S4210, 424210 | 457 |
| | | 5.0V ± 5% | | | |
| | 1M DRAM | 5.0V ± 10% | 128K × 8 | μ PD421805 | 505 |
| | | | 64K × 16 | μ PD421165 | 539 |

| | | | | | |
|-----------|----------|-------------|-----------|--|-----|
| Fast Page | 64M DRAM | 3.3V ± 0.3V | 16M × 4 | μ PD4264400, 4265400 | 587 |
| | | | 8M × 8 | μ PD4264800, 4265800 | 611 |
| | | | 4M × 16 | μ PD4264160, 4265160 | 635 |
| | 16M DRAM | 5.0V ± 10% | 4M × 4 | μ PD42S16400, 4216400 42S17400, 4217400 | 673 |
| | | | 2M × 8 | μ PD42S17800, 4217800 | 703 |
| | | | 1M × 16 | μ PD42S18160, 4218160 | 733 |
| | 16M DRAM | 3.3V ± 0.3V | 4M × 4 | μ PD42S16400L, 4216400L 42S17400L, 4217400L ... | 775 |
| | | | 2M × 8 | μ PD42S17800L, 4217800L ... | 805 |
| | | | 1M × 16 | μ PD42S18160L, 4218160L ... | 835 |
| | 4M DRAM | 5.0V ± 10% | 1M × 4 | μ PD424400 | 877 |
| | | | 512K × 8 | μ PD42S4800, 424800 | 907 |
| | | | 256K × 16 | μ PD42S4260, 424260 | 935 |

Synchronous DRAM..... 975

| | | | |
|-------------|---------|-------------------------------------|-----|
| 3.3V ± 0.3V | 4M × 4 | μ PD4516421, 4516821, 4516161 | 977 |
| | 2M × 8 | | |
| | 1M × 16 | | |


How to Use DRAM..... 981

NEC Semiconductor Device Reliability / Quality Control System 1067


Selection Guide

Part Number

64M DRAM




16M DRAM




4M DRAM


(1) × 4 / × 8



(2) × 16




1M DRAM




Synchronous DRAM


(1) × 4 / × 8




(2) × 16



(3) × 4 / × 8 (For PC)



(4) × 16 (For PC)



Hyper Page Mode (EDO) 64M Dynamic RAM

NEC

MOS INTEGRATED CIRCUIT

μ PD4264405, 4265405

64 M-BIT DYNAMIC RAM

16 M-WORD BY 4-BIT, HYPER PAGE MODE

Description

The μ PD4264405, 4265405 are 16,777,216 words by 4 bits CMOS dynamic RAMs with optional hyper page mode. Hyper page mode is a kind of page mode and is useful for the read operation. The μ PD4264405, 4265405 are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- Hyper page mode
- Single +3.3 V \pm 0.3V power supply
- 16,777,216 words by 4 bits organization

| Part number | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode cycle time (MIN.) |
|----------------------------------|--------------------|-----------------------|-----------------------------------|
| μ PD4264405-A50, 4265405-A50 | 50 ns | 84 ns | 20 ns |
| μ PD4264405-A60, 4265405-A60 | 60 ns | 104 ns | 25 ns |
| μ PD4264405-A70, 4265405-A70 | 70 ns | 124 ns | 30 ns |

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh

| Part number | Row address | Column address | Refresh | Refresh cycle |
|-----------------|-------------|----------------|--|--------------------|
| μ PD4264405 | A0-A12 | A0-A10 | $\overline{\text{RAS}}$ only refresh, Normal Read / Write | 8,192 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |
| μ PD4265405 | A0-A11 | A0-A11 | $\overline{\text{RAS}}$ only refresh, Normal Read / Write | 4,096 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|--------------------------------------|--|
| μPD4264405G5-A50 | 50 ns | 32-pin Plastic TSOP(II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4264405G5-A60 | 60 ns | | |
| μPD4264405G5-A70 | 70 ns | | |
| μPD4265405G5-A50 | 50 ns | | |
| μPD4265405G5-A60 | 60 ns | | |
| μPD4265405G5-A70 | 70 ns | | |
| μPD4264405LE-A50 | 50 ns | 32-pin Plastic SOJ (400 mil) | |
| μPD4264405LE-A60 | 60 ns | | |
| μPD4264405LE-A70 | 70 ns | | |
| μPD4265405LE-A50 | 50 ns | | |
| μPD4265405LE-A60 | 60 ns | | |
| μPD4265405LE-A70 | 70 ns | | |

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12...μPD4264405

NC ... μPD4265405

- A0 to A12 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : -No Connection

Input/Output Pin Functions

The μPD4264405, 4265405 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , Address^{Note 1} and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|--|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to AX ^{Note 1} (Address inputs) | | Address bus. Input total 24-bit of address signal, upper bits and lower bits in sequence (address multiplex method). Therefore, one word is selected from 8,388,608-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Note1.

| Part number | Address inputs | Upper bits | Lower bits |
|-------------|----------------|------------|------------|
| μPD4264405 | A0-A12 | 13 | 11 |
| μPD4265405 | A0-A11 | 12 | 12 |

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next \overline{CAS} cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the \overline{CAS} cycle time becomes shorter.

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode is shorter than that in the fast page mode.


In the hyper page mode, due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode Read Cycle



Cautions when using the hyper page mode

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|------------------|-----------|--------------|------|
| Voltage on Any Pin Relative to GND | V _T | | -0.5 to +4.6 | V |
| Supply Voltage | V _{CC} | | -0.5 to +4.6 | V |
| Output Current | I _O | | 20 | mA |
| Power Dissipation | P _D | | 1 | W |
| Operating Ambient Temperature | T _A | | 0 to +70 | °C |
| Storage Temperature | T _{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------------|-----------|------|------|----------------------|------|
| Supply Voltage | V _{CC} | | 3.0 | 3.3 | 3.6 | V |
| High Level Input Voltage | V _{IH} | | 2.0 | | V _{CC} +0.3 | V |
| Low Level Input Voltage | V _{IL} | | -0.3 | | +0.8 | V |
| Operating Ambient Temperature | T _A | | 0 | | 70 | °C |

Capacitance (T_A = 25 °C, f = 1 MHz)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|------------------|---|------|------|------|------|
| Input Capacitance | C _{I1} | Address | | | 5 | pF |
| | C _{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | pF |
| Data Input/Output Capacitance | C _{I/O} | I/O | | | 7 | pF |

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

[μPD4264405]

| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|-------------------|--|--------------------------|------|------|---------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$ | t _{RAC} = 50 ns | 100 | mA | 1,2,3 |
| | | | t _{RAC} = 60 ns | 90 | | |
| | | | t _{RAC} = 70 ns | 80 | | |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$ | | 1.0 | mA | |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$ | | 0.5 | | |
| RAS only refresh current | I _{CC3} | $\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$ | t _{RAC} = 50 ns | 100 | mA | 1,2,3,4 |
| | | | t _{RAC} = 60 ns | 90 | | |
| | | | t _{RAC} = 70 ns | 80 | | |
| Operating current (Hyper page mode) | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$ | t _{RAC} = 50 ns | 100 | mA | 1,2,5 |
| | | | t _{RAC} = 60 ns | 90 | | |
| | | | t _{RAC} = 70 ns | 80 | | |
| CAS before RAS refresh current | I _{CC5} | $\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$ | t _{RAC} = 50 ns | 130 | mA | 1,2 |
| | | | t _{RAC} = 60 ns | 110 | | |
| | | | t _{RAC} = 70 ns | 100 | | |
| Input leakage current | I _{I(L)} | $V_{\text{I}} = 0 \text{ to } 3.6 \text{ V}$ all other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_{\text{O}} = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_{\text{O}} = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_{\text{O}} = +2.0 \text{ mA}$ | | 0.4 | V | |

[μPD4265405]


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|---|---------------------------|------|------|---------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 130 | mA | 1,2,3 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| Standby current | I _{CC2} | $\overline{RAS}, \overline{CAS} \cong V_{IH(MIN.)}$ $\overline{RAS}, \overline{CAS} \cong V_{CC} - 0.2 \text{ V}$ | $I_o = 0 \text{ mA}$ | 1.0 | mA | |
| | | | $I_o = 0 \text{ mA}$ | 0.5 | | |
| RAS only refresh current | I _{CC3} | \overline{RAS} Cycling $\overline{CAS} \cong V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)} \quad I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 130 | mA | 1,2,3,4 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| Operating current (Hyper page mode) | I _{CC4} | $\overline{RAS} \cong V_{IL(MAX.)}$ \overline{CAS} Cycling $t_{HPC} = t_{HPC(MIN.)} \quad I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1,2,5 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| \overline{CAS} before \overline{RAS} refresh current | I _{CC5} | \overline{RAS} Cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 130 | mA | 1,2 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| Input leakage current | I _{I(L)} | $V_I = 0 \text{ to } 3.6 \text{ V}$ all other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \cong V_{IL(MAX.)}$ and $\overline{CAS} \cong V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | Unit | Notes |
|----------------------------------|--------|--------------|--------|--------------|--------|--------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | trc | 84 | — | 104 | — | 124 | — | ns | |
| RAS Precharge Time | trp | 30 | — | 40 | — | 50 | — | ns | |
| CAS Precharge Time | tcpn | 7 | — | 10 | — | 10 | — | ns | |
| RAS Pulse Width | tras | 50 | 10 000 | 60 | 10 000 | 70 | 10 000 | ns | |
| CAS Pulse Width | tcas | 7 | 10 000 | 10 | 10 000 | 12 | 10 000 | ns | |
| RAS Hold Time | trsh | 10 | — | 10 | — | 12 | — | ns | |
| CAS Hold Time | tcsH | 38 | — | 40 | — | 50 | — | ns | |
| RAS to CAS Delay Time | trcd | 11 | 37 | 14 | 45 | 14 | 52 | ns | 1 |
| RAS to Column Address Delay Time | trad | 9 | 25 | 12 | 30 | 12 | 35 | ns | 1 |
| CAS to RAS Precharge Time | tcpP | 5 | — | 5 | — | 5 | — | ns | 2 |
| Row Address Setup Time | tasr | 0 | — | 0 | — | 0 | — | ns | |
| Row Address Hold Time | trah | 7 | — | 10 | — | 10 | — | ns | |
| Column Address Setup Time | tasc | 0 | — | 0 | — | 0 | — | ns | |
| Column Address Hold Time | tcaH | 7 | — | 10 | — | 12 | — | ns | |
| OE Lead Time Referenced to RAS | toes | 0 | — | 0 | — | 0 | — | ns | |
| CAS to Data Setup Time | tclz | 0 | — | 0 | — | 0 | — | ns | |
| OE to Data Setup Time | tolz | 0 | — | 0 | — | 0 | — | ns | |
| OE to Data Delay Time | toed | 10 | — | 13 | — | 15 | — | ns | |
| Transition Time (Rise and Fall) | tt | 1 | 50 | 1 | 50 | 1 | 50 | ns | |
| Refresh Time | tref | — | 64 | — | 64 | — | 64 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|---------------------------------------|--|
| $\overline{\text{trAD}} \leq \overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}} \leq \overline{\text{trCD}}(\text{MAX.})$ | $\overline{\text{trAC}}(\text{MAX.})$ | $\overline{\text{trAC}}(\text{MAX.})$ |
| $\overline{\text{trAD}} > \overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}} \leq \overline{\text{trCD}}(\text{MAX.})$ | $\overline{\text{tAA}}(\text{MAX.})$ | $\overline{\text{trAD}} + \overline{\text{tAA}}(\text{MAX.})$ |
| $\overline{\text{trCD}} > \overline{\text{trCD}}(\text{MAX.})$ | $\overline{\text{tCAC}}(\text{MAX.})$ | $\overline{\text{trCD}} + \overline{\text{tCAC}}(\text{MAX.})$ |

$\overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ($\overline{\text{trAC}}$, $\overline{\text{tAA}}$ or $\overline{\text{tCAC}}$) is to be used for finding out when output data will be available. Therefore, the input conditions $\overline{\text{trAD}} \geq \overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}} \geq \overline{\text{trCD}}(\text{MAX.})$ will not cause any operation problems.

2. $\overline{\text{tCRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $\overline{\text{trAC}} = 50 \text{ ns}$ | | $\overline{\text{trAC}} = 60 \text{ ns}$ | | $\overline{\text{trAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|---------------------------|--|------|--|------|--|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access Time from $\overline{\text{RAS}}$ | $\overline{\text{trAC}}$ | — | 50 | — | 60 | — | 70 | ns | 1 |
| Access Time from $\overline{\text{CAS}}$ | $\overline{\text{tCAC}}$ | — | 13 | — | 15 | — | 18 | ns | 1 |
| Access Time from Column Address | $\overline{\text{tAA}}$ | — | 25 | — | 30 | — | 35 | ns | 1 |
| Access Time from $\overline{\text{OE}}$ | $\overline{\text{tOEA}}$ | — | 13 | — | 15 | — | 18 | ns | |
| Column Address Lead Time Referenced to $\overline{\text{RAS}}$ | $\overline{\text{trAL}}$ | 25 | — | 30 | — | 35 | — | ns | |
| Read Command Setup Time | $\overline{\text{trCS}}$ | 0 | — | 0 | — | 0 | — | ns | |
| Read Command Hold Time Referenced to $\overline{\text{RAS}}$ | $\overline{\text{trRH}}$ | 0 | — | 0 | — | 0 | — | ns | 2 |
| Read Command Hold Time Referenced to $\overline{\text{CAS}}$ | $\overline{\text{trCH}}$ | 0 | — | 0 | — | 0 | — | ns | 2 |
| Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$ | $\overline{\text{tO EZ}}$ | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$ | $\overline{\text{tCHO}}$ | 5 | — | 5 | — | 5 | — | ns | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|---------------------------------------|--|
| $\overline{\text{trAD}} \leq \overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}} \leq \overline{\text{trCD}}(\text{MAX.})$ | $\overline{\text{trAC}}(\text{MAX.})$ | $\overline{\text{trAC}}(\text{MAX.})$ |
| $\overline{\text{trAD}} > \overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}} \leq \overline{\text{trCD}}(\text{MAX.})$ | $\overline{\text{tAA}}(\text{MAX.})$ | $\overline{\text{trAD}} + \overline{\text{tAA}}(\text{MAX.})$ |
| $\overline{\text{trCD}} > \overline{\text{trCD}}(\text{MAX.})$ | $\overline{\text{tCAC}}(\text{MAX.})$ | $\overline{\text{trCD}} + \overline{\text{tCAC}}(\text{MAX.})$ |

$\overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ($\overline{\text{trAC}}$, $\overline{\text{tAA}}$ or $\overline{\text{tCAC}}$) is to be used for finding out when output data will be available. Therefore, the input conditions $\overline{\text{trAD}} \geq \overline{\text{trAD}}(\text{MAX.})$ and $\overline{\text{trCD}} \geq \overline{\text{trCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $\overline{\text{trCH}}(\text{MIN.})$ or $\overline{\text{trRH}}(\text{MIN.})$ should be met in read cycles.
3. $\overline{\text{tO EZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} Hold Time Referenced to \overline{CAS} | twch | 7 | — | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Pulse Width | twp | 7 | — | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Lead Time Referenced to \overline{RAS} | trwl | 10 | — | 10 | — | 12 | — | ns | |
| \overline{WE} Lead Time Referenced to \overline{CAS} | tcwl | 7 | — | 10 | — | 12 | — | ns | |
| \overline{WE} Setup Time | twcs | 0 | — | 0 | — | 0 | — | ns | 2 |
| \overline{OE} Hold Time | toeh | 0 | — | 0 | — | 0 | — | ns | |
| Data-in Setup Time | tds | 0 | — | 0 | — | 0 | — | ns | 3 |
| Data-in Hold Time | tdh | 7 | — | 10 | — | 10 | — | ns | 3 |

- Notes**
1. $t_{WP(MIN.)}$ is applied to late write cycles or read modify write cycles. In early write cycles, $t_{WCH(MIN.)}$ should be met.
 2. If $t_{WCS} \geq t_{WCS(MIN.)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. $t_{DS(MIN.)}$ and $t_{DH(MIN.)}$ are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read Modify Write Cycle Time | trwc | 107 | — | 133 | — | 157 | — | ns | |
| \overline{RAS} to \overline{WE} Delay Time | trwd | 64 | — | 77 | — | 89 | — | ns | 1 |
| \overline{CAS} to \overline{WE} Delay Time | tcwd | 27 | — | 32 | — | 37 | — | ns | 1 |
| Column Address to \overline{WE} Delay Time | tawd | 39 | — | 47 | — | 54 | — | ns | 1 |

- Note 1.** If $t_{WCS} \geq t_{WCS(MIN.)}$ the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWD} \geq t_{RWD(MIN.)}$, $t_{CWD} \geq t_{CWD(MIN.)}$, $t_{AWD} \geq t_{AWD(MIN.)}$, and $t_{CPWD} \geq t_{CPWD(MIN.)}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode


| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|--|---------------------------|---------|---------------------------|---------|---------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | t _{HPC} | 20 | — | 25 | — | 30 | — | ns | 1 |
| $\overline{\text{RAS}}$ Pulse Width | t _{RASP} | 50 | 125 000 | 60 | 125 000 | 70 | 125 000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t _{H$\overline{\text{CAS}}$} | 7 | 10 000 | 10 | 10 000 | 12 | 10 000 | ns | |
| $\overline{\text{CAS}}$ Precharge Time | t _{CP} | 7 | — | 10 | — | 10 | — | ns | |
| Access Time from $\overline{\text{CAS}}$ Precharge | t _{ACP} | — | 30 | — | 35 | — | 40 | ns | |
| $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time | t _{CPWD} | 41 | — | 52 | — | 59 | — | ns | 2 |
| $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | t _{RHCP} | 30 | — | 35 | — | 40 | — | ns | |
| Read Modify Write Cycle Time | t _{HPRWC} | 52 | — | 66 | — | 75 | — | ns | |
| Data Output Hold Time | t _{DHC} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ to CAS Hold Time | t _{CH} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ Precharge Time | t _{OE$\overline{\text{P}}$} | 5 | — | 5 | — | 5 | — | ns | |
| Output Buffer Turn-off Delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ Pulse Width | t _{WPZ} | 7 | — | 10 | — | 10 | — | ns | 4 |
| Output Buffer Turn-off Delay from $\overline{\text{RAS}}$ | t _{FR} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output Buffer Turn-off Delay from $\overline{\text{CAS}}$ | t _{FC} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |

- Notes 1.** t_{HPC(MIN.)} is applied to access time from $\overline{\text{CAS}}$
- If t_{WC $\overline{\text{S}}$} ≥ t_{WC $\overline{\text{S}}$ (MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RW $\overline{\text{D}}$} ≥ t_{RW $\overline{\text{D}}$ (MIN.)}, t_{CD $\overline{\text{W}}$} ≥ t_{CD $\overline{\text{W}}$ (MIN.)}, t_{AW $\overline{\text{D}}$} ≥ t_{AW $\overline{\text{D}}$ (MIN.)}, and t_{CPWD} ≥ t_{CPWD(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 - t_{FC(MAX.)}, t_{FR(MAX.)} and t_{WEZ(MAX.)} define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 - To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - $\overline{\text{RAS}}$, $\overline{\text{CAS}}$: Inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{FC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{FR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: inactive ... t_{OEZ} is effective.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RC $\overline{\text{H}}$} must be met... t_{WEZ}, t_{WPZ} are effective.


Refresh Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ Setup Time | t _{CSR} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh) | t _{CHR} | 10 | — | 10 | — | 10 | — | ns | |
| $\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time | t _{RPC} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{WE}}$ Setup Time | t _{WSR} | 10 | — | 10 | — | 10 | — | ns | |
| $\overline{\text{WE}}$ Hold Time | t _{WHR} | 15 | — | 15 | — | 15 | — | ns | |

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle



Read Modify Write Cycle




Hyper Page Mode Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode Late Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode Read Modify Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

RAS Only Refresh Cycle



Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z


Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S32G5-50-7JD2

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 21.06±0.2 | 0.829±0.008 |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.005±0.1 | 0.040 ^{+0.004} _{-0.005} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.1 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

NEC

MOS INTEGRATED CIRCUIT

μ PD4264805, 4265805

64 M-BIT DYNAMIC RAM

8 M-WORD BY 8-BIT, HYPER PAGE MODE

Description

The μ PD4264805, 4265805 are 8,388,608 words by 8 bits CMOS dynamic RAMs with optional hyper page mode.

Hyper page mode is a kind of page mode and is useful for the read operation.

The μ PD4264805, 4265805 are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- Hyper page mode
- Single +3.3 V \pm 0.3V power supply
- 8,388,608 words by 8 bits organization

| Part number | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode cycle time (MIN.) |
|----------------------------------|--------------------|-----------------------|-----------------------------------|
| μ PD4264805-A50, 4265805-A50 | 50 ns | 84 ns | 20 ns |
| μ PD4264805-A60, 4265805-A60 | 60 ns | 104 ns | 25 ns |
| μ PD4264805-A70, 4265805-A70 | 70 ns | 124 ns | 30 ns |

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh

| Part number | Row address | Column address | Refresh | Refresh cycle |
|-----------------|-------------|----------------|--|--------------------|
| μ PD4264805 | A0-A12 | A0-A9 | $\overline{\text{RAS}}$ only refresh, Normal Read / Write | 8,192 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |
| μ PD4265805 | A0-A11 | A0-A10 | $\overline{\text{RAS}}$ only refresh, Normal Read / Write | 4,096 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|--------------------------------------|--|
| μPD4264805G5-A50 | 50 ns | 32-pin Plastic TSOP(II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4264805G5-A60 | 60 ns | | |
| μPD4264805G5-A70 | 70 ns | | |
| μPD4265805G5-A50 | 50 ns | | |
| μPD4265805G5-A60 | 60 ns | | |
| μPD4265805G5-A70 | 70 ns | | |
| μPD4264805LE-A50 | 50 ns | 32-pin Plastic SOJ (400 mil) | |
| μPD4264805LE-A60 | 60 ns | | |
| μPD4264805LE-A70 | 70 ns | | |
| μPD4265805LE-A50 | 50 ns | | |
| μPD4265805LE-A60 | 60 ns | | |
| μPD4265805LE-A70 | 70 ns | | |

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12...μPD4264805

NC ... μPD4265805

- A0 to A12 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Input/Output Pin Functions

The μPD4264805, 4265805 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , Address^{Note 1} and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|--|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to AX ^{Note 1} (Address inputs) | | Address bus. Input total 23-bit of address signal, upper bits and lower bits in sequence (address multiplex method). Therefore, one word is selected from 8,388,608-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Note1.

| Part number | Address inputs | Upper bits | Lower bits |
|-------------|----------------|------------|------------|
| μPD4264805 | A0-A12 | 13 | 10 |
| μPD4265805 | A0-A11 | 12 | 11 |

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next \overline{CAS} cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the \overline{CAS} cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the \overline{CAS} cycle time becomes shorter.

Cautions when using the hyper page mode

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on Any Pin Relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply Voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output Current | I_O | | 20 | mA |
| Power Dissipation | P_D | | 1 | W |
| Operating Ambient Temperature | T_A | | 0 to +70 | °C |
| Storage Temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply Voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High Level Input Voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low Level Input Voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating Ambient Temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ }^\circ\text{C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input Capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | pF |
| Data Input/Output Capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended Operating Conditions unless otherwise noted)
[μPD4264805]

| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|-------------------|--|-------------------------------|------|------|---------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $\text{trc} = \text{trc}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $\text{trAC} = 50 \text{ ns}$ | 105 | mA | 1,2,3 |
| | | | $\text{trAC} = 60 \text{ ns}$ | 95 | | |
| | | | $\text{trAC} = 70 \text{ ns}$ | 85 | | |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | | 1.0 | mA | |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 0.5 | | |
| RAS only refresh current | I _{CC3} | $\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ $\text{trc} = \text{trc}(\text{MIN.}) \quad I_o = 0 \text{ mA}$ | $\text{trAC} = 50 \text{ ns}$ | 105 | mA | 1,2,3,4 |
| | | | $\text{trAC} = 60 \text{ ns}$ | 95 | | |
| | | | $\text{trAC} = 70 \text{ ns}$ | 85 | | |
| Operating current (Hyper page mode) | I _{CC4} | $\overline{\text{RAS}} \leq V_{IL}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $\text{thPC} = \text{thPC}(\text{MIN.}) \quad I_o = 0 \text{ mA}$ | $\text{trAC} = 50 \text{ ns}$ | 105 | mA | 1,2,5 |
| | | | $\text{trAC} = 60 \text{ ns}$ | 95 | | |
| | | | $\text{trAC} = 70 \text{ ns}$ | 85 | | |
| CAS before RAS refresh current | I _{CC5} | $\overline{\text{RAS}}$ Cycling $\text{trc} = \text{trc}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $\text{trAC} = 50 \text{ ns}$ | 135 | mA | 1,2 |
| | | | $\text{trAC} = 60 \text{ ns}$ | 115 | | |
| | | | $\text{trAC} = 70 \text{ ns}$ | 105 | | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ all other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

[μPD4265805]


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|-------------------|---|----------------------------------|------|------|---------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 135 | mA | 1,2,3 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 115 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 105 | | |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ | $I_o = 0 \text{ mA}$ | 1.0 | mA | |
| | | | $I_o = 0 \text{ mA}$ | 0.5 | | |
| RAS only refresh current | I _{CC3} | $\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}) \quad I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 135 | mA | 1,2,3,4 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 115 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 105 | | |
| Operating current (Hyper page mode) | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}) \quad I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 105 | mA | 1,2,5 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 95 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 85 | | |
| CAS before RAS refresh current | I _{CC5} | $\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 135 | mA | 1,2 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 115 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 105 | | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ all other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|----------------------------------|------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | t _{RC} | 84 | — | 104 | — | 124 | — | ns | |
| RAS Precharge Time | t _{RP} | 30 | — | 40 | — | 50 | — | ns | |
| CAS Precharge Time | t _{CPN} | 7 | — | 10 | — | 10 | — | ns | |
| RAS Pulse Width | t _{RAS} | 50 | 10 000 | 60 | 10 000 | 70 | 10 000 | ns | |
| CAS Pulse Width | t _{CAS} | 7 | 10 000 | 10 | 10 000 | 12 | 10 000 | ns | |
| RAS Hold Time | t _{RSH} | 10 | — | 10 | — | 12 | — | ns | |
| CAS Hold Time | t _{CSH} | 38 | — | 40 | — | 50 | — | ns | |
| RAS to CAS Delay Time | t _{RCD} | 11 | 37 | 14 | 45 | 14 | 52 | ns | 1 |
| RAS to Column Address Delay Time | t _{RAD} | 9 | 25 | 12 | 30 | 12 | 35 | ns | 1 |
| CAS to RAS Precharge Time | t _{CRP} | 5 | — | 5 | — | 5 | — | ns | 2 |
| Row Address Setup Time | t _{ASR} | 0 | — | 0 | — | 0 | — | ns | |
| Row Address Hold Time | t _{RAH} | 7 | — | 10 | — | 10 | — | ns | |
| Column Address Setup Time | t _{ASC} | 0 | — | 0 | — | 0 | — | ns | |
| Column Address Hold Time | t _{CAH} | 7 | — | 10 | — | 12 | — | ns | |
| OE Lead Time Referenced to RAS | t _{OES} | 0 | — | 0 | — | 0 | — | ns | |
| CAS to Data Setup Time | t _{CLZ} | 0 | — | 0 | — | 0 | — | ns | |
| OE to Data Setup Time | t _{OLZ} | 0 | — | 0 | — | 0 | — | ns | |
| OE to Data Delay Time | t _{OED} | 10 | — | 13 | — | 15 | — | ns | |
| Transition Time (Rise and Fall) | t _T | 1 | 50 | 1 | 50 | 1 | 50 | ns | |
| Refresh Time | t _{REF} | — | 64 | — | 64 | — | 64 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|--------------------------------------|--|
| $\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ |
| $\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{AA}}(\text{MAX.})$ | $\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$ |
| $\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{CAC}}(\text{MAX.})$ | $\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$ |

$\text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. $\text{t}_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|-------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access Time from $\overline{\text{RAS}}$ | t _{RAC} | — | 50 | — | 60 | — | 70 | ns | 1 |
| Access Time from $\overline{\text{CAS}}$ | t _{CAC} | — | 13 | — | 15 | — | 18 | ns | 1 |
| Access Time from Column Address | t _{AA} | — | 25 | — | 30 | — | 35 | ns | 1 |
| Access Time from $\overline{\text{OE}}$ | t _{OE A} | — | 13 | — | 15 | — | 18 | ns | |
| Column Address Lead Time Referenced to $\overline{\text{RAS}}$ | t _{RAL} | 25 | — | 30 | — | 35 | — | ns | |
| Read Command Setup Time | t _{RCS} | 0 | — | 0 | — | 0 | — | ns | |
| Read Command Hold Time Referenced to $\overline{\text{RAS}}$ | t _{RRH} | 0 | — | 0 | — | 0 | — | ns | 2 |
| Read Command Hold Time Referenced to $\overline{\text{CAS}}$ | t _{RCH} | 0 | — | 0 | — | 0 | — | ns | 2 |
| Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$ | t _{OEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$ | t _{CHO} | 5 | — | 5 | — | 5 | — | ns | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|--------------------------------------|--|
| $\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ |
| $\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{AA}}(\text{MAX.})$ | $\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$ |
| $\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{CAC}}(\text{MAX.})$ | $\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$ |

$\text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems:

2. Either $\text{t}_{\text{RCH}}(\text{MIN.})$ or $\text{t}_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.

3. $\text{t}_{\text{OEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | Unit | Notes |
|--|--------|--------------|------|--------------|------|--------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} Hold Time Referenced to \overline{CAS} | twch | 7 | — | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Pulse Width | twp | 7 | — | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Lead Time Referenced to \overline{RAS} | trwl | 10 | — | 10 | — | 12 | — | ns | |
| \overline{WE} Lead Time Referenced to \overline{CAS} | tcwl | 7 | — | 10 | — | 12 | — | ns | |
| \overline{WE} Setup Time | twcs | 0 | — | 0 | — | 0 | — | ns | 2 |
| \overline{OE} Hold Time | toeh | 0 | — | 0 | — | 0 | — | ns | |
| Data-in Setup Time | tds | 0 | — | 0 | — | 0 | — | ns | 3 |
| Data-in Hold Time | tdh | 7 | — | 10 | — | 10 | — | ns | 3 |

- Notes**
1. $t_{WP(MIN.)}$ is applied to late write cycles or read modify write cycles. In early write cycles, $t_{WCH(MIN.)}$ should be met.
 2. If $t_{wcs} \geq t_{wcs(MIN.)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. $t_{ds(MIN.)}$ and $t_{dh(MIN.)}$ are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | Unit | Notes |
|--|--------|--------------|------|--------------|------|--------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read Modify Write Cycle Time | trwc | 107 | — | 133 | — | 157 | — | ns | |
| \overline{RAS} to \overline{WE} Delay Time | trwd | 64 | — | 77 | — | 89 | — | ns | 1 |
| \overline{CAS} to \overline{WE} Delay Time | tcwd | 27 | — | 32 | — | 37 | — | ns | 1 |
| Column Address to \overline{WE} Delay Time | tawd | 39 | — | 47 | — | 54 | — | ns | 1 |

- Note 1.** If $t_{wcs} \geq t_{wcs(MIN.)}$ the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{rwd} \geq t_{rwd(MIN.)}$, $t_{cwd} \geq t_{cwd(MIN.)}$, $t_{awd} \geq t_{awd(MIN.)}$, and $t_{cpwd} \geq t_{cpwd(MIN.)}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|--------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | t _{HPC} | 20 | — | 25 | — | 30 | — | ns | 1 |
| $\overline{\text{RAS}}$ Pulse Width | t _{RASP} | 50 | 125 000 | 60 | 125 000 | 70 | 125 000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t _{HCAS} | 7 | 10 000 | 10 | 10 000 | 12 | 10 000 | ns | |
| $\overline{\text{CAS}}$ Precharge Time | t _{CP} | 7 | — | 10 | — | 10 | — | ns | |
| Access Time from $\overline{\text{CAS}}$ Precharge | t _{ACP} | — | 30 | — | 35 | — | 40 | ns | |
| $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time | t _{CPWD} | 41 | — | 52 | — | 59 | — | ns | 2 |
| $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | t _{RHCP} | 30 | — | 35 | — | 40 | — | ns | |
| Read Modify Write Cycle Time | t _{HPRWC} | 52 | — | 66 | — | 75 | — | ns | |
| Data Output Hold Time | t _{DHC} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ to CAS Hold Time | t _{OCH} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ Precharge Time | t _{OEP} | 5 | — | 5 | — | 5 | — | ns | |
| Output Buffer Turn-off Delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ Pulse Width | t _{WPZ} | 7 | — | 10 | — | 10 | — | ns | 4 |
| Output Buffer Turn-off Delay from $\overline{\text{RAS}}$ | t _{OFR} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output Buffer Turn-off Delay from $\overline{\text{CAS}}$ | t _{OFC} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |

- Notes**
- t_{HPC(MIN.)} is applied to access time from $\overline{\text{CAS}}$
 - If $t_{\text{WCS}} \geq t_{\text{WCS(MIN.)}}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RW}} \geq t_{\text{RW(MIN.)}}$, $t_{\text{CWD}} \geq t_{\text{CWD(MIN.)}}$, $t_{\text{AWD}} \geq t_{\text{AWD(MIN.)}}$, and $t_{\text{CPWD}} \geq t_{\text{CPWD(MIN.)}}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 - t_{OFC(MAX.)}, t_{OFR(MAX.)} and t_{WEZ(MAX.)} define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 - To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - $\overline{\text{RAS}}$, $\overline{\text{CAS}}$: Inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: inactive ... t_{OEZ} is effective.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{TRCH} must be met... t_{WEZ}, t_{WPZ} are effective.


Refresh Cycle

| Parameter | Symbol | t _{rac} = 50 ns | | t _{rac} = 60 ns | | t _{rac} = 70 ns | | Unit | Note |
|---|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ Setup Time | t _{CSR} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before RAS Refresh) | t _{CHR} | 10 | — | 10 | — | 10 | — | ns | |
| RAS Precharge $\overline{\text{CAS}}$ Hold Time | t _{RPC} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{WE}}$ Setup Time | t _{WSR} | 10 | — | 10 | — | 10 | — | ns | |
| $\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle) | t _{WHR} | 15 | — | 15 | — | 15 | — | ns | |

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Late Write Cycle




Hyper Page Mode Early Write Cycle




- Remarks**
1. $\overline{\text{OE}}$: Don't care
 2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode Late Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch), of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} / _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{-0.009} / _{-0.008} |
| K | 0.145 ^{+0.025} / _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{-0.004} / _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3 ^{+7°} / _{-3°} | 3 ^{+7°} / _{-3°} |

S32G5-50-7J02

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 21.06±0.2 | 0.829±0.008 |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.005±0.1 | 0.040 ^{+0.004} _{-0.005} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.1 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.005} |

NEC

MOS INTEGRATED CIRCUIT

μ PD4264165, 4265165

64 M-BIT DYNAMIC RAM

4 M-WORD BY 16-BIT, HYPER PAGE MODE, BYTE READ/WRITE MODE

Description

The μ PD4264165, 4265165 are 4,194,304 words by 16 bits CMOS dynamic RAMs with optional hyper page mode. Hyper page mode is a kind of page mode and is useful for the read operation. The μ PD4264165, 4265165 are packaged in 50-pin plastic TSOP(II).

Features

- Hyper page mode
- Single +3.3 V \pm 0.3V power supply
- 4,194,304 words by 16 bits organization

| Part number | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode cycle time (MIN.) |
|----------------------------------|--------------------|-----------------------|-----------------------------------|
| μ PD4264165-A50, 4265165-A50 | 50 ns | 84 ns | 20 ns |
| μ PD4264165-A60, 4265165-A60 | 60 ns | 104 ns | 25 ns |
| μ PD4264165-A70, 4265165-A70 | 70 ns | 124 ns | 30 ns |

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh

| Part number | Row address | Column address | Refresh | Refresh cycle |
|-----------------|-------------|----------------|--|--------------------|
| μ PD4264165 | A0-A12 | A0-A8 | $\overline{\text{RAS}}$ only refresh, Normal Read / Write | 8,192 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |
| μ PD4265165 | A0-A11 | A0-A9 | $\overline{\text{RAS}}$ only refresh, Normal Read / Write | 4,096 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | |


The information in this document is subject to change without notice.

Ordering Information

| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|--|
| μPD4264165G5-A50 | 50 ns | 50-pin Plastic TSOP(III) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4264165G5-A60 | 60 ns | | |
| μPD4264165G5-A70 | 70 ns | | |
| μPD4265165G5-A50 | 50 ns | | |
| μPD4265165G5-A60 | 60 ns | | |
| μPD4265165G5-A70 | 70 ns | | |

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)



Note A12...μPD4264165

NC ... μPD4265165

- A0 to A12 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Input/Output Pin Functions

The μPD4264165, 4265165 have input pins \overline{RAS} , \overline{CAS} ^{Note 1}, \overline{WE} , \overline{OE} , Address ^{Note 2} and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|--|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before RAS refresh |
| \overline{CAS} (Column address strobe) | | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to AX ^{Note 2} (Address inputs) | | Address bus. Input total 22-bit of address signal, upper bits and lower bits in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data inputs/outputs) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note1. \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

2.

| Part number | Address inputs | Upper bits | Lower bits |
|-------------|----------------|------------|------------|
| μPD4264165 | A0-A12 | 13 | 9 |
| μPD4265165 | A0-A11 | 12 | 10 |

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next \overline{CAS} cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the \overline{CAS} cycle time becomes shorter.

Cautions when using the hyper page mode

1. $\overline{\text{CAS}}$ access should be used to operate tHPC at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
toFC is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
toFR is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive toEZ is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either tRRH or tRCH must be met tWEZ and tWPZ are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active tCHO is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active tOCH is effective.

Electrical Specifications

- CAS means \overline{UCAS} and \overline{LCAS} .
- All voltages are referenced to GND.
- After power up, wait more than 100 μs(\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on Any Pin Relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply Voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output Current | I_O | | 20 | mA |
| Power Dissipation | P_D | | 1 | W |
| Operating Ambient Temperature | T_A | | 0 to +70 | °C |
| Storage Temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply Voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High Level Input Voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low Level Input Voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating Ambient Temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|--|------|------|------|------|
| Input Capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{UCAS} , \overline{LCAS} , \overline{WE} , \overline{OE} | | | 7 | pF |
| Data Input/Output Capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended Operating Conditions unless otherwise noted)
[μPD4264165]

| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|-------------------|--|--------------------------|------|------|---------|
| Operating current | I _{CC1} | RAS, CAS Cycling | t _{RAC} = 50 ns | 110 | mA | 1,2,3 |
| | | t _{RC} = t _{RC} (MIN.) | t _{RAC} = 60 ns | 100 | | |
| | | I _O = 0 mA | t _{RAC} = 70 ns | 90 | | |
| Standby current | I _{CC2} | RAS, CAS ≥ V _{IH} (MIN.) | I _O = 0 mA | 1.0 | mA | |
| | | RAS, CAS ≥ V _{CC} - 0.2 V | I _O = 0 mA | 0.5 | | |
| RAS only refresh current | I _{CC3} | RAS Cycling | t _{RAC} = 50 ns | 110 | mA | 1,2,3,4 |
| | | CAS ≥ V _{IH} (MIN.) | t _{RAC} = 60 ns | 100 | | |
| | | t _{RC} = t _{RC} (MIN.) I _O = 0 mA | t _{RAC} = 70 ns | 90 | | |
| Operating current (Hyper page mode) | I _{CC4} | RAS ≤ V _{IL} (MAX.) | t _{RAC} = 50 ns | 110 | mA | 1,2,5 |
| | | CAS Cycling | t _{RAC} = 60 ns | 100 | | |
| | | t _{HPC} = t _{HPC} (MIN.) I _O = 0 mA | t _{RAC} = 70 ns | 90 | | |
| CAS before RAS refresh current | I _{CC5} | RAS Cycling | t _{RAC} = 50 ns | 140 | mA | 1,2 |
| | | t _{RC} = t _{RC} (MIN.) | t _{RAC} = 60 ns | 120 | | |
| | | I _O = 0 mA | t _{RAC} = 70 ns | 110 | | |
| Input leakage current | I _{I(L)} | V _I = 0 to 3.6 V all other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | V _O = 0 to 3.6 V Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | I _O = -2.0 mA | 2.4 | | V | |
| Low level output voltage | V _{OL} | I _O = +2.0 mA | | 0.4 | V | |

[μPD4265165]


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|---|----------------------------------|------|------|---------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 140 | mA | 1,2,3 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 120 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 110 | | |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | | 1.0 | mA | |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 0.5 | | |
| RAS only refresh current | I _{CC3} | $\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}) \quad I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 140 | mA | 1,2,3,4 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 120 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 110 | | |
| Operating current (Hyper page mode) | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}) \quad I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 110 | mA | 1,2,5 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 100 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 90 | | |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current | I _{CC5} | $\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | 140 | mA | 1,2 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | 120 | | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 110 | | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ all other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | Unit | Notes |
|---|--------|--------------|--------|--------------|--------|--------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | trc | 84 | — | 104 | — | 124 | — | ns | |
| RAS Precharge Time | trp | 30 | — | 40 | — | 50 | — | ns | |
| CAS Precharge Time | tcpn | 7 | — | 10 | — | 10 | — | ns | |
| RAS Pulse Width | tras | 50 | 10 000 | 60 | 10 000 | 70 | 10 000 | ns | |
| CAS Pulse Width | tcas | 7 | 10 000 | 10 | 10 000 | 12 | 10 000 | ns | |
| RAS Hold Time | trsh | 10 | — | 10 | — | 12 | — | ns | |
| CAS Hold Time | tcsH | 38 | — | 40 | — | 50 | — | ns | |
| RAS to CAS Delay Time | trcd | 11 | 37 | 14 | 45 | 14 | 52 | ns | 1 |
| RAS to Column Address Delay Time | trad | 9 | 25 | 12 | 30 | 12 | 35 | ns | 1 |
| CAS to RAS Precharge Time | tcrp | 5 | — | 5 | — | 5 | — | ns | 2 |
| Row Address Setup Time | tasr | 0 | — | 0 | — | 0 | — | ns | |
| Row Address Hold Time | trah | 7 | — | 10 | — | 10 | — | ns | |
| Column Address Setup Time | tasc | 0 | — | 0 | — | 0 | — | ns | |
| Column Address Hold Time | tcaH | 7 | — | 10 | — | 12 | — | ns | |
| OE Lead Time Referenced to RAS | toes | 0 | — | 0 | — | 0 | — | ns | |
| CAS to Data Setup Time | tclz | 0 | — | 0 | — | 0 | — | ns | |
| OE to Data Setup Time | tolz | 0 | — | 0 | — | 0 | — | ns | |
| OE to Data Delay Time | toed | 10 | — | 13 | — | 15 | — | ns | |
| Masked Byte Write Hold Time Referenced to RAS | tmrh | 0 | — | 0 | — | 0 | — | ns | |
| Transition Time (Rise and Fall) | tT | 1 | 50 | 1 | 50 | 1 | 50 | ns | |
| Refresh Time | tref | — | 64 | — | 64 | — | 64 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|--------------------------------------|--|
| $\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ |
| $\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{AA}}(\text{MAX.})$ | $\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$ |
| $\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{CAC}}(\text{MAX.})$ | $\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$ |

$\text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. $\text{t}_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|-------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access Time from $\overline{\text{RAS}}$ | t _{RAC} | — | 50 | — | 60 | — | 70 | ns | 1 |
| Access Time from $\overline{\text{CAS}}$ | t _{CAC} | — | 13 | — | 15 | — | 18 | ns | 1 |
| Access Time from Column Address | t _{AA} | — | 25 | — | 30 | — | 35 | ns | 1 |
| Access Time from $\overline{\text{OE}}$ | t _{OE A} | — | 13 | — | 15 | — | 18 | ns | |
| Column Address Lead Time Referenced to $\overline{\text{RAS}}$ | t _{RAL} | 25 | — | 30 | — | 35 | — | ns | |
| Read Command Setup Time | t _{RCS} | 0 | — | 0 | — | 0 | — | ns | |
| Read Command Hold Time Referenced to $\overline{\text{RAS}}$ | t _{RRH} | 0 | — | 0 | — | 0 | — | ns | 2 |
| Read Command Hold Time Referenced to $\overline{\text{CAS}}$ | t _{RCH} | 0 | — | 0 | — | 0 | — | ns | 2 |
| Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$ | t _{OE Z} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$ | t _{CHO} | 5 | — | 5 | — | 5 | — | ns | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|--------------------------------------|--|
| $\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ | $\text{t}_{\text{RAC}}(\text{MAX.})$ |
| $\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{AA}}(\text{MAX.})$ | $\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$ |
| $\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$ | $\text{t}_{\text{CAC}}(\text{MAX.})$ | $\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$ |

$\text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $\text{t}_{\text{RCH}}(\text{MIN.})$ or $\text{t}_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.

3. $\text{t}_{\text{OEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} Hold Time Referenced to \overline{CAS} | twch | 7 | — | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Pulse Width | twp | 7 | — | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Lead Time Referenced to \overline{RAS} | trwl | 10 | — | 10 | — | 12 | — | ns | |
| \overline{WE} Lead Time Referenced to \overline{CAS} | tcwl | 7 | — | 10 | — | 12 | — | ns | |
| \overline{WE} Setup Time | twcs | 0 | — | 0 | — | 0 | — | ns | 2 |
| \overline{OE} Hold Time | toeh | 0 | — | 0 | — | 0 | — | ns | |
| Data-in Setup Time | tds | 0 | — | 0 | — | 0 | — | ns | 3 |
| Data-in Hold Time | tdh | 7 | — | 10 | — | 10 | — | ns | 3 |

- Notes**
1. $t_{WP(MIN.)}$ is applied to late write cycles or read modify write cycles. In early write cycles, $t_{WCH(MIN.)}$ should be met.
 2. If $t_{WCS} \geq t_{WCS(MIN.)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. $t_{DS(MIN.)}$ and $t_{DH(MIN.)}$ are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read Modify Write Cycle Time | trwc | 107 | — | 133 | — | 157 | — | ns | |
| \overline{RAS} to \overline{WE} Delay Time | trwd | 64 | — | 77 | — | 89 | — | ns | 1 |
| \overline{CAS} to \overline{WE} Delay Time | tcwd | 27 | — | 32 | — | 37 | — | ns | 1 |
| Column Address to \overline{WE} Delay Time | tawd | 39 | — | 47 | — | 54 | — | ns | 1 |

- Note 1.** If $t_{WCS} \geq t_{WCS(MIN.)}$ the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWD} \geq t_{RWD(MIN.)}$, $t_{CWD} \geq t_{CWD(MIN.)}$, $t_{AWD} \geq t_{AWD(MIN.)}$, and $t_{CPWD} \geq t_{CPWD(MIN.)}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | t _{HPC} | 20 | — | 25 | — | 30 | — | ns | 1 |
| $\overline{\text{RAS}}$ Pulse Width | t _{RASP} | 50 | 125 000 | 60 | 125 000 | 70 | 125 000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t _{H_{CAS}} | 7 | 10 000 | 10 | 10 000 | 12 | 10 000 | ns | |
| $\overline{\text{CAS}}$ Precharge Time | t _{CP} | 7 | — | 10 | — | 10 | — | ns | |
| Access Time from $\overline{\text{CAS}}$ Precharge | t _{ACP} | — | 30 | — | 35 | — | 40 | ns | |
| $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time | t _{CPWD} | 41 | — | 52 | — | 59 | — | ns | 2 |
| $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | t _{RHCP} | 30 | — | 35 | — | 40 | — | ns | |
| Read Modify Write Cycle Time | t _{HPRWC} | 52 | — | 66 | — | 75 | — | ns | |
| Data Output Hold Time | t _{DHC} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ to CAS Hold Time | t _{OCH} | 5 | — | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ Precharge Time | t _{OEP} | 5 | — | 5 | — | 5 | — | ns | |
| Output Buffer Turn-off Delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ Pulse Width | t _{WPZ} | 7 | — | 10 | — | 10 | — | ns | 4 |
| Output Buffer Turn-off Delay from $\overline{\text{RAS}}$ | t _{OF_R} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output Buffer Turn-off Delay from $\overline{\text{CAS}}$ | t _{OF_C} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |


Notes 1. t_{HPC(MIN.)} is applied to access time from $\overline{\text{CAS}}$

2. If t_{WC_S} ≥ t_{WC_{S(MIN.)}}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RD_S} ≥ t_{RD_{S(MIN.)}}, t_{CD_S} ≥ t_{CD_{S(MIN.)}}, t_{AWD_S} ≥ t_{AWD_{S(MIN.)}}, and t_{CPWD} ≥ t_{CPWD(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OF_{C(MAX.)}}, t_{OF_{R(MAX.)}} and t_{WEZ(MAX.)} define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) $\overline{\text{RAS}}$, $\overline{\text{CAS}}$: Inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OF_C} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OF_R} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: inactive ... t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{TRH} or t_{TRC} must be met... t_{WEZ}, t_{WPZ} are effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| CAS Setup Time | t _{CSR} | 5 | — | 5 | — | 5 | — | ns | |
| CAS Hold Time (CAS before RAS Refresh) | t _{CHR} | 10 | — | 10 | — | 10 | — | ns | |
| RAS Precharge CAS Hold Time | t _{RPC} | 5 | — | 5 | — | 5 | — | ns | |
| WE Setup Time | t _{WSR} | 10 | — | 10 | — | 10 | — | ns | |
| WE Hold Time | t _{WHR} | 15 | — | 15 | — | 15 | — | ns | |

Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O: Don't care

Lower Byte Early Write Cycle




Remark $\overline{\text{OE}}$, U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode Late Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode Byte Late Write Cycle




- Remarks**
1. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
 2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Hyper Page Mode Read Modify Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode Byte Read Modify Write Cycle




- Remarks**
1. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
 2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

CAS Before RAS Refresh Cycle




Remark Address, \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle



Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z


Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.0 MAX. | 0.040 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.09} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S50G5-80-7JF3

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S16165L, 4216165L.

Types of Surface Mount Device

μ PD4264165G5, 4265165G5: 50-pin plastic TSOP (II) (400 mil)

**Hyper Page Mode (EDO)
16M Dynamic RAM
[5.0V \pm 10%]**

μ PD42S16405, 4216405

16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, HYPER PAGE MODE (EDO)

Description

The μ PD42S16405, 4216405 are 4,194,304 words by 4 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S16405 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S16405, 4216405 are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 4,194,304 words by 4 bits organization
- Single +5.0 V $\pm 10\%$ power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|---------------------------------|---------------------------------|--------------------|-----------------------|---|
| μ PD42S16405-50, 4216405-50 | 550 mW | 50 ns | 84 ns | 20 ns |
| μ PD42S16405-60, 4216405-60 | 495 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S16405-70, 4216405-70 | 440 mW | 70 ns | 124 ns | 30 ns |

- μ PD42S16405 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh


| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|------------------|---------------------|---|-------------------------------------|
| μ PD42S16405 | 4,096 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 1.4 mW (CMOS level input) |
| μ PD4216405 | 4,096 cycles/64 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 5.5 mW (CMOS level input) |

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|---|
| μPD42S16405G3-50 | 50 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S16405G3-60 | 60 ns | | |
| μPD42S16405G3-70 | 70 ns | | |
| μPD42S16405LA-50 | 50 ns | 26-pin plastic SOJ (300 mil) | |
| μPD42S16405LA-60 | 60 ns | | |
| μPD42S16405LA-70 | 70 ns | | |
| μPD4216405G3-50 | 50 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4216405G3-60 | 60 ns | | |
| μPD4216405G3-70 | 70 ns | | |
| μPD4216405LA-50 | 50 ns | 26-pin plastic SOJ (300 mil) | |
| μPD4216405LA-60 | 60 ns | | |
| μPD4216405LA-70 | 70 ns | | |

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



- A0 to A11 : Address Inputs
- I/O1 to I/O4: Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground

Block Diagram



Input/Output Pin Functions

The μPD42S16405, 4216405 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A11 and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A11 (Address inputs) | Input | Address bus. Input total 22-bit of address signal, upper 12-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.


2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.

In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------|--|--|-------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| Standby current | μPD42S16405 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | mA | |
| | | | | | 0.25 | | |
| | μPD4216405 | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | | | |
| | | | | 1.0 | | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| Operating current (Hyper page mode (EDO)) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{HPC} = t_{HPC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1, 2 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| CAS before RAS long refresh current (4,096 cycles / 128 ms, only for the μPD42S16405) | | I _{CC6} | CAS before RAS refresh: $t_{RC} = 31.3 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}$: V_{IH} $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 300 \text{ ns}$ | 450 | μA | 1, 2 |
| | | | | $t_{RAS} \leq 1 \mu\text{s}$ | 600 | | |
| CAS before RAS self refresh current (only for the μPD42S16405) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 250 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | | I _{O(L)} | $V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | | V _{OH} | $I_o = -5.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +4.2 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|--|-------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 84 | – | 104 | – | 124 | – | ns | | |
| RAS precharge time | t _{RP} | 30 | – | 40 | – | 50 | – | ns | | |
| CAS precharge time | t _{CPN} | 7 | – | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 50 | 10,000 | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 7 | 10,000 | 10 | 10,000 | 12 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 10 | – | 10 | – | 12 | – | ns | | |
| $\overline{\text{CAS}}$ hold time | t _{CASH} | 38 | – | 40 | – | 50 | – | ns | | |
| RAS to CAS delay time | t _{RCAD} | 11 | 37 | 14 | 45 | 14 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 9 | 25 | 12 | 30 | 12 | 35 | ns | 2 | |
| CAS to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | – | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | – | 0 | – | 0 | – | ns | | |
| Row address hold time | t _{RAH} | 7 | – | 10 | – | 10 | – | ns | | |
| Column address setup time | t _{ASC} | 0 | – | 0 | – | 0 | – | ns | | |
| Column address hold time | t _{CAH} | 7 | – | 10 | – | 12 | – | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | – | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | – | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | – | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 10 | – | 13 | – | 15 | – | ns | | |
| Transition time (rise and fall) | t _r | 1 | 50 | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S16405 | t _{REF} | – | 128 | – | 128 | – | 128 | ms | 4 |
| | μPD4216405 | t _{REF} | – | 64 | – | 64 | – | 64 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S16405.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 50 \text{ ns}$ | | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 50 | - | 60 | - | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 13 | - | 15 | - | 18 | ns | 1 |
| Access time from column address | t_{AA} | - | 25 | - | 30 | - | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 13 | - | 15 | - | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 25 | - | 30 | - | 35 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{CHO} | 5 | - | 5 | - | 5 | - | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OEZ(MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|-----------------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 7 | – | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | twp | 7 | – | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 10 | – | 10 | – | 12 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 7 | – | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 7 | – | 10 | – | 10 | – | ns | 3 |

- Notes**
1. t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch(MIN.) should be met.
 2. If twcs ≥ twcs(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Note |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 107 | – | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 64 | – | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 27 | – | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 39 | – | 47 | – | 54 | – | ns | 1 |

- Note**
1. If twcs ≥ twcs(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd(MIN.), tcwd ≥ tcwd(MIN.), tawd ≥ tawd(MIN.) and tcpwd ≥ tcpwd(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|--------------------|---------------------------|---------|---------------------------|---------|---------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 20 | – | 25 | – | 30 | – | ns | 1 |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | t _{HCAS} | 7 | 10,000 | 10 | 10,000 | 12 | 10,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 7 | – | 10 | – | 10 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 30 | – | 35 | – | 40 | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 41 | – | 52 | – | 59 | – | ns | 2 |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 30 | – | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{HPRWC} | 52 | – | 66 | – | 75 | – | ns | |
| Data output hold Time | t _{DHC} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time | t _{OCH} | 5 | – | 5 | – | 5 | – | ns | 4 |
| $\overline{\text{OE}}$ precharge time | t _{OEP} | 5 | – | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ pulse width | t _{WPZ} | 7 | – | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from $\overline{\text{RAS}}$ | t _{OFR} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from $\overline{\text{CAS}}$ | t _{OFC} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{WEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{TRH} or t_{TRCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | - | 5 | - | 5 | - | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | - | 10 | - | 10 | - | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | - | 5 | - | 5 | - | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | - | 100 | - | 100 | - | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 90 | - | 110 | - | 130 | - | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | -50 | - | -50 | - | -50 | - | ns | 1 |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | - | 10 | - | 10 | - | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | - | 15 | - | 15 | - | ns | |

Note 1. This specification is applied only to the μPD42S16405.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle



Read Modify Write Cycle




Hyper Page Mode (EDO) Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Read Modify Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle (Only for the μPD42S16405)



Remark Address, $\overline{\text{OE}}$: Don't care I/O : Hi-Z

Cautions on Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh can be used independently when used in combination with distributed $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh; However, when used in combination with burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh or with long $\overline{\text{RAS}}$ only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Long Refresh

When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh are used in combination, please perform $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh 4,096 times within a 64 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.


(2) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Long $\overline{\text{RAS}}$ Only Refresh

When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and $\overline{\text{RAS}}$ only refresh are used in combination, please perform $\overline{\text{RAS}}$ only refresh 4,096 times within a 64 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

- ★ **(3)** If $t_{\text{RASS(MIN.)}}$ is not satisfied at the beginning of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycles ($t_{\text{RAS}} < 100 \mu\text{s}$), $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles will be executed one time.
If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
And refresh cycles (4,096/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the 16-bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0, A1.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation



The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26PIN PLASTIC TSOP(II) (300 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 9.22±0.2 | 0.363±0.008 |
| I | 7.62±0.1 | 0.300±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3 ⁺⁷ ₋₃ | 3 ⁺⁷ ₋₃ |

S26G3-50-7JD1

26 PIN PLASTIC SOJ (300 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 17.3 ^{+0.20} _{-0.25} | 0.681 ^{+0.008} _{-0.010} |
| C | 7.62 | 0.300 |
| D | 8.47±0.2 | 0.333 ^{+0.009} _{-0.008} |
| E | 1.03±0.15 | 0.041 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 6.73±0.2 | 0.265±0.008 |
| Q | 0.10 | 0.004 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

S26LA-300A-1

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S16405, 4216405.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S16405G3, 4216405G3: 26-pin plastic TSOP (■) (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S16405LA, 4216405LA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|---|------------|
| Infrared ray reflow | <p>Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | <p>Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | <p>Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).</p> | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

MOS INTEGRATED CIRCUIT
 μ PD42S17405, 4217405

16 M-BIT DYNAMIC RAM
 4 M-WORD BY 4-BIT, HYPER PAGE MODE (EDO)

Description

The μ PD42S17405, 4217405 are 4,194,304 words by 4 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S17405 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S17405, 4217405 are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 4,194,304 words by 4 bits organization
- Single +5.0 V \pm 10 % power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|---------------------------------|---------------------------------|--------------------|-----------------------|---|
| μ PD42S17405-50, 4217405-50 | 660 mW | 50 ns | 84 ns | 20 ns |
| μ PD42S17405-60, 4217405-60 | 605 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S17405-70, 4217405-70 | 550 mW | 70 ns | 124 ns | 30 ns |

- μ PD42S17405 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh


| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|------------------|---------------------|---|-------------------------------------|
| μ PD42S17405 | 2,048 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 1.4 mW (CMOS level input) |
| μ PD4217405 | 2,048 cycles/32 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 5.5 mW (CMOS level input) |

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|---|
| μPD42S17405G3-50 | 50 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S17405G3-60 | 60 ns | | |
| μPD42S17405G3-70 | 70 ns | | |
| μPD42S17405LA-50 | 50 ns | 26-pin plastic SOJ (300 mil) | |
| μPD42S17405LA-60 | 60 ns | | |
| μPD42S17405LA-70 | 70 ns | | |
| μPD4217405G3-50 | 50 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4217405G3-60 | 60 ns | | |
| μPD4217405G3-70 | 70 ns | | |
| μPD4217405LA-50 | 50 ns | 26-pin plastic SOJ (300 mil) | |
| μPD4217405LA-60 | 60 ns | | |
| μPD4217405LA-70 | 70 ns | | |

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



- A0 to A10 : Address Inputs
- I/O1 to I/O4: Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S17405, 4217405 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A10 and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A10 (Address inputs) | Input | Address bus. Input total 22-bit of address signal, upper 11-bit and lower 11-bit in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to HI-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WEZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_o | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------|-------------------|---|-------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 120 | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| Standby current | μPD42S17405 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | mA | |
| | | | | | 0.25 | | |
| | μPD4217405 | | | | 2.0 | | |
| | | | | | 1.0 | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 120 | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| Operating current (Hyper page mode (EDO)) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{HPC} = t_{HPC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 120 | mA | 1, 2 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the μPD42S17405) | | I _{CC6} | CAS before RAS refresh: $t_{RC} = 62.5 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 300 \text{ ns}$ | 400 | μA | 1, 2 |
| | | | | $t_{RAS} \leq 1 \mu\text{s}$ | 500 | | |
| CAS before RAS self refresh current (only for the μPD42S17405) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RAS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 250 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | | I _{O(L)} | $V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | | V _{OH} | $I_o = -5.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +4.2 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | Unit | Notes | |
|----------------------------------|-------------|--------------|--------|--------------|--------|--------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | trc | 84 | – | 104 | – | 124 | – | ns | | |
| RAS precharge time | trp | 30 | – | 40 | – | 50 | – | ns | | |
| CAS precharge time | tcpn | 7 | – | 10 | – | 10 | – | ns | | |
| RAS pulse width | trās | 50 | 10,000 | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| CAS pulse width | tcās | 7 | 10,000 | 10 | 10,000 | 12 | 10,000 | ns | | |
| RAS hold time | trsh | 10 | – | 10 | – | 12 | – | ns | | |
| CAS hold time | tcsh | 38 | – | 40 | – | 50 | – | ns | | |
| RAS to CAS delay time | trcd | 11 | 37 | 14 | 45 | 14 | 52 | ns | 2 | |
| RAS to column address delay time | trād | 9 | 25 | 12 | 30 | 12 | 35 | ns | 2 | |
| CAS to RAS precharge time | tcp | 5 | – | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | tasr | 0 | – | 0 | – | 0 | – | ns | | |
| Row address hold time | traH | 7 | – | 10 | – | 10 | – | ns | | |
| Column address setup time | tasc | 0 | – | 0 | – | 0 | – | ns | | |
| Column address hold time | tcaH | 7 | – | 10 | – | 12 | – | ns | | |
| OE lead time referenced to RAS | toes | 0 | – | 0 | – | 0 | – | ns | | |
| CAS to data setup time | tcLZ | 0 | – | 0 | – | 0 | – | ns | | |
| OE to data setup time | tolZ | 0 | – | 0 | – | 0 | – | ns | | |
| OE to data delay time | toed | 10 | – | 13 | – | 15 | – | ns | | |
| Transition time (rise and fall) | tr | 1 | 50 | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S17405 | trf | – | 128 | – | 128 | – | 128 | ms | 4 |
| | μPD4217405 | trf | – | 32 | – | 32 | – | 32 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S17405.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 50 \text{ ns}$ | | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 50 | - | 60 | - | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 13 | - | 15 | - | 18 | ns | 1 |
| Access time from column address | t_{AA} | - | 25 | - | 30 | - | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 13 | - | 15 | - | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 25 | - | 30 | - | 35 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{CHO} | 5 | - | 5 | - | 5 | - | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OEZ(MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | Unit | Notes |
|--|--------|--------------|------|--------------|------|--------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 7 | – | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | twp | 7 | – | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 10 | – | 10 | – | 12 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 7 | – | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | tds | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | tdh | 7 | – | 10 | – | 10 | – | ns | 3 |

- Notes**
1. twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. tds (MIN.) and tdh (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | Unit | Note |
|--|--------|--------------|------|--------------|------|--------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 107 | – | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 64 | – | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 27 | – | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 39 | – | 47 | – | 54 | – | ns | 1 |

- Note**
1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|--------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 20 | – | 25 | – | 30 | – | ns | 1 |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | t _{HCAS} | 7 | 10,000 | 10 | 10,000 | 12 | 10,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 7 | – | 10 | – | 10 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 30 | – | 35 | – | 40 | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 41 | – | 52 | – | 59 | – | ns | 2 |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 30 | – | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{HPRWC} | 52 | – | 66 | – | 75 | – | ns | |
| Data output hold time | t _{DHC} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time | t _{OCH} | 5 | – | 5 | – | 5 | – | ns | 4 |
| $\overline{\text{OE}}$ precharge time | t _{OEP} | 5 | – | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ pulse width | t _{WPZ} | 7 | – | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from $\overline{\text{RAS}}$ | t _{OFR} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from $\overline{\text{CAS}}$ | t _{OFC} | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If t_{WCs} ≥ t_{WCs} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{WEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{TRH} or t_{TRC} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 90 | – | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S17405.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle



Read Modify Write Cycle




Hyper Page Mode (EDO) Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S17405)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

(3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied. And refresh cycles (2,048/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the 16-bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0, A1.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26PIN PLASTIC TSOP(II) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 9.22±0.2 | 0.363±0.008 |
| I | 7.62±0.1 | 0.300±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3 ⁺⁷ ₋₃ | 3 ⁺⁷ ₋₃ |

S26G3-50-7JD1

26 PIN PLASTIC SOJ (300 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 17.3 ^{+0.20} _{-0.25} | 0.681 ^{+0.008} _{-0.010} |
| C | 7.62 | 0.300 |
| D | 8.47±0.2 | 0.333 ^{+0.009} _{-0.008} |
| E | 1.03±0.15 | 0.041 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 6.73±0.2 | 0.265±0.008 |
| Q | 0.10 | 0.004 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

S26LA-300A-1

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S17405, 4217405.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S17405G3, 4217405G3: 26-pin plastic TSOP (II) (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | — |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S17405LA, 4217405LA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

MOS INTEGRATED CIRCUIT
 μ PD42S17805, 4217805

16 M-BIT DYNAMIC RAM
 2 M-WORD BY 8-BIT, HYPER PAGE MODE

Description

The μ PD42S17805, 4217805 are 2,097,152 words by 8 bits CMOS dynamic RAMs with optional hyper page mode. Hyper page mode is a kind of the page mode and is useful for the read operation. Besides, the μ PD42S17805 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh. The μ PD42S17805, 4217805 are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 2,097,152 words by 8 bits organization
- Single +5.0 V \pm 10 % power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode cycle time (MIN.) |
|---------------------------------|---------------------------------|--------------------|-----------------------|-----------------------------------|
| μ PD42S17805-60, 4217805-60 | 605 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S17805-70, 4217805-70 | 550 mW | 70 ns | 124 ns | 30 ns |

- The μ PD42S17805 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|------------------|---------------------|---|-------------------------------------|
| μ PD42S17805 | 2,048 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.4 mW (CMOS level input) |
| μ PD4217805 | 2,048 cycles/32 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 5.5 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|---|
| | | 28-pin Plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh |
| μPD42S17805G5-60 | 60 ns | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| μPD42S17805G5-70 | 70 ns | | $\overline{\text{RAS}}$ only refresh |
| | | 28-pin Plastic SOJ (400 mil) | Hidden refresh |
| μPD42S17805LE-60 | 60 ns | | |
| μPD42S17805LE-70 | 70 ns | | |
| | | 28-pin Plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| μPD4217805G5-60 | 60 ns | | $\overline{\text{RAS}}$ only refresh |
| μPD4217805G5-70 | 70 ns | | Hidden refresh |
| | | 28-pin Plastic SOJ (400 mil) | |
| μPD4217805LE-60 | 60 ns | | |
| μPD4217805LE-70 | 70 ns | | |

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A10 : Address Inputs
- I/O1 to I/O8: Data Inputs/Outputs
- \overline{RAS} : Row Address Strobe
- \overline{CAS} : Column Address Strobe
- \overline{WE} : Write Enable
- \overline{OE} : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S17805, 4217805 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A10 and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A10 (Address inputs) | Input | Address bus. Input total 21-bit of address signal, upper 11-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Cautions when using the hyper page mode

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_I | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ }^\circ\text{C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test Condition | MIN. | MAX. | Unit | Notes |
|---|-------------|-------------------|---|-------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | | | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| Standby current | μPD42S17805 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | mA | |
| | | | | | 0.25 | | |
| | μPD4217805 | | | | 2.0 | | |
| | | | | | 1.0 | | |
| \overline{RAS} only refresh current | | I _{CC3} | \overline{RAS} Cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | | | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| Operating current (Hyper page mode) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ Cycling $t_{HPC} = t_{HPC(MIN.)}, I_o = 0 \text{ mA}$ | | | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| \overline{CAS} before \overline{RAS} refresh current | | I _{CC5} | \overline{RAS} Cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | | | mA | 1, 2 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| \overline{CAS} before \overline{RAS} long refresh current (2,048 cycles / 128 ms, only for the μPD42S17805) | | I _{CC6} | \overline{CAS} before \overline{RAS} refresh: $t_{RC} = 62.5 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 300 \text{ ns}$ | 400 | μA | 1, 2 |
| | | | | $t_{RAS} \leq 1 \mu\text{s}$ | 500 | | |
| \overline{CAS} before \overline{RAS} self refresh current (only for the μPD42S17805) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 250 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | | I _{O(L)} | $V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | | V _{OH} | $I_o = -5.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +4.2 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|--|-------------------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write Cycle Time | t _{RC} | 104 | – | 124 | – | ns | | |
| $\overline{\text{RAS}}$ Precharge Time | t _{RP} | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ Precharge Time | t _{CPN} | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ Pulse Width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ Pulse Width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ Hold Time | t _{RSH} | 10 | – | 12 | – | ns | | |
| $\overline{\text{CAS}}$ Hold Time | t _{CASH} | 40 | – | 50 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | t _{RCD} | 14 | 45 | 14 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to Column Address Delay Time | t _{RAD} | 12 | 30 | 12 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | t _{CRP} | 5 | – | 5 | – | ns | 3 | |
| Row Address Setup Time | t _{ASR} | 0 | – | 0 | – | ns | | |
| Row Address Hold Time | t _{RAH} | 10 | – | 10 | – | ns | | |
| Column Address Setup Time | t _{ASC} | 0 | – | 0 | – | ns | | |
| Column Address Hold Time | t _{CAH} | 10 | – | 12 | – | ns | | |
| $\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to Data Setup Time | t _{CLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to Data Setup Time | t _{OLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to Data Delay Time | t _{OED} | 13 | – | 15 | – | ns | | |
| Transition Time (Rise and Fall) | t _r | 1 | 50 | 1 | 50 | ns | | |
| Refresh Time | μPD42S17805 | t _{REF} | – | 128 | – | 128 | ms | 4 |
| | μPD4217805 | | – | 32 | – | 32 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}(\text{MAX.})}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ |
| $t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{AA}(\text{MAX.})}$ | $t_{\text{RAD}} + t_{\text{AA}(\text{MAX.})}$ |
| $t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{CAC}(\text{MAX.})}$ | $t_{\text{RCD}} + t_{\text{CAC}(\text{MAX.})}$ |

$t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}(\text{MAX.})}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$ will not cause any operation problems.

- 3.** $t_{\text{CRP}(\text{MIN.})}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S17805.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access Time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access Time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 18 | ns | 1 |
| Access Time from Column Address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access Time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column Address Lead Time Referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read Command Setup Time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read Command Hold Time Referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read Command Hold Time Referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$ | t_{CHO} | 5 | – | 5 | – | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ |
| $t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{AA}(\text{MAX.})}$ | $t_{\text{RAD}} + t_{\text{AA}(\text{MAX.})}$ |
| $t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{CAC}(\text{MAX.})}$ | $t_{\text{RCD}} + t_{\text{CAC}(\text{MAX.})}$ |

$t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}(\text{MAX.})}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH}(\text{MIN.})}$ or $t_{\text{RRH}(\text{MIN.})}$ should be met in read cycles.
- 3.** $t_{\text{OEZ}(\text{MAX.})}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|------------------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} Hold Time Referenced to \overline{CAS} | t _{WCH} | 10 | - | 10 | - | ns | 1 |
| \overline{WE} Pulse Width | t _{WP} | 10 | - | 10 | - | ns | 1 |
| \overline{WE} Lead Time Referenced to \overline{RAS} | t _{RWL} | 10 | - | 12 | - | ns | |
| \overline{WE} Lead Time Referenced to \overline{CAS} | t _{cWL} | 10 | - | 12 | - | ns | |
| \overline{WE} Setup Time | t _{WCS} | 0 | - | 0 | - | ns | 2 |
| \overline{OE} Hold Time | t _{OEH} | 0 | - | 0 | - | ns | |
| Data-in Setup Time | t _{DS} | 0 | - | 0 | - | ns | 3 |
| Data-in Hold Time | t _{DH} | 10 | - | 10 | - | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Note |
|--|------------------|---------------------------|------|---------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read Modify Write Cycle Time | t _{RWC} | 133 | - | 157 | - | ns | |
| \overline{RAS} to \overline{WE} Delay Time | t _{RWD} | 77 | - | 89 | - | ns | 1 |
| \overline{CAS} to \overline{WE} Delay Time | t _{cWD} | 32 | - | 37 | - | ns | 1 |
| Column Address to \overline{WE} Delay Time | t _{AWD} | 47 | - | 54 | - | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{cWD} ≥ t_{cWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|--------------------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | t _{HPC} | 25 | – | 30 | – | ns | 1 |
| $\overline{\text{RAS}}$ Pulse Width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t _{HCAS} | 10 | 10,000 | 12 | 10,000 | ns | |
| $\overline{\text{CAS}}$ Precharge Time | t _{CP} | 10 | – | 10 | – | ns | |
| Access Time from $\overline{\text{CAS}}$ Precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time | t _{CPWD} | 52 | – | 59 | – | ns | 2 |
| $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read Modify Write Cycle Time | t _{HPRWC} | 66 | – | 75 | – | ns | |
| Data Output Hold Time | t _{DHC} | 5 | – | 5 | – | ns | |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ Hold Time | t _{OCH} | 5 | – | 5 | – | ns | 4 |
| $\overline{\text{OE}}$ Precharge Time | t _{OEP} | 5 | – | 5 | – | ns | |
| Output Buffer Turn-off Delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ Pulse Width | t _{WPZ} | 10 | – | 10 | – | ns | 4 |
| Output Buffer Turn-off Delay from $\overline{\text{RAS}}$ | t _{OFR} | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output Buffer Turn-off Delay from $\overline{\text{CAS}}$ | t _{OFC} | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If t_{WCs} ≥ t_{WCs} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{WEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ Setup Time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ Setup Time | t _{WSR} | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ Hold Time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S17805.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle



Read Modify Write Cycle




Hyper Page Mode Read Cycle (WE Control)




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S17805)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

(3) If $t_{RAS(MIN)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied. And refresh cycles (2,048/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

28PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S28G5-50-7JD3

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 18.67 ^{+0.2} _{-0.35} | 0.735 ^{+0.008} _{-0.013} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440 ^{+0.008} _{-0.007} |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138 ^{+0.008} _{-0.007} |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370 ^{+0.008} _{-0.007} |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S17805, 4217805.

Types of Surface Mount Device

μ PD42S17805G5, 4217805G5 : 28-pin plastic TSOP (II) (400 mil)
 μ PD42S17805LE, 4217805LE : 28-pin plastic SOJ (400 mil)

[MEMO]

μ PD42S18165, 4218165

**16 M-BIT DYNAMIC RAM
1 M-WORD BY 16-BIT, HYPER PAGE MODE (EDO),
BYTE READ/WRITE MODE**

Description

The μ PD42S18165, 4218165 are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S18165 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S18165, 4218165 are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 1,048,576 words by 16 bits organization
- Single +5.0 V \pm 10 % power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|---------------------------------|---------------------------------|--------------------|-----------------------|---|
| μ PD42S18165-60, 4218165-60 | 880 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S18165-70, 4218165-70 | 825 mW | 70 ns | 124 ns | 30 ns |

- The μ PD42S18165 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|------------------|---------------------|---|-------------------------------------|
| μ PD42S18165 | 1,024 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.4 mW (CMOS level input) |
| μ PD4218165 | 1,024 cycles/16 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 5.5 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|---|
| μPD42S18165G5-60 | 60 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S18165G5-70 | 70 ns | | |
| μPD42S18165LE-60 | 60 ns | 42-pin plastic SOJ (400 mil) | |
| μPD42S18165LE-70 | 70 ns | | |
| μPD4218165G5-60 | 60 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4218165G5-70 | 70 ns | | |
| μPD4218165LE-60 | 60 ns | 42-pin plastic SOJ (400 mil) | |
| μPD4218165LE-70 | 70 ns | | |

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{UCAS}}$: Column Address Strobe (upper)
- $\overline{\text{LCAS}}$: Column Address Strobe (lower)
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S18165, 4218165 have input pins \overline{RAS} , \overline{CAS} ^{Note}, \overline{WE} , \overline{OE} , A0 to A9 and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|---|--------------|---|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before RAS refresh |
| \overline{CAS} (Column address strobe) | | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A9 (Address inputs) | | Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data inputs/outputs) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------|--------------------|---|---|------------------------------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC}(\text{MIN.}), I_o = 0 \text{ mA}$ | | | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 160 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 150 | | |
| Standby current | μPD42S18165 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH}(\text{MIN.}), I_o = 0 \text{ mA}$ | | 2.0 | mA | |
| | | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.25 | | |
| | μPD4218165 | | $\overline{RAS}, \overline{CAS} \geq V_{IH}(\text{MIN.}), I_o = 0 \text{ mA}$ | | 2.0 | | |
| | | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 1.0 | | |
| \overline{RAS} only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH}(\text{MIN.})$ $t_{RC} = t_{RC}(\text{MIN.}), I_o = 0 \text{ mA}$ | | | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 160 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 150 | | |
| Operating current (Hyper page mode (EDO)) | | I _{CC4} | $\overline{RAS} \leq V_{IL}(\text{MAX.}), \overline{CAS}$ cycling $t_{HPC} = t_{HPC}(\text{MIN.}), I_o = 0 \text{ mA}$ | | | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| \overline{CAS} before \overline{RAS} refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC}(\text{MIN.}), I_o = 0 \text{ mA}$ | | | mA | 1, 2 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 160 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 150 | | |
| \overline{CAS} before \overline{RAS} long refresh current (1,024 cycles / 128 ms, only for the μPD42S18165) | | I _{CC6} | \overline{CAS} before \overline{RAS} refresh : $t_{RC} = 125.0 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ | $t_{RAS} \leq 300 \text{ ns}$ | 350 | μA | 1, 2 |
| | | | | Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 1 \mu\text{s}$ | | |
| \overline{CAS} before \overline{RAS} self refresh current (only for the μPD42S18165) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 250 | μA | 2 |
| Input leakage current | | I _{I (L)} | $V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | | I _{O (L)} | $V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | | V _{OH} | $I_o = -2.5 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +2.1 \text{ mA}$ | | 0.4 | V | |

- Notes 1.** I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
- 2.** Specified values are obtained with outputs unloaded.
- 3.** I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL}(\text{MAX.})$ and $\overline{CAS} \geq V_{IH}(\text{MIN.})$.
- 4.** I_{CC3} is measured assuming that all column address inputs are held at either high or low.
- 5.** I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|--|------------------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 104 | – | 124 | – | ns | | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 10 | – | 12 | – | ns | | |
| $\overline{\text{CAS}}$ hold time | t _{CSH} | 40 | – | 50 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCd} | 14 | 45 | 14 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{Rad} | 12 | 30 | 12 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | – | 0 | – | ns | | |
| Row address hold time | t _{RAH} | 10 | – | 10 | – | ns | | |
| Column address setup time | t _{ASC} | 0 | – | 0 | – | ns | | |
| Column address hold time | t _{CAH} | 10 | – | 12 | – | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 13 | – | 15 | – | ns | | |
| Masked byte write hold time referenced to $\overline{\text{RAS}}$ | t _{MRH} | 0 | – | 0 | – | ns | | |
| Transition time (rise and fall) | t _t | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S18165 | t _{REF} | – | 128 | – | 128 | ms | 4 |
| | μPD4218165 | | – | 16 | – | 16 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S18165.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 18 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{CHO} | 5 | – | 5 | – | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OEZ(MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|-----------------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | twp | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 10 | – | 12 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 10 | – | ns | 3 |

- Notes 1.** t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH}(MIN.) should be met.
- 2.** If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
- 3.** t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Note |
|--|--------|---------------------------|------|---------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 47 | – | 54 | – | ns | 1 |

- Note 1.** If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{rac} = 60 ns | | t _{rac} = 70 ns | | Unit | Notes |
|---------------------------------------|--------------------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 25 | – | 30 | – | ns | 1 |
| RAS pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| CAS pulse width | t _{HCAS} | 10 | 10,000 | 12 | 10,000 | ns | |
| CAS precharge time | t _{CP} | 10 | – | 10 | – | ns | |
| Access time from CAS precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| CAS precharge to WE delay time | t _{CPWD} | 52 | – | 59 | – | ns | 2 |
| RAS hold time from CAS precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{HPRWC} | 66 | – | 75 | – | ns | |
| Data output hold time | t _{DHC} | 5 | – | 5 | – | ns | |
| OE to CAS hold time | t _{OCH} | 5 | – | 5 | – | ns | 4 |
| OE precharge time | t _{OEP} | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from WE | t _{WEZ} | 0 | 13 | 0 | 15 | ns | 3,4 |
| WE pulse width | t _{WPZ} | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from RAS | t _{OFR} | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from CAS | t _{OFC} | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. t_{HPC} (MIN.) is applied to CAS access.


2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to VOH or VOL.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of the read cycle)
 WE: inactive, OE: active
 tofc is effective when RAS is inactivated before CAS is inactivated.
 tofr is effective when CAS is inactivated before RAS is inactivated.
 - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
 WE, OE: inactive toez is effective.
 - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
 WE, OE: active and either trrh or trch must be met twez and twpz are effective.
 - (4) WE: inactive (in read cycle)
 CAS: inactive, OE: active tcho is effective.
 CAS, OE: active toch is effective.

Refresh Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| CAS setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| CAS hold time (CAS before RAS refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| RAS precharge CAS hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| RAS pulse width (CAS before RAS self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| RAS precharge time (CAS before RAS self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| CAS hold time (CAS before RAS self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| WE hold time | t _{WHR} | 15 | – | 15 | – | ns | |


Note 1. This specification is applied only to the μPD42S18165.

Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark L I/O: Don't care

Read Modify Write Cycle




Hyper Page Mode (EDO) Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same RAS cycle.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle (Only for the μ PD42S18165)



Remark Address, $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O: Hi-Z

Cautions on Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh can be used independently when used in combination with distributed $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh; However, when used in combination with burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh or with long $\overline{\text{RAS}}$ only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Long Refresh

When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh are used in combination, please perform $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh 1,024 times within a 16 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

(2) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Long $\overline{\text{RAS}}$ Only Refresh


When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and $\overline{\text{RAS}}$ only refresh are used in combination, please perform $\overline{\text{RAS}}$ only refresh 1,024 times within a 16 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

(3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycles ($t_{RAS} < 100 \mu\text{s}$), $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles will be executed one time.

If $10 \mu\text{s} < t_{RAS} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied. And refresh cycles (1,024/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle



Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z


Hidden Refresh Cycle (Write)






Remark \overline{OE} : Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.0 MAX. | 0.040 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 27.56 ^{+0.2} _{-0.35} | 1.085 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S18165, 4218165.

Types of Surface Mount Device

μ PD42S18165G5, 4218165G5: 50-pin plastic TSOP (II) (400 mil)

μ PD42S18165LE, 4218165LE: 42-pin plastic SOJ (400 mil)

**Hyper Page Mode (EDO)
16M Dynamic RAM
[3.3V \pm 0.3V]**

MOS INTEGRATED CIRCUIT

μ PD42S16405L, 4216405L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, HYPER PAGE MODE (EDO)

Description

The μ PD42S16405L, 4216405L are 4,194,304 words by 4 bits CMOS dynamic RAM with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S16405L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S16405L, 4216405L are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 4,194,304 words by 4 bits organization
- Single +3.3 V \pm 0.3 V power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|-------------------------------------|---------------------------------|--------------------|-----------------------|---|
| μ PD42S16405L-A60, 4216405L-A60 | 324 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S16405L-A70, 4216405L-A70 | 288 mW | 70 ns | 124 ns | 30 ns |

- μ PD42S16405L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------------|---------------------|---|-------------------------------------|
| μ PD42S16405L | 4,096 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 0.54 mW (CMOS level input) |
| μ PD4216405L | 4,096 cycles/64 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 1.8 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--------------------|--------------------|---------------------------------------|---|
| μPD42S16405LG3-A60 | 60 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S16405LG3-A70 | 70 ns | | |
| μPD42S16405LLA-A60 | 60 ns | 26-pin plastic SOJ (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S16405LLA-A70 | 70 ns | | |
| μPD4216405LG3-A60 | 60 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4216405LG3-A70 | 70 ns | | |
| μPD4216405LLA-A60 | 60 ns | 26-pin plastic SOJ (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4216405LLA-A70 | 70 ns | | |

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



- A0 to A11 : Address Inputs
- I/O1 to I/O4: Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground

Block Diagram



Input/Output Pin Functions

The μPD42S16405L, 4216405L have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A11 and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A11 (Address inputs) | Input | Address bus. Input total 22-bit of address signal, upper 12-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode .


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|---------------------------|--|--|---------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | t _{TRAC} = 60 ns | 80 | mA | 1, 2, 3 |
| | | | | t _{TRAC} = 70 ns | 70 | | |
| Standby current | μPD42S16405L | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | | | 0.15 | | |
| | μPD4216405L | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | | | |
| | | | | 0.5 | | | |
| \overline{RAS} only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | t _{TRAC} = 60 ns | 80 | mA | 1, 2, 3, 4 |
| | t _{TRAC} = 70 ns | 70 | | | | | |
| Operating current (Hyper page mode (EDO)) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{HPC} = t_{HPC(MIN.)}, I_o = 0 \text{ mA}$ | t _{TRAC} = 60 ns | 90 | mA | 1, 2, 5 |
| | t _{TRAC} = 70 ns | 80 | | | | | |
| \overline{CAS} before \overline{RAS} refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | t _{TRAC} = 60 ns | 80 | mA | 1, 2 |
| | t _{TRAC} = 70 ns | 70 | | | | | |
| \overline{CAS} before \overline{RAS} long refresh current (4,096 cycles / 128 ms, only for the μPD42S16405L) | | I _{CC6} | \overline{CAS} before \overline{RAS} refresh: $t_{RC} = 31.3 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}$: V_{IH} $I_o = 0 \text{ mA}$ | t _{TRAS} ≤ 1 μs | 220 | μA | 1, 2 |
| \overline{CAS} before \overline{RAS} self refresh current (only for the μPD42S16405L) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{TRASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | | I _{O(L)} | $V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | | V _{OH} | I _O = -2.0 mA | 2.4 | | V | |
| Low level output voltage | | V _{OL} | I _O = +2.0 mA | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|--|------------------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 104 | – | 124 | – | ns | | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | ns | | |
| RAS hold time | t _{RSH} | 15 | – | 20 | – | ns | | |
| CAS hold time | t _{CSH} | 45 | – | 50 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCD} | 14 | 45 | 14 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 12 | 30 | 12 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | – | 0 | – | ns | | |
| Row address hold time | t _{RAH} | 10 | – | 10 | – | ns | | |
| Column address setup time | t _{ASC} | 0 | – | 0 | – | ns | | |
| Column address hold time | t _{CAH} | 10 | – | 12 | – | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 13 | – | 15 | – | ns | | |
| Transition time (rise and fall) | t _T | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S16405L | t _{REF} | – | 128 | – | 128 | ms | 4 |
| | μPD4216405L | | – | 64 | – | 64 | | |

★
★

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S16405L.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 18 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{CHO} | 5 | – | 5 | – | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OEZ(MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 15 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 10 | – | ns | 3 |



- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 47 | – | 54 | – | ns | 1 |

- Note 1.** If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|---------------------------------------|--------------------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 25 | - | 30 | - | ns | 1 |
| RAS pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| CAS pulse width | t _{HCAS} | 10 | 10,000 | 12 | 10,000 | ns | |
| CAS precharge time | t _{CP} | 10 | - | 10 | - | ns | |
| Access time from CAS precharge | t _{ACP} | - | 35 | - | 40 | ns | |
| CAS precharge to WE delay time | t _{CPWD} | 52 | - | 59 | - | ns | 2 |
| RAS hold time from CAS precharge | t _{RHCP} | 35 | - | 40 | - | ns | |
| Read modify write cycle time | t _{HPRWC} | 66 | - | 75 | - | ns | |
| Data output hold time | t _{DHC} | 5 | - | 5 | - | ns | |
| OE to CAS hold time | t _{OCH} | 5 | - | 5 | - | ns | 4 |
| OE precharge time | t _{OEP} | 5 | - | 5 | - | ns | |
| Output buffer turn-off delay from WE | t _{WEZ} | 0 | 13 | 0 | 15 | ns | 3,4 |
| WE pulse width | t _{WPZ} | 10 | - | 10 | - | ns | 4 |
| Output buffer turn-off delay from RAS | t _{OFR} | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from CAS | t _{OFC} | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD} (MIN.), t_{TCWD} ≥ t_{TCWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{WEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{TRH} or t_{TRCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| CAS setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| CAS hold time (CAS before RAS refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| RAS precharge CAS hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| RAS pulse width (CAS before RAS self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| RAS precharge time (CAS before RAS self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| CAS hold time (CAS before RAS self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| WE setup time | t _{WSR} | 10 | – | 10 | – | ns | |
| WE hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S16405L.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Hyper Page Mode (EDO) Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Late Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle (Only for the μ PD42S16405L)



Remark Address, $\overline{\text{OE}}$: Don't care I/O : Hi-Z

Cautions on Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh can be used independently when used in combination with distributed $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh; However, when used in combination with burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh or with long $\overline{\text{RAS}}$ only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Long Refresh

When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh are used in combination, please perform $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh 4,096 times within a 64 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

(2) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Long $\overline{\text{RAS}}$ Only Refresh


When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and $\overline{\text{RAS}}$ only refresh are used in combination, please perform $\overline{\text{RAS}}$ only refresh 4,096 times within a 64 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

(3) If $t_{RASS(MIN.)}$ is not satisfied at the beginning of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycles ($t_{RAS} < 100 \mu\text{s}$), $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles will be executed one time.

If $10 \mu\text{s} < t_{RAS} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied. And refresh cycles (4,096/128 ms) should be met.


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0, A1.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation



The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26PIN PLASTIC TSOP(II) (300 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 9.22±0.2 | 0.363±0.008 |
| I | 7.62±0.1 | 0.300±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S26G3-50-7JD1

26 PIN PLASTIC SOJ (300 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 17.3 ^{+0.20} _{-0.25} | 0.681 ^{+0.008} _{-0.010} |
| C | 7.62 | 0.300 |
| D | 8.47±0.2 | 0.333 ^{+0.009} _{-0.008} |
| E | 1.03±0.15 | 0.041 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 6.73±0.2 | 0.265±0.008 |
| Q | 0.10 | 0.004 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

S26LA-300A-1

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S16405L, 4216405L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S16405LG3, 4216405LG3: 26-pin plastic TSOP (II) (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | — |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S16405LLA, 4216405LLA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

MOS INTEGRATED CIRCUIT

μ PD42S17405L, 4217405L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, HYPER PAGE MODE (EDO)

Description

The μ PD42S17405L, 4217405L are 4,194,304 words by 4 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S17405L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S17405L, 4217405L are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 4,194,304 words by 4 bits organization
- Single +3.3 V \pm 0.3 V power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|-------------------------------------|---------------------------------|--------------------|-----------------------|---|
| μ PD42S17405L-A60, 4217405L-A60 | 360 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S17405L-A70, 4217405L-A70 | 324 mW | 70 ns | 124 ns | 30 ns |

- μ PD42S17405L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------------|---------------------|---|-------------------------------------|
| μ PD42S17405L | 2,048 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 0.54 mW (CMOS level input) |
| μ PD4217405L | 2,048 cycles/32 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | 1.8 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--------------------|--------------------|---------------------------------------|-----------------------------|
| μPD42S17405LG3-A60 | 60 ns | 26-pin plastic TSOP (II) (300 mil) | CAS before RAS self refresh |
| μPD42S17405LG3-A70 | 70 ns | | CAS before RAS refresh |
| μPD42S17405LLA-A60 | 60 ns | 26-pin plastic SOJ (300 mil) | RAS only refresh |
| μPD42S17405LLA-A70 | 70 ns | | Hidden refresh |
| μPD4217405LG3-A60 | 60 ns | 26-pin plastic TSOP (II) (300 mil) | CAS before RAS refresh |
| μPD4217405LG3-A70 | 70 ns | | RAS only refresh |
| μPD4217405LLA-A60 | 60 ns | 26-pin plastic SOJ (300 mil) | Hidden refresh |
| μPD4217405LLA-A70 | 70 ns | | |

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



- A0 to A10 : Address Inputs
- I/O1 to I/O4: Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S17405L, 4217405L have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A10 and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A10 (Address inputs) | Input | Address bus. Input total 22-bit of address signal, upper 11-bit and lower 11-bit in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. \overline{CAS} access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} as follows. The effective specification depends on the state of each signal.
 - (1) Both \overline{RAS} and \overline{CAS} are inactive (at the end of read cycle)
 - \overline{WE} : inactive, \overline{OE} : active
 - t_{OPC} is effective when \overline{RAS} is inactivated before \overline{CAS} is inactivated.
 - t_{OPR} is effective when \overline{CAS} is inactivated before \overline{RAS} is inactivated.
 - (2) Both \overline{RAS} and \overline{CAS} are active or either \overline{RAS} or \overline{CAS} is active (in read cycle)
 - \overline{WE} , \overline{OE} : inactive t_{OEZ} is effective.
 - (3) Both \overline{RAS} and \overline{CAS} are inactive or \overline{RAS} is active and \overline{CAS} is inactive (at the end of read cycle)
 - \overline{WE} , \overline{OE} : active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of \overline{CAS} signal when controlling data output with the \overline{OE} signal.
 - (1) \overline{CAS} : inactive, \overline{OE} : active t_{CHO} is effective.
 - (2) \overline{CAS} , \overline{OE} : active t_{CH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|--------------|-------------------|--|-------------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 100 | mA | 1, 2, 3 |
| | | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 90 | | |
| Standby current | μPD42S17405L | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | | | 0.15 | | |
| | μPD4217405L | | | | 2.0 | | |
| | | | | | 0.5 | | |
| RAS only refresh current | | I _{CC3} | $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 100 | mA | 1, 2, 3, 4 |
| | | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 90 | | |
| Operating current (Hyper page mode (EDO)) | | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 90 | mA | 1, 2, 5 |
| | | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 80 | | |
| CAS before RAS refresh current | | I _{CC5} | $\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 100 | mA | 1, 2 |
| | | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 90 | | |
| CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the μPD42S17405L) | | I _{CC6} | CAS before RAS refresh: $t_{\text{RC}} = 62.5 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} WE, OE: V_{IH} $I_o = 0 \text{ mA}$ | $t_{\text{RAS}} \leq 1 \mu\text{s}$ | 200 | μA | 1, 2 |
| | | | | | | | |
| CAS before RAS self refresh current (only for the μPD42S17405L) | | I _{CC7} | $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 150 | μA | 2 |
| | | | | | | | |
| Input leakage current | | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | | |
| High level output voltage | | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|----------------------------------|------------------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 104 | - | 124 | - | ns | | |
| RAS precharge time | t _{RP} | 40 | - | 50 | - | ns | | |
| CAS precharge time | t _{CPN} | 10 | - | 10 | - | ns | | |
| RAS pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| CAS pulse width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | ns | | |
| RAS hold time | t _{RSH} | 15 | - | 20 | - | ns | ★ | |
| CAS hold time | t _{CSH} | 45 | - | 50 | - | ns | ★ | |
| RAS to CAS delay time | t _{RCO} | 14 | 45 | 14 | 52 | ns | 2 | |
| RAS to column address delay time | t _{RAD} | 12 | 30 | 12 | 35 | ns | 2 | |
| CAS to RAS precharge time | t _{CRP} | 5 | - | 5 | - | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | - | 0 | - | ns | | |
| Row address hold time | t _{RAH} | 10 | - | 10 | - | ns | | |
| Column address setup time | t _{ASC} | 0 | - | 0 | - | ns | | |
| Column address hold time | t _{CAH} | 10 | - | 12 | - | ns | | |
| OE lead time referenced to RAS | t _{OES} | 0 | - | 0 | - | ns | | |
| CAS to data setup time | t _{CLZ} | 0 | - | 0 | - | ns | | |
| OE to data setup time | t _{OLZ} | 0 | - | 0 | - | ns | | |
| OE to data delay time | t _{OED} | 13 | - | 15 | - | ns | | |
| Transition time (rise and fall) | t _r | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S17405L | t _{REF} | - | 128 | - | 128 | ms | 4 |
| | μPD4217405L | t _{REF} | - | 32 | - | 32 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS (MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S17405L.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|-------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 18 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | $t_{\text{O EZ}}$ | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{CHO} | 5 | – | 5 | – | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{O EZ (MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 15 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 10 | – | ns | 3 |



- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 47 | – | 54 | – | ns | 1 |

- Note 1.** If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|--------------------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 25 | – | 30 | – | ns | 1 |
| \overline{RAS} pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| \overline{CAS} pulse width | t _{HCAS} | 10 | 10,000 | 12 | 10,000 | ns | |
| \overline{CAS} precharge time | t _{CP} | 10 | – | 10 | – | ns | |
| Access time from \overline{CAS} precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| \overline{CAS} precharge to \overline{WE} delay time | t _{CPWD} | 52 | – | 59 | – | ns | 2 |
| \overline{RAS} hold time from \overline{CAS} precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{HPRWC} | 66 | – | 75 | – | ns | |
| Data output hold time | t _{DHC} | 5 | – | 5 | – | ns | |
| \overline{OE} to \overline{CAS} hold time | t _{OCH} | 5 | – | 5 | – | ns | 4 |
| \overline{OE} precharge time | t _{OEP} | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from \overline{WE} | t _{WEZ} | 0 | 13 | 0 | 15 | ns | 3,4 |
| \overline{WE} pulse width | t _{WPZ} | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from \overline{RAS} | t _{OFR} | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from \overline{CAS} | t _{OFC} | 0 | 13 | 0 | 15 | ns | 3,4 |


- Notes**
- t_{HPC} (MIN.) is applied to \overline{CAS} access.
 - If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 - t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 - To make I/Os to Hi-Z in read cycle, it is necessary to control \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} as follows. The effective specification depends on state of each signal.
 - Both \overline{RAS} and \overline{CAS} are inactive (at the end of the read cycle)
 \overline{WE} : inactive, \overline{OE} : active
 t_{OFC} is effective when \overline{RAS} is inactivated before \overline{CAS} is inactivated.
 t_{OFR} is effective when \overline{CAS} is inactivated before \overline{RAS} is inactivated.
 - Both \overline{RAS} and \overline{CAS} are active or either \overline{RAS} or \overline{CAS} is active (in read cycle)
 \overline{WE} , \overline{OE} : inactive t_{WEZ} is effective.
 - Both \overline{RAS} and \overline{CAS} are inactive or \overline{RAS} is active and \overline{CAS} is inactive (at the end of read cycle)
 \overline{WE} , \overline{OE} : active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - \overline{WE} : inactive (in read cycle)
 \overline{CAS} : inactive, \overline{OE} : active t_{CHO} is effective.
 \overline{CAS} , \overline{OE} : active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|---------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | μ s | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μ PD42S17405L.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Read Modify Write Cycle




Hyper Page Mode (EDO) Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S17405L)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z


Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.
- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.
- (3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.
If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.
And refresh cycles (2,048/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the 16-bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0, A1.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26PIN PLASTIC TSOP(II) (300 mil)




NOTE
 Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 9.22±0.2 | 0.363±0.008 |
| I | 7.62±0.1 | 0.300±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3 ⁺⁷ ₋₃ | 3 ⁺⁷ ₋₃ |

S26G3-50-7JD1

26 PIN PLASTIC SOJ (300 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 17.3 ^{+0.20} _{-0.25} | 0.681 ^{+0.008} _{-0.010} |
| C | 7.62 | 0.300 |
| D | 8.47±0.2 | 0.333 ^{+0.009} _{-0.008} |
| E | 1.03±0.15 | 0.041 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 6.73±0.2 | 0.265±0.008 |
| Q | 0.10 | 0.004 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

S26LA-300A-1

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S17405L, 4217405L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S17405LG3, 4217405LG3: 26-pin plastic TSOP (II) (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S17405LLA, 4217405LLA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|---|------------|
| Infrared ray reflow | <p>Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | <p>Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | <p>Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).</p> | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

MOS INTEGRATED CIRCUIT

μ PD42S17805L, 4217805L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, HYPER PAGE MODE

Description

The μ PD42S17805L, 4217805L are 2,097,152 words by 8 bits CMOS dynamic RAMs with optional hyper page mode.

Hyper page mode is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S17805L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S17805L, 4217805L are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 2,097,152 words by 8 bits organization
- Single +3.3 V \pm 0.3 V power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode cycle time (MIN.) |
|-------------------------------------|---------------------------------|--------------------|-----------------------|-----------------------------------|
| μ PD42S17805L-A60, 4217805L-A60 | 360 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S17805L-A70, 4217805L-A70 | 324 mW | 70 ns | 124 ns | 30 ns |

- The μ PD42S17805L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh


| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------------|---------------------|---|-------------------------------------|
| μ PD42S17805L | 2,048 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.54 mW (CMOS level input) |
| μ PD4217805L | 2,048 cycles/32 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.8 mW (CMOS level input) |

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--------------------|--------------------|---------------------------------------|---|
| μPD42S17805LG5-A60 | 60 ns | 28-pin Plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh |
| μPD42S17805LG5-A70 | 70 ns | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| μPD42S17805LLE-A60 | 60 ns | 28-pin Plastic SOJ (400 mil) | $\overline{\text{RAS}}$ only refresh |
| μPD42S17805LLE-A70 | 70 ns | | Hidden refresh |
| μPD4217805LG5-A60 | 60 ns | 28-pin Plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| μPD4217805LG5-A70 | 70 ns | | $\overline{\text{RAS}}$ only refresh |
| μPD4217805LLE-A60 | 60 ns | 28-pin Plastic SOJ (400 mil) | Hidden refresh |
| μPD4217805LLE-A70 | 70 ns | | |

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A10 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- \overline{RAS} : Row Address Strobe
- \overline{CAS} : Column Address Strobe
- \overline{WE} : Write Enable
- \overline{OE} : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S17805L, 4217805L have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A10 and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A10 (Address inputs) | Input | Address bus. Input total 21-bit of address signal, upper 11-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.


2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode is shorter than that in the fast page mode.

In the hyper page mode, due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode read cycle. Specifications to be observed are described in the next page.



Cautions when using the hyper page mode

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_o | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{i1} | Address | | | 5 | pF |
| | C_{i2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{i/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test Condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|----------------------------------|--|-------------------------------------|------|---------------|------------|
| Operating current | | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 100 | mA | 1, 2, 3 |
| | | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 90 | | |
| Standby current | μ PD42S17805L | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | | | 0.15 | | |
| | μ PD4217805L | | | | 2.0 | | |
| | | | | | 0.5 | | |
| RAS only refresh current | | I _{CC3} | $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 100 | mA | 1, 2, 3, 4 |
| | | $t_{\text{RAC}} = 70 \text{ ns}$ | 90 | | | | |
| Operating current (Hyper page mode) | | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 90 | mA | 1, 2, 5 |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 80 | | | |
| CAS before RAS refresh current | | I _{CC5} | $\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 100 | mA | 1, 2 |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 90 | | | |
| CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the μ PD42S17805L) | | I _{CC6} | CAS before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 62.5 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{\text{WE}}, \overline{\text{OE}}: V_{\text{IH}}$ $I_o = 0 \text{ mA}$ | $t_{\text{RAS}} \leq 1 \mu\text{s}$ | 200 | μA | 1, 2 |
| CAS before RAS self refresh current (only for the μ PD42S17805L) | | I _{CC7} | $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RASS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_i = 0$ to 3.6 V All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | | I _{O(L)} | $V_o = 0$ to 3.6 V Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | Unit | Notes | |
|--|--------------|--------------|--------|--------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write Cycle Time | trc | 104 | – | 124 | – | ns | | |
| $\overline{\text{RAS}}$ Precharge Time | trp | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ Precharge Time | tcpn | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ Pulse Width | tras | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ Pulse Width | tcas | 10 | 10,000 | 12 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ Hold Time | trsh | 10 | – | 12 | – | ns | | |
| $\overline{\text{CAS}}$ Hold Time | tcsH | 40 | – | 50 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | trcd | 14 | 45 | 14 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to Column Address Delay Time | trad | 12 | 30 | 12 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | tcrp | 5 | – | 5 | – | ns | 3 | |
| Row Address Setup Time | tasr | 0 | – | 0 | – | ns | | |
| Row Address Hold Time | traH | 10 | – | 10 | – | ns | | |
| Column Address Setup Time | tasc | 0 | – | 0 | – | ns | | |
| Column Address Hold Time | tcaH | 10 | – | 12 | – | ns | | |
| $\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$ | toes | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to Data Setup Time | tclz | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to Data Setup Time | tolz | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to Data Delay Time | toed | 13 | – | 15 | – | ns | | |
| Transition Time (Rise and Fall) | tt | 1 | 50 | 1 | 50 | ns | | |
| Refresh Time | μPD42S17805L | tref | – | 128 | – | 128 | ms | 4 |
| | μPD4217805L | | – | 32 | – | 32 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS (MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S17805L.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access Time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access Time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 18 | ns | 1 |
| Access Time from Column Address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access Time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column Address Lead Time Referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read Command Setup Time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read Command Hold Time Referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read Command Hold Time Referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$ | t_{CHO} | 5 | – | 5 | – | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OEZ (MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|-----------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} Hold Time Referenced to \overline{CAS} | twch | 10 | – | 10 | – | ns | 1 |
| \overline{WE} Pulse Width | twp | 10 | – | 10 | – | ns | 1 |
| \overline{WE} Lead Time Referenced to \overline{RAS} | trwl | 10 | – | 12 | – | ns | |
| \overline{WE} Lead Time Referenced to \overline{CAS} | tcwl | 10 | – | 12 | – | ns | |
| \overline{WE} Setup Time | twcs | 0 | – | 0 | – | ns | 2 |
| \overline{OE} Hold Time | toeh | 0 | – | 0 | – | ns | |
| Data-in Setup Time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in Hold Time | t _{DH} | 10 | – | 10 | – | ns | 3 |

- Notes**
1. t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH}(MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read Modify Write Cycle Time | trwc | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} Delay Time | trwd | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} Delay Time | tcwd | 32 | – | 37 | – | ns | 1 |
| Column Address to \overline{WE} Delay Time | t _{AWD} | 47 | – | 54 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD}(MIN.), t_{TCWD} ≥ t_{TCWD}(MIN.), t_{AWD} ≥ t_{AWD}(MIN.) and t_{CPWD} ≥ t_{CPWD}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|--------------------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | t _{HPC} | 25 | – | 30 | – | ns | 1 |
| $\overline{\text{RAS}}$ Pulse Width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t _{HCAS} | 10 | 10,000 | 12 | 10,000 | ns | |
| $\overline{\text{CAS}}$ Precharge Time | t _{CP} | 10 | – | 10 | – | ns | |
| Access Time from $\overline{\text{CAS}}$ Precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time | t _{CPWD} | 52 | – | 59 | – | ns | 2 |
| $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read Modify Write Cycle Time | t _{HPRWC} | 66 | – | 75 | – | ns | |
| Data Output Hold Time | t _{DHC} | 5 | – | 5 | – | ns | |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ Hold Time | t _{OCH} | 5 | – | 5 | – | ns | 4 |
| $\overline{\text{OE}}$ Precharge Time | t _{OEP} | 5 | – | 5 | – | ns | |
| Output Buffer Turn-off Delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ Pulse Width | t _{WPZ} | 10 | – | 10 | – | ns | 4 |
| Output Buffer Turn-off Delay from $\overline{\text{RAS}}$ | t _{OFR} | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output Buffer Turn-off Delay from $\overline{\text{CAS}}$ | t _{OFC} | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| CAS Setup Time | t _{CSR} | 5 | – | 5 | – | ns | |
| CAS Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| RAS Precharge $\overline{\text{CAS}}$ Hold Time | t _{RPC} | 5 | – | 5 | – | ns | |
| RAS Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| RAS Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| CAS Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ Setup Time | t _{WSR} | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ Hold Time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S17805L.

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care


Late Write Cycle



Read Modify Write Cycle




Hyper Page Mode Read Cycle



Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Hyper Page Mode Early Write Cycle



Remarks 1. $\overline{\text{OE}}$: Don't care


2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode Late Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode Read and Write Cycle



Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S17805L)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

(3) If $t_{RASS(MIN.)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied. And refresh cycles (2,048/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the 16-bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

28PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} / _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} / _{-0.008} |
| K | 0.145 ^{+0.025} / _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} / _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} / _{-3°} | 3° ^{+7°} / _{-3°} |

S28G5-50-7JD3

28 PIN PLASTIC SOJ (400 mil)



P28LE-400A1

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 18.67 ^{+0.2} _{-0.35} | 0.735 ^{+0.008} _{-0.013} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440 ^{+0.008} _{-0.007} |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138 ^{+0.008} _{-0.007} |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370 ^{+0.008} _{-0.007} |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S17805L, 4217805L.

Types of Surface Mount Device

μ PD42S17805LG5, 4217805LG5 : 28-pin plastic TSOP (II) (400 mil)

μ PD42S17805LLE, 4217805LLE : 28-pin plastic SOJ (400 mil)

[MEMO]

μ PD42S16165L, 4216165L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, HYPER PAGE MODE(EDO), BYTE READ/WRITE MODE

Description

The μ PD42S16165L, 4216165L are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S16165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S16165L, 4216165L are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 1,048,576 words by 16 bits organization
- Single +3.3 V \pm 0.3 V power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|-------------------------------------|------------------------------------|-----------------------|--------------------------|--|
| μ PD42S16165L-A60, 4216165L-A60 | 396 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S16165L-A70, 4216165L-A70 | 360 mW | 70 ns | 124 ns | 30 ns |

- The μ PD42S16165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh


| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------------|-----------------------|---|--|
| μ PD42S16165L | 4,096 cycles / 128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.54 mW (CMOS level input) |
| μ PD4216165L | 4,096 cycles / 64 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.8 mW (CMOS level input) |

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--------------------|-----------------------|---------------------------------------|---|
| μPD42S16165LG5-A60 | 60 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh |
| μPD42S16165LG5-A70 | 70 ns | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| μPD42S16165LLE-A60 | 60 ns | 42-pin plastic SOJ (400 mil) | $\overline{\text{RAS}}$ only refresh |
| μPD42S16165LLE-A70 | 70 ns | | Hidden refresh |
| μPD4216165LG5-A60 | 60 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| μPD4216165LG5-A70 | 70 ns | | $\overline{\text{RAS}}$ only refresh |
| μPD4216165LLE-A60 | 60 ns | 42-pin plastic SOJ (400 mil) | Hidden refresh |
| μPD4216165LLE-A70 | 70 ns | | |

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A11 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S16165L, 4216165L have input pins \overline{RAS} , \overline{CAS} ^{Note}, \overline{WE} , \overline{OE} , A0 to A11 and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A11 (Address inputs) | | Address bus. Input total 20-bit of address signal, upper 12-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data inputs/outputs) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(\text{MIN.})}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|------------------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|--------------|---------------------------|---|------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 90 | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| Standby current | μPD42S16165L | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | | | 0.15 | | |
| | μPD4216165L | | | | 2.0 | | |
| | | | | | 0.5 | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN)}$ $t_{RC} = t_{RC(MIN)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 90 | mA | 1, 2, 3, 4 |
| | | $t_{RAC} = 70 \text{ ns}$ | 80 | | | | |
| Operating current (Hyper page mode (EDO)) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX)}, \overline{CAS}$ cycling $t_{HPC} = t_{HPC(MIN)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 110 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 90 | mA | 1, 2 |
| | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | | |
| CAS before RAS long refresh current (4,096 cycles / 128 ms, only for the μPD42S16165L) | | I _{CC6} | CAS before RAS refresh : $t_{RC} = 31.3 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 1 \mu\text{s}$ | 220 | μA | 1, 2 |
| CAS before RAS self refresh current (only for the μPD42S16165L) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX)}$ and $\overline{CAS} \geq V_{IH(MIN)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|--|------------------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 104 | – | 124 | – | ns | | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 10 | – | 12 | – | ns | | |
| $\overline{\text{CAS}}$ hold time | t _{CSH} | 40 | – | 50 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCd} | 14 | 45 | 14 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 12 | 30 | 12 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | – | 0 | – | ns | | |
| Row address hold time | t _{RAH} | 10 | – | 10 | – | ns | | |
| Column address setup time | t _{ASC} | 0 | – | 0 | – | ns | | |
| Column address hold time | t _{CAH} | 10 | – | 12 | – | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 13 | – | 15 | – | ns | | |
| Masked byte write hold time referenced to $\overline{\text{RAS}}$ | t _{MRH} | 0 | – | 0 | – | ns | | |
| Transition time (rise and fall) | t _T | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S16165L | t _{REF} | – | 128 | – | 128 | ms | 4 |
| | μPD4216165L | | – | 64 | – | 64 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S16165L.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 17 | – | 18 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{CHO} | 5 | – | 5 | – | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OEZ(MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 10 | – | 12 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 10 | – | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 47 | – | 54 | – | ns | 1 |

- Note 1.** If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | Unit | Notes |
|--|------------------------------|---------------------------|---------|---------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 25 | – | 30 | – | ns | 1 |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | t _{H_{CAS}} | 10 | 10,000 | 12 | 10,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 52 | – | 59 | – | ns | 2 |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{HPRWC} | 66 | – | 75 | – | ns | |
| Data output hold time | t _{DHC} | 5 | – | 5 | – | ns | |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time | t _{OCH} | 5 | – | 5 | – | ns | 4 |
| $\overline{\text{OE}}$ precharge time | t _{OEP} | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ pulse width | t _{WPZ} | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from $\overline{\text{RAS}}$ | t _{OF_R} | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from $\overline{\text{CAS}}$ | t _{OF_C} | 0 | 13 | 0 | 15 | ns | 3,4 |


- Notes**
- t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.
 - If t_{WC_S} ≥ t_{WC_S} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RW_D} ≥ t_{RW_D} (MIN.), t_{OW_D} ≥ t_{OW_D} (MIN.), t_{AW_D} ≥ t_{AW_D} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 - t_{OF_C} (MAX.), t_{OF_R} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 - To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OF_C} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OF_R} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{WEZ} is effective.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Note |
|---|--------|----------------------------------|------|----------------------------------|------|---------------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | tCSR | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | tCHR | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | tRPC | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | tRASS | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | tRPS | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | tCHS | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ hold time | tWHR | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μ PD42S16165L.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Upper Byte Early Write Cycle




Remark $\overline{\text{OE}}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode (EDO) Read Cycle (OE Control)




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.


Hyper Page Mode (EDO) Byte Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.
3. This cycle can be used to control either \overline{UCAS} or \overline{LCAS} only. Or, it can be used to control \overline{UCAS} or \overline{LCAS} simultaneously, or at random.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Byte Late Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Byte Read Modify Write Cycle




- Remarks 1.** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
- 2.** This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S16165L)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z


Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.
- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.
- (3) If $t_{TRASS(MIN.)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.
If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{TRPS}) is applied.
And refresh cycles (4,096/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)






Remark $\overline{\text{OE}}$: Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.0 MAX. | 0.040 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 27.56 ^{+0.2} _{-0.35} | 1.085 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

The following conditions must be met for soldering conditions of the μPD42S16165L, 4216165L.

For more details, refer to our document “SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL” (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S16165LG5, 4216165LG5: 50-pin plastic TSOP (II) (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

μPD42S16165LLE, 4216165LLE: 42-pin plastic SOJ (400 mil)

Please consult with our sales offices for soldering conditions of the μPD42S16165LLE, 4216165LLE.

μ PD42S18165L, 4218165L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, HYPER PAGE MODE (EDO), BYTE READ/WRITE MODE

Description

The μ PD42S18165L, 4218165L are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S18165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S18165L, 4218165L are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 1,048,576 words by 16 bits organization
- Single +3.3 V \pm 0.3 V power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|-------------------------------------|---------------------------------|--------------------|-----------------------|---|
| μ PD42S18165L-A60, 4218165L-A60 | 540 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S18165L-A70, 4218165L-A70 | 504 mW | 70 ns | 124 ns | 30 ns |

- The μ PD42S18165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------------|-----------------------|---|-------------------------------------|
| μ PD42S18165L | 1,024 cycles / 128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.54 mW (CMOS level input) |
| μ PD4218165L | 1,024 cycles / 16 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.8 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--------------------|--------------------|---------------------------------------|---|
| μPD42S18165LG5-A60 | 60 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S18165LG5-A70 | 70 ns | | |
| μPD42S18165LLE-A60 | 60 ns | 42-pin plastic SOJ (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S18165LLE-A70 | 70 ns | | |
| μPD4218165LG5-A60 | 60 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4218165LG5-A70 | 70 ns | | |
| μPD4218165LLE-A60 | 60 ns | 42-pin plastic SOJ (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4218165LLE-A70 | 70 ns | | |

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S18165L, 4218165L have input pins \overline{RAS} , \overline{CAS} ^{Note}, \overline{WE} , \overline{OE} , A0 to A9 and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|---|--------------|---|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A9 (Address inputs) | | Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data inputs/outputs) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.


2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.

In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{rAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_o | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{i1} | Address | | | 5 | pF |
| | C_{i2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | |
| Data input/output capacitance | $C_{i/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|---|------------------------------|------|------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 150 | mA | 1, 2, 3 |
| | | | $t_{RAC} = 70 \text{ ns}$ | 140 | | |
| Standby current | μPD42S18165L | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | | 0.15 | | |
| | μPD4218165L | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | | |
| | | | | 0.5 | | |
| RAS only refresh current | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 150 | mA | 1, 2, 3, 4 |
| | | | $t_{RAC} = 70 \text{ ns}$ | 140 | | |
| Operating current (Hyper page mode (EDO)) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{HPC} = t_{HPC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 110 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| CAS before RAS refresh current | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 150 | mA | 1, 2 |
| | | | $t_{RAC} = 70 \text{ ns}$ | 140 | | |
| CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μPD42S18165L) | I _{CC6} | \overline{CAS} before \overline{RAS} refresh : $t_{RC} = 125.0 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 1 \mu\text{s}$ | 180 | μA | 1, 2 |
| CAS before RAS self refresh current (only for the μPD42S18165L) | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 150 | μA | 2 |
| Input leakage current | I _{I(L)} | $V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|--|-------------------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 104 | — | 124 | — | ns | | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 40 | — | 50 | — | ns | | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 10 | — | 10 | — | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 10 | — | 12 | — | ns | | |
| $\overline{\text{CAS}}$ hold time | t _{CASH} | 40 | — | 50 | — | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCD} | 14 | 45 | 14 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 12 | 30 | 12 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | — | 5 | — | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | — | 0 | — | ns | | |
| Row address hold time | t _{RAH} | 10 | — | 10 | — | ns | | |
| Column address setup time | t _{ASC} | 0 | — | 0 | — | ns | | |
| Column address hold time | t _{CAH} | 10 | — | 12 | — | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | — | 0 | — | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | — | 0 | — | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | — | 0 | — | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 13 | — | 15 | — | ns | | |
| Masked byte write hold time referenced to $\overline{\text{RAS}}$ | t _{MRH} | 0 | — | 0 | — | ns | | |
| Transition time (rise and fall) | t _T | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S18165L | t _{REF} | — | 128 | — | 128 | ms | 4 |
| | μPD4218165L | | — | 16 | — | 16 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}(\text{MAX.})}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ |
| $t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{AA}(\text{MAX.})}$ | $t_{\text{RAD}} + t_{\text{AA}(\text{MAX.})}$ |
| $t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{CAC}(\text{MAX.})}$ | $t_{\text{RCD}} + t_{\text{CAC}(\text{MAX.})}$ |

$t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}(\text{MAX.})}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$ will not cause any operation problems.

- 3.** $t_{\text{CRP}(\text{MIN.})}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S18165L.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 17 | – | 18 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{CHO} | 5 | – | 5 | – | ns | |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ | $t_{\text{RAC}(\text{MAX.})}$ |
| $t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{AA}(\text{MAX.})}$ | $t_{\text{RAD}} + t_{\text{AA}(\text{MAX.})}$ |
| $t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$ | $t_{\text{CAC}(\text{MAX.})}$ | $t_{\text{RCD}} + t_{\text{CAC}(\text{MAX.})}$ |

$t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}(\text{MAX.})}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH}(\text{MIN.})}$ or $t_{\text{RRH}(\text{MIN.})}$ should be met in read cycles.
- 3.** $t_{\text{OEZ}(\text{MAX.})}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 10 | – | 12 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{cWL} | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | t _{wcs} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{oEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{ds} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{dh} | 10 | – | 10 | – | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{wcs} ≥ t_{wcs} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{ds} (MIN.) and t_{dh} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{rwc} | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{rwd} | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{cwd} | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{awd} | 47 | – | 54 | – | ns | 1 |

- Note**
1. If t_{wcs} ≥ t_{wcs} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{rwd} ≥ t_{rwd} (MIN.), t_{cwd} ≥ t_{cwd} (MIN.), t_{awd} ≥ t_{awd} (MIN.) and t_{cpwd} ≥ t_{cpwd} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|--------------------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 25 | — | 30 | — | ns | 1 |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | t _{HCAS} | 10 | 10,000 | 12 | 10,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | — | 10 | — | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | — | 35 | — | 40 | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 52 | — | 59 | — | ns | 2 |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | — | 40 | — | ns | |
| Read modify write cycle time | t _{HPRWC} | 66 | — | 75 | — | ns | |
| Data output hold time | t _{DHC} | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time | t _{OCH} | 5 | — | 5 | — | ns | 4 |
| $\overline{\text{OE}}$ precharge time | t _{OEP} | 5 | — | 5 | — | ns | |
| Output buffer turn-off delay from $\overline{\text{WE}}$ | t _{WEZ} | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ pulse width | t _{WPZ} | 10 | — | 10 | — | ns | 4 |
| Output buffer turn-off delay from $\overline{\text{RAS}}$ | t _{OFR} | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from $\overline{\text{CAS}}$ | t _{OFC} | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S18165L.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark $\overline{\text{OE}}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode (EDO) Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Byte Read Cycle




- Remarks 1.** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.
- 2.** This cycle can be used to control either \overline{UCAS} or \overline{LCAS} only. Or, it can be used to control \overline{UCAS} or \overline{LCAS} simultaneously, or at random.

Hyper Page Mode (EDO) Read Cycle (OE Control)




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Byte Early Write Cycle




Remarks 1. \overline{OE} : Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.


3. This cycle can be used to control either \overline{UCAS} or \overline{LCAS} only. Or, it can be used to control \overline{UCAS} or \overline{LCAS} simultaneously, or at random.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Byte Late Write Cycle




- Remarks 1.** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
- 2.** This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Byte Read Modify Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.
 2. This cycle can be used to control either \overline{UCAS} or \overline{LCAS} only. Or, it can be used to control \overline{UCAS} or \overline{LCAS} simultaneously, or at random.

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S18165L)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

(3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied. And refresh cycles (1,024/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.0 MAX. | 0.040 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 27.56 ^{+0.2} _{-0.35} | 1.085 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S18165L, 4218165L.

Types of Surface Mount Device

μ PD42S18165LG5, 4218165LG5: 50-pin plastic TSOP (II) (400 mil)

μ PD42S18165LLE, 4218165LLE: 42-pin plastic SOJ (400 mil)

Hyper Page Mode (EDO)
4M Dynamic RAM
[5.0V \pm 10%]
[5.0V \pm 5%]

μ PD42S4210, 424210

4 M-BIT DYNAMIC RAM 256K-WORD BY 16-BIT, HYPER PAGE MODE (EDO), BYTE READ/WRITE MODE

Description

The μ PD42S4210, 424210 are 262,144 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S4210 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S4210, 424210 are packaged in 44-pin plastic TSOP (II) and 40-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 262,144 words by 16 bits organization
- Single power supply
- +5.0 V \pm 10 % : μ PD42S4210-60-A, 424210-60-A, 42S4210-70, 424210-70
- +5.0 V \pm 5 % : μ PD42S4210-60-G, 424210-60-G

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|-----------------------------------|------------------------------------|-----------------------|--------------------------|--|
| μ PD42S4210-60-A, 424210-60-A | 880 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S4210-60-G, 424210-60-G | 840 mW | 60 ns | 104 ns | 25 ns |
| μ PD42S4210-70, 424210-70 | 825 mW | 70 ns | 124 ns | 30 ns |

- The μ PD42S4210 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|--|-------------------|---|--|
| μ PD42S4210-60-A μ PD42S4210-70 | 512 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, | 0.825 mW (CMOS level input) |
| μ PD42S4210-60-G | 512 cycles/128 ms | $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.7875 mW (CMOS level input) |
| μ PD424210-60-A μ PD424210-70 | 512 cycles/8 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, | 5.5 mW (CMOS level input) |
| μ PD424210-60-G | 512 cycles/8 ms | Hidden refresh | 5.25 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|-------------------|-----------------------|---------------------------------------|---|
| μPD42S4210G5-60-A | 60 | 44-pin plastic TSOP (II) (400 mil) | \overline{CAS} before \overline{RAS} self refresh |
| μPD42S4210G5-60-G | 60 | | \overline{CAS} before \overline{RAS} refresh |
| μPD42S4210G5-70 | 70 | | \overline{RAS} only refresh |
| μPD42S4210LE-60-A | 60 | 40-pin plastic SOJ (400 mil) | Hidden refresh |
| μPD42S4210LE-60-G | 60 | | |
| μPD42S4210LE-70 | 70 | | |
| μPD424210G5-60-A | 60 | 44-pin plastic TSOP(II) (400 mil) | \overline{CAS} before \overline{RAS} refresh |
| μPD424210G5-60-G | 60 | | \overline{RAS} only refresh |
| μPD424210G5-70 | 70 | | Hidden refresh |
| μPD424210LE-60-A | 60 | 40-pin plastic SOJ (400 mil) | |
| μPD424210LE-60-G | 60 | | |
| μPD424210LE-70 | 70 | | |

Pin Configurations (Marking Side)

44-pin Plastic TSOP (II) (400 mil)




40-pin Plastic SOJ (400 mil)



- A0 to A8 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S4210, 424210 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ^{Note}, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A8 and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|--|--------------|---|
| $\overline{\text{RAS}}$ (Row address strobe) | Input | $\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| $\overline{\text{CAS}}$ (Column address strobe) | Input | $\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A8 (Address inputs) | Input | Address bus. Input total 18-bit of address signal, upper 9-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word is selected from 262,144-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. |
| $\overline{\text{WE}}$ (Write enable) | Input | Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$. |
| $\overline{\text{OE}}$ (Output enable) | Input | Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data inputs/outputs) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|------------------------------|------|------|----------------|------|
| Supply voltage | V_{CC} | μPD42S4210-60-A, 424210-60-A | 4.5 | 5.0 | 5.5 | V |
| | | μPD42S4210-70, 424210-70 | | | | |
| | | μPD42S4210-60-G, 424210-60-G | 4.75 | 5.0 | 5.25 | |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|--|-------------------|--|--|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling | t _{TRAC} = 60 ns | 160 | mA | 1, 2, 3 |
| | | | t _{TRC} = t _{TRC} (MIN.), I _O = 0 mA | t _{TRAC} = 70 ns | 150 | | |
| Standby current | μPD42S4210 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}$, I _O = 0 mA | | 2.0 | mA | |
| | | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$, I _O = 0 mA | | 0.15 | | |
| | μPD424210 | | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}$, I _O = 0 mA | | 2.0 | | |
| | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$, I _O = 0 mA | | | 1.0 | | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ | t _{TRAC} = 60 ns | 160 | mA | 1, 2, 3, 4 |
| | | | t _{TRC} = t _{TRC} (MIN.), I _O = 0 mA | t _{TRAC} = 70 ns | 150 | | |
| Operating current (Hyper page mode (EDO)) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}$, \overline{CAS} cycling | t _{TRAC} = 60 ns | 160 | mA | 1, 2, 5 |
| | | | t _{HPC} = t _{HPC} (MIN.), I _O = 0 mA | t _{TRAC} = 70 ns | 150 | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling | t _{TRAC} = 60 ns | 160 | mA | 1, 2 |
| | | | t _{TRC} = t _{TRC} (MIN.), I _O = 0 mA | t _{TRAC} = 70 ns | 150 | | |
| CAS before RAS long refresh current (512 cycles / 128 ms, only for the μPD42S4210) | | I _{CC6} | CAS before RAS refresh: t _{TRC} = 250.0 μs RAS, CAS: V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH(MAX.)} 0 V ≤ V _{IL} ≤ 0.2 V | t _{TRAS} ≤ 200 ns | 200 | μA | 1, 2 |
| | | | Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$ Address: V _{IH} or V _{IL} $\overline{WE}, \overline{OE}$: V _{IH} I _O = 0 mA | t _{TRAS} ≤ 1 μs | 300 | | |
| CAS before RAS self refresh current (only for the μPD42S4210) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: t _{TRASS} = 5 ms V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH(MAX.)} 0 V ≤ V _{IL} ≤ 0.2 V I _O = 0 mA | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | V _I = 0 to 5.5 V | μPD42S4210-60-A, 424210-60-A μPD42S4210-70, 424210-70 | -10 | +10 | μA |
| | | | V _I = 0 to 5.25 V | μPD42S4210-60-G, 424210-60-G | | | |
| | | | All other pins not under test = 0 V | | | | |
| Output leakage current | | I _{O(L)} | V _O = 0 to 5.5 V | μPD42S4210-60-A, 424210-60-A μPD42S4210-70, 424210-70 | -10 | +10 | μA |
| | | | V _O = 0 to 5.25 V | μPD42S4210-60-G, 424210-60-G | | | |
| | | | Output in disabled (Hi-Z) | | | | |
| High level output voltage | | V _{OH} | I _O = -5.0 mA | μPD42S4210-60-A, 424210-60-A μPD42S4210-70, 424210-70 | 2.4 | | V |
| | | | I _O = -0.1 mA | μPD42S4210-60-G, 424210-60-G | | | |
| Low level output voltage | | V _{OL} | I _O = +4.2 mA | μPD42S4210-60-A, 424210-60-A μPD42S4210-70, 424210-70 | | 0.4 | V |
| | | | I _O = +0.1 mA | μPD42S4210-60-G, 424210-60-G | | | |

- Notes**
1. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX)}$ and $\overline{CAS} \geq V_{IH(MIN)}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)


AC Characteristics Test Conditions

(1) Input timing specification




(2) Output timing specification

- μ PD42S4210-60-A, 424210-60-A




- μ PD42S4210-60-G, 424210-60-G
- μ PD424210-70, 424210-70




(3) Output loading conditions

- μ PD42S4210-60-A, 424210-60-A
- μ PD42S4210-70, 424210-70



- μ PD42S4210-60-G, 424210-60-G



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{rac} = 60 ns | | t _{rac} = 70 ns | | Unit | Notes | |
|--|-------------------|--------------------------|--------|--------------------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{rc} | 104 | – | 124 | – | ns | | |
| $\overline{\text{RAS}}$ precharge time | t _{rp} | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ precharge time | t _{cpn} | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{ras} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{cas} | 10 | 10,000 | 12 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | t _{rsh} | 10 | – | 12 | – | ns | | |
| $\overline{\text{CAS}}$ hold time | t _{ersh} | 40 | – | 50 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{rcd} | 14 | 45 | 14 | 50 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{rad} | 12 | 30 | 12 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{crp} | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | t _{asr} | 0 | – | 0 | – | ns | | |
| Row address hold time | t _{rah} | 10 | – | 10 | – | ns | | |
| Column address setup time | t _{asc} | 0 | – | 0 | – | ns | | |
| Column address hold time | t _{cah} | 10 | – | 12 | – | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{oes} | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{clz} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{olz} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{oed} | 13 | – | 15 | – | ns | | |
| Masked byte write hold time referenced to $\overline{\text{RAS}}$ | t _{mrh} | 0 | – | 0 | – | ns | | |
| Transition time (rise and fall) | t _t | 1 | 50 | 1 | 50 | ns | | |
| Refresh time | μPD42S4210 | t _{ref} | – | 128 | – | 128 | ms | 4 |
| | μPD424210 | | – | 8 | – | 8 | ms | |

- Notes**
- In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, t_{ras(max.)} is 100 μs.
If 10 μs ≤ t_{ras} < 100 μs, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{rps}) is applied.
 - For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|------------------------|---|
| t _{rad} ≤ t _{rad(max.)} and t _{rcd} ≤ t _{rcd(max.)} | t _{rac(max.)} | t _{rac(max.)} |
| t _{rad} > t _{rad(max.)} and t _{rcd} ≤ t _{rcd(max.)} | t _{aa(max.)} | t _{rad} + t _{aa(max.)} |
| t _{rcd} > t _{rcd(max.)} | t _{cac(max.)} | t _{rcd} + t _{cac(max.)} |

t_{rad(max.)} and t_{rcd(max.)} are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{rac}, t_{aa} or t_{cac}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{rad} ≥ t_{rad(max.)} and t_{rcd} ≥ t_{rcd(max.)} will not cause any operation problems.

- t_{crp(min.)} requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- This specification is applied only to the μPD42S4210.

Read Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|---|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from \overline{RAS} | t _{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from \overline{CAS} | t _{CAC} | – | 15 | – | 20 | ns | 1 |
| Access time from column address | t _{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from \overline{OE} | t _{OEA} | – | 15 | – | 20 | ns | |
| Column address lead time referenced to \overline{RAS} | t _{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t _{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to \overline{RAS} | t _{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to \overline{CAS} | t _{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from \overline{OE} | t _{OEZ} | 0 | 15 | 0 | 15 | ns | 3 |
| CAS hold time to \overline{OE} | t _{CHO} | 5 | – | 5 | – | ns | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from \overline{RAS} |
|---|-------------------------|--|
| t _{RAD} ≤ t _{RAD (MAX.)} and t _{RCD} ≤ t _{RCD (MAX.)} | t _{RAC (MAX.)} | t _{RAC (MAX.)} |
| t _{RAD} > t _{RAD (MAX.)} and t _{RCD} ≤ t _{RCD (MAX.)} | t _{AA (MAX.)} | t _{RAD} + t _{AA (MAX.)} |
| t _{RCD} > t _{RCD (MAX.)} | t _{CAC (MAX.)} | t _{RCD} + t _{CAC (MAX.)} |

t_{RAD (MAX.)} and t_{RCD (MAX.)} are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD (MAX.)} and t_{RCD} ≥ t_{RCD (MAX.)} will not cause any operation problems.

2. Either t_{RCH (MIN.)} or t_{RRH (MIN.)} should be met in read cycles.
3. t_{OEZ (MAX.)} defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 10 | – | 12 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 10 | – | 12 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 10 | – | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 133 | – | 157 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 77 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 32 | – | 37 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 47 | – | 54 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | Unit | Notes |
|--|--------|--------------|---------|--------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | tHPC | 25 | – | 30 | – | ns | 1 |
| $\overline{\text{RAS}}$ pulse width | tRASP | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | tHCAS | 10 | 10,000 | 12 | 10,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | tCP | 10 | – | 10 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | tACP | – | 35 | – | 40 | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | tCPWD | 52 | – | 59 | – | ns | 2 |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | tRHCP | 35 | – | 40 | – | ns | |
| Read modify write cycle time | tHPRWC | 66 | – | 75 | – | ns | |
| Data output hold time | tDHC | 5 | – | 5 | – | ns | |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time | tOCH | 5 | – | 5 | – | ns | 4 |
| $\overline{\text{OE}}$ precharge time | tOEP | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from $\overline{\text{WE}}$ | tWEZ | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ pulse width | tWPZ | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from $\overline{\text{RAS}}$ | tOFR | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from $\overline{\text{CAS}}$ | tOFC | 0 | 13 | 0 | 15 | ns | 3,4 |

Notes 1. tHPC (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. $t_{\text{OFC}}(\text{MAX.})$, $t_{\text{OFR}}(\text{MAX.})$ and $t_{\text{WEZ}}(\text{MAX.})$ define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL} .
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S4210.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode (EDO) Byte Read Cycle




- Remark**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Cycle (WE Control)




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Read Cycle (OE Control)




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Byte Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.
 3. This cycle can be used to control either \overline{UCAS} or \overline{LCAS} only. Or, it can be used to control \overline{UCAS} or \overline{LCAS} simultaneously, or at random.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Read Modify Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S4210)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z


Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 512 times within an 8 ms interval just before and after setting CAS before RAS self refresh.
- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 512 times within an 8 ms interval just before and after setting CAS before RAS self refresh.
- (3) If $t_{RASS(MIN.)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.
If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.
And refresh cycles (512/128 ms) should be met.


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

44 PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 0.93 MAX. | 0.037 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S44G5-80-7JF4

40 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 26.29 ^{+0.2} _{-0.35} | 1.035 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.7 | 0.028 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.4±0.2 | 0.094 ^{+0.009} _{-0.008} |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27(T.P.) | 0.050(T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370±0.008 |
| Q | 0.15 | 0.006 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

P40LE-400A-2

Recommended Soldering Conditions**Types of Surface Mount Device**

μPD42S4210G5, 424210G5: 44-pin plastic TSOP (II) (400 mil)
μPD42S4210LE, 424210LE: 40-pin plastic SOJ (400 mil)

**Hyper Page Mode (EDO)
1M Dynamic RAM
[5.0V \pm 10%]**

**1 M-BIT DYNAMIC RAM
128K-WORD BY 8-BIT, HYPER PAGE MODE (EDO)****Description**

The μ PD421805 is a 131,072 words by 8 bits CMOS dynamic RAM with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

The μ PD421805 is packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 131,072 words by 8 bits organization
- Single +5.0 V ± 10 % power supply
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 512 refresh cycles/8 ms

| Part number | Power consumption | | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|---------------------|-------------------|---------------------------------|-----------------------|--------------------------|--|
| | Active (MAX.) | Standby (MAX.) | | | |
| μ PD421805-25-A | 550 mW | 5.5 mW (CMOS level input) | 70 ns | 124 ns | 25 ns |
| μ PD421805-30-A | | | | | 30 ns |
| μ PD421805-25 | | | | | 25 ns |
| μ PD421805-30 | | | | | 30 ns |
| μ PD421805-35 | | | | | 35 ns |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Hyper page mode (EDO) cycle time (MIN.) | Package | Refresh |
|------------------|--------------------|---|---------------------------------------|--|
| μPD421805G5-25-A | 70 ns | 25 ns | 28-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD421805G5-30-A | 70 ns | 30 ns | | |
| μPD421805G5-25 | 70 ns | 25 ns | | |
| μPD421805G5-30 | 70 ns | 30 ns | | |
| μPD421805G5-35 | 70 ns | 35 ns | | |
| μPD421805LE-25-A | 70 ns | 25 ns | 28-pin plastic SOJ (400 mil) | |
| μPD421805LE-30-A | 70 ns | 30 ns | | |
| μPD421805LE-25 | 70 ns | 25 ns | | |
| μPD421805LE-30 | 70 ns | 30 ns | | |
| μPD421805LE-35 | 70 ns | 35 ns | | |

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A8 : Address Inputs
- I/O1 to I/O8: Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD421805 has input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A8 and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A8 (Address inputs) | Input | Address bus. Input total 17-bit of address signal, upper 9-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 131,072-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{STG} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|-------------------|---|----------------------------------|------|------|------------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$, I _o = 0 mA | | 100 | mA | 1, 2, 3 |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}$, I _o = 0 mA | | 2.0 | mA | |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$, I _o = 0 mA | | 1.0 | | |
| RAS only refresh current | I _{CC3} | $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$, I _o = 0 mA | | 100 | mA | 1, 2, 3, 4 |
| Operating current (Hyper page mode (EDO)) | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX})}$, $\overline{\text{CAS}}$ cycling $t_{\text{HPC}} = t_{\text{HPC}(\text{MIN})}$, I _o = 0 mA | $t_{\text{HPC}} = 25 \text{ ns}$ | 100 | mA | 1, 2, 5 |
| | | | $t_{\text{HPC}} = 30 \text{ ns}$ | 90 | | |
| | | | $t_{\text{HPC}} = 35 \text{ ns}$ | 80 | | |
| CAS before RAS refresh current | I _{CC5} | $\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$, I _o = 0 mA | | 100 | mA | 1, 2 |
| Input leakage current | I _{I(L)} | V _i = 0 to 5.5 V All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | I _{O(L)} | V _o = 0 to 5.5 V Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | V _{OH} | I _o = -2.5 mA | 2.4 | | V | |
| Low level output voltage | V _{OL} | I _o = +2.1 mA | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX})}$ and $\overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)


AC Characteristics Test Conditions

(1) Input timing specification




(2) Output timing specification


• μ PD421805



μ PD421805-A



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Notes |
|----------------------------------|------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 124 | – | 124 | – | 124 | – | ns | |
| RAS precharge time | t _{RP} | 50 | – | 50 | – | 50 | – | ns | |
| CAS precharge time | t _{CPN} | 10 | – | 10 | – | 10 | – | ns | |
| RAS pulse width | t _{RS} | 70 | 10,000 | 70 | 10,000 | 70 | 10,000 | ns | |
| CAS pulse width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | 15 | 10,000 | ns | |
| RAS hold time | t _{RSH} | 20 | – | 20 | – | 20 | – | ns | |
| CAS hold time | t _{CSH} | 70 | – | 70 | – | 70 | – | ns | |
| RAS to CAS delay time | t _{RCD} | 20 | 55 | 20 | 52 | 20 | 50 | ns | 1 |
| RAS to column address delay time | t _{RAD} | 15 | 40 | 15 | 35 | 15 | 30 | ns | 1 |
| CAS to RAS precharge time | t _{CRP} | 5 | – | 5 | – | 5 | – | ns | 2 |
| Row address setup time | t _{ASR} | 0 | – | 0 | – | 0 | – | ns | |
| Row address hold time | t _{RAH} | 10 | – | 10 | – | 10 | – | ns | |
| Column address setup time | t _{ASC} | 0 | – | 0 | – | 0 | – | ns | |
| Column address hold time | t _{CAH} | 10 | – | 12 | – | 15 | – | ns | |
| OE lead time referenced to RAS | t _{OES} | 0 | – | 0 | – | 0 | – | ns | |
| CAS to data setup time | t _{CLZ} | 0 | – | 0 | – | 0 | – | ns | |
| OE to data setup time | t _{OLZ} | 0 | – | 0 | – | 0 | – | ns | |
| OE to data delay time | t _{OED} | 15 | – | 15 | – | 15 | – | ns | |
| Transition time (rise and fall) | t _T | 1 | 50 | 1 | 50 | 1 | 50 | ns | |
| Refresh time | t _{REF} | – | 8 | – | 8 | – | 8 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from RAS |
|---|-------------------------|--|
| t _{RAD} ≤ t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{RAC} (MAX.) | t _{RAC} (MAX.) |
| t _{RAD} > t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{AA} (MAX.) | t _{RAD} + t _{AA} (MAX.) |
| t _{RCD} > t _{RCD} (MAX.) | t _{CAC} (MAX.) | t _{RCD} + t _{CAC} (MAX.) |

t_{RAD} (MAX.) and t_{RCD} (MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD} (MAX.) and t_{RCD} ≥ t_{RCD} (MAX.) will not cause any operation problems.

2. t_{CRP} (MIN.) requirement is applied to RAS, CAS cycles.

Read Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t _{RAC} | - | 70 | - | 70 | - | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | μPD421805-A | - | 20 | - | 20 | - | - | ns | 1 |
| | μPD421805 | - | 15 | - | 18 | - | 20 | | |
| Access time from column address | t _{AA} | - | 30 | - | 35 | - | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t _{OEA} | - | 20 | - | 20 | - | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t _{RAL} | 30 | - | 35 | - | 40 | - | ns | |
| Read command setup time | t _{RCS} | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t _{RRH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t _{RCH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t _{OEZ} | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t _{CHO} | 5 | - | 5 | - | 5 | - | ns | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| t _{RAD} ≤ t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{RAC} (MAX.) | t _{RAC} (MAX.) |
| t _{RAD} > t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{AA} (MAX.) | t _{RAD} + t _{AA} (MAX.) |
| t _{RCD} > t _{RCD} (MAX.) | t _{CAC} (MAX.) | t _{RCD} + t _{CAC} (MAX.) |

t_{RAD}(MAX.) and t_{RCD}(MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD}(MAX.) and t_{RCD} ≥ t_{RCD}(MAX.) will not cause any operation problems.

2. Either t_{RCH}(MIN.) or t_{RRH}(MIN.) should be met in read cycles.
3. t_{OEZ}(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.

Write Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Notes |
|--|--------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 10 | – | 12 | – | 15 | – | ns | 1 |
| \overline{WE} pulse width | twp | 10 | – | 12 | – | 15 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 20 | – | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 10 | – | 12 | – | 15 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | tds | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | tdh | 10 | – | 12 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Note |
|--|--------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 165 | – | 165 | – | 165 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 89 | – | 89 | – | 89 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 34 | – | 37 | – | 39 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 49 | – | 54 | – | 59 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD} (MIN.), t_{TCWD} ≥ t_{TCWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | tHPC = 25 ns | | tHPC = 30 ns | | tHPC = 35 ns | | Unit | Notes |
|---|--------|--------------|---------|--------------|---------|--------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | tHPC | 25 | – | 30 | – | 35 | – | ns | 1 |
| RAS pulse width | tRASP | 70 | 125,000 | 70 | 125,000 | 70 | 125,000 | ns | |
| CAS pulse width | tHCAS | 10 | 10,000 | 12 | 10,000 | 15 | 10,000 | ns | |
| CAS precharge time | tCP | 10 | – | 10 | – | 10 | – | ns | |
| Access time from CAS precharge | tACP | – | 33 | – | 40 | – | 45 | ns | |
| CAS precharge to WE delay time | tCPWD | 54 | – | 59 | – | 64 | – | ns | 2 |
| RAS hold time from CAS precharge | tRHCP | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | tHPRWC | 68 | – | 75 | – | 83 | – | ns | |
| Data output hold time | tDHC | 5 | – | 5 | – | 5 | – | ns | |
| OE to CAS hold time | tOCH | 5 | – | 5 | – | 5 | – | ns | 4 |
| OE precharge time | tOEP | 5 | – | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from WE | tWEZ | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3,4 |
| WE pulse width | tWPZ | 10 | – | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from RAS | tOFR | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from CAS | tOFC | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3,4 |
| Access time from previous WE (Hyper page mode (EDO) read and write cycle) | tAWE | – | 55 | – | 65 | – | 75 | ns | |
| Access time from previous CAS (Hyper page mode (EDO) write and read cycle) | tACE | – | 55 | – | 65 | – | 75 | ns | |


Notes 1. tHPC (MIN.) is applied to CAS access.

2. If $tWCS \geq tWCS (MIN.)$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $tTRWD \geq tTRWD (MIN.)$, $tCWD \geq tCWD (MIN.)$, $tAWD \geq tAWD (MIN.)$ and $tCPWD \geq tCPWD (MIN.)$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. tOFC (MAX.), tOFR (MAX.) and tWEZ (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to VOH or VOL.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of the read cycle)
 WE: inactive, OE: active
 tOFC is effective when RAS is inactivated before CAS is inactivated.
 tOFR is effective when CAS is inactivated before RAS is inactivated.
 - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
 WE, OE: inactive tOZ is effective.
 - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
 WE, OE: active and either tRRH or tRCH must be met tWEZ and tWPZ are effective.
 - (4) WE: inactive (in read cycle)
 CAS: inactive, OE: active tCHO is effective.
 CAS, OE: active tOCH is effective.


Refresh Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| CAS setup time | t _{CSR} | 5 | - | 5 | - | 5 | - | ns | |
| CAS hold time (CAS before RAS refresh) | t _{CHR} | 10 | - | 10 | - | 10 | - | ns | |
| RAS precharge CAS hold time | t _{RPC} | 5 | - | 5 | - | 5 | - | ns | |
| WE hold time | t _{WHR} | 15 | - | 15 | - | 15 | - | ns | |

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle



Read Modify Write Cycle




Hyper Page Mode (EDO) Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Read Cycle (WE Control)



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Hyper Page Mode (EDO) Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same RAS cycle.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Write and Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle



Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z


Hidden Refresh Cycle (Write)





Remark $\overline{\text{OE}}$: Don't care

Package Drawings

28 PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S28G5-50-7JD5

28 PIN PLASTIC SOJ (400 mil)



NOTE
 Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 18.67 ^{+0.2} _{-0.35} | 0.735 ^{+0.008} _{-0.013} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440 ^{+0.008} _{-0.007} |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.6 | 0.024 |
| G | 3.5±0.2 | 0.138 ^{+0.008} _{-0.007} |
| H | 2.4±0.2 | 0.094 ^{+0.008} _{-0.007} |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27(T.P.) | 0.050(T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370 ^{+0.008} _{-0.007} |
| Q | 0.15 | 0.006 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

P28LA-400A-2

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD421805.

Types of Surface Mount Device

μ PD421805G5: 28-pin plastic TSOP (II) (400 mil)

μ PD421805LE: 28-pin plastic SOJ (400 mil)

[MEMO]

1 M-BIT DYNAMIC RAM

64K-WORD BY 16-BIT, HYPER PAGE MODE (EDO), BYTE READ/WRITE MODE

Description

The μ PD421165 is a 65,536 words by 16 bits CMOS dynamic RAM with optional hyper page mode (EDO). Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation. The μ PD421165 is packaged in 44-pin plastic TSOP (II) and 40-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 65,536 words by 16 bits organization
- Single +5.0 V \pm 10 % power supply
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 256 refresh cycles/4 ms

| Part number | Power consumption | | Access time (MAX.) | R/W cycle time (MIN.) | Hyper page mode (EDO) cycle time (MIN.) |
|---------------------|-------------------|------------------------------|--------------------|-----------------------|---|
| | Active (MAX.) | Standby (MAX.) | | | |
| μ PD421165-25-A | 632.5 mW | 5.5 mW (CMOS level input) | 70 ns | 124 ns | 25 ns |
| μ PD421165-30-A | | | | | 30 ns |
| μ PD421165-25 | | | | | 25 ns |
| μ PD421165-30 | | | | | 30 ns |
| μ PD421165-35 | | | | | 35 ns |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Hyper page mode (EDO) cycle time (MIN.) | Package | Refresh |
|------------------|--------------------|---|---------------------------------------|--|
| μPD421165G5-25-A | 70 ns | 25 ns | 44-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD421165G5-30-A | 70 ns | 30 ns | | |
| μPD421165G5-25 | 70 ns | 25 ns | | |
| μPD421165G5-30 | 70 ns | 30 ns | | |
| μPD421165G5-35 | 70 ns | 35 ns | | |
| μPD421165LE-25-A | 70 ns | 25 ns | 40-pin plastic SOJ (400 mil) | |
| μPD421165LE-30-A | 70 ns | 30 ns | | |
| μPD421165LE-25 | 70 ns | 25 ns | | |
| μPD421165LE-30 | 70 ns | 30 ns | | |
| μPD421165LE-35 | 70 ns | 35 ns | | |

Pin Configurations (Marking Side)

44-pin Plastic TSOP (II) (400 mil)




40-pin Plastic SOJ (400 mil)



- A0 to A7 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- V_{cc} : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD421165 has input pins \overline{RAS} , \overline{CAS} ^{Note}, \overline{WE} , \overline{OE} , A0 to A7 and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A7 (Address inputs) | Input | Address bus. Input total 16-bit of address signal, upper 8-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 65,536-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data inputs/outputs) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|--------------------|--|----------------------------------|------|------|------------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$ | | 115 | mA | 1, 2, 3 |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_o = 0 \text{ mA}$ | | 2.0 | mA | |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 1.0 | | |
| RAS only refresh current | I _{CC3} | $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}$ $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$ | | 115 | mA | 1, 2, 3, 4 |
| Operating current (Hyper page mode (EDO)) | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL (MAX.)}}, \overline{\text{CAS}}$ cycling $t_{\text{HPC}} = t_{\text{HPC (MIN.)}}, I_o = 0 \text{ mA}$ | $t_{\text{HPC}} = 25 \text{ ns}$ | 115 | mA | 1, 2, 5 |
| | | | $t_{\text{HPC}} = 30 \text{ ns}$ | 105 | | |
| | | | $t_{\text{HPC}} = 35 \text{ ns}$ | 95 | | |
| CAS before RAS refresh current | I _{CC5} | $\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$ | | 115 | mA | 1, 2 |
| Input leakage current | I _{I (L)} | $V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | I _{O (L)} | $V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.5 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.1 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL (MAX.)}}$ and $\overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)


AC Characteristics Test Conditions

(1) Input timing specification




(2) Output timing specification


- μ PD421165



- μ PD421165-A



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Notes |
|---|------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 124 | – | 124 | – | 124 | – | ns | |
| RAS precharge time | t _{RP} | 50 | – | 50 | – | 50 | – | ns | |
| CAS precharge time | t _{CPN} | 10 | – | 10 | – | 10 | – | ns | |
| RAS pulse width | t _{RAS} | 70 | 10,000 | 70 | 10,000 | 70 | 10,000 | ns | |
| CAS pulse width | t _{CAS} | 10 | 10,000 | 12 | 10,000 | 15 | 10,000 | ns | |
| RAS hold time | t _{RSH} | 20 | – | 20 | – | 20 | – | ns | |
| CAS hold time | t _{CSH} | 70 | – | 70 | – | 70 | – | ns | |
| RAS to CAS delay time | t _{RCD} | 20 | 55 | 20 | 52 | 20 | 50 | ns | 1 |
| RAS to column address delay time | t _{RAD} | 15 | 40 | 15 | 35 | 15 | 30 | ns | 1 |
| CAS to RAS precharge time | t _{CRP} | 5 | – | 5 | – | 5 | – | ns | 2 |
| Row address setup time | t _{ASR} | 0 | – | 0 | – | 0 | – | ns | |
| Row address hold time | t _{RAH} | 10 | – | 10 | – | 10 | – | ns | |
| Column address setup time | t _{ASC} | 0 | – | 0 | – | 0 | – | ns | |
| Column address hold time | t _{CAH} | 10 | – | 12 | – | 15 | – | ns | |
| OE lead time referenced to RAS | t _{OES} | 0 | – | 0 | – | 0 | – | ns | |
| CAS to data setup time | t _{CLZ} | 0 | – | 0 | – | 0 | – | ns | |
| OE to data setup time | t _{OLZ} | 0 | – | 0 | – | 0 | – | ns | |
| OE to data delay time | t _{OED} | 15 | – | 15 | – | 15 | – | ns | |
| Masked byte write hold time referenced to RAS | t _{MRH} | 0 | – | 0 | – | 0 | – | ns | |
| Transition time (rise and fall) | t _t | 1 | 50 | 1 | 50 | 1 | 50 | ns | |
| Refresh time | t _{REF} | – | 4 | – | 4 | – | 4 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from RAS |
|---|-------------------------|--|
| t _{RAD} ≤ t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{RAC} (MAX.) | t _{RAC} (MAX.) |
| t _{RAD} > t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{AA} (MAX.) | t _{RAD} + t _{AA} (MAX.) |
| t _{RCD} > t _{RCD} (MAX.) | t _{CAC} (MAX.) | t _{RCD} + t _{CAC} (MAX.) |

t_{RAD} (MAX.) and t_{RCD} (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD} (MAX.) and t_{RCD} ≥ t_{RCD} (MAX.) will not cause any operation problems.

2. t_{CRP} (MIN.) requirement is applied to RAS, CAS cycles.

Read Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Notes |
|---|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from \overline{RAS} | t _{RAC} | – | 70 | – | 70 | – | 70 | ns | 1 |
| Access time from \overline{CAS} | μPD421165-A | – | 20 | – | 20 | – | – | ns | 1 |
| | μPD421165 | – | 15 | – | 18 | – | 20 | | |
| Access time from column address | t _{AA} | – | 30 | – | 35 | – | 40 | ns | 1 |
| Access time from \overline{OE} | t _{OEa} | – | 20 | – | 20 | – | 20 | ns | |
| Column address lead time referenced to \overline{RAS} | t _{RAL} | 30 | – | 35 | – | 40 | – | ns | |
| Read command setup time | t _{RCS} | 0 | – | 0 | – | 0 | – | ns | |
| Read command hold time referenced to \overline{RAS} | t _{RRH} | 0 | – | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to \overline{CAS} | t _{RCH} | 0 | – | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from \overline{OE} | t _{OEZ} | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3 |
| \overline{CAS} hold time to \overline{OE} | t _{CHO} | 5 | – | 5 | – | 5 | – | ns | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from \overline{RAS} |
|---|-------------------------|--|
| t _{RAD} ≤ t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{RAC} (MAX.) | t _{RAC} (MAX.) |
| t _{RAD} > t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.) | t _{AA} (MAX.) | t _{RAD} + t _{AA} (MAX.) |
| t _{RCD} > t _{RCD} (MAX.) | t _{CAC} (MAX.) | t _{RCD} + t _{CAC} (MAX.) |

t_{RAD}(MAX.) and t_{RCD}(MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD}(MAX.) and t_{RCD} ≥ t_{RCD}(MAX.) will not cause any operation problems.

2. Either t_{RCH}(MIN.) or t_{RRH}(MIN.) should be met in read cycles.
3. t_{OEZ}(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.

Write Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{WE}}$ hold time referenced to $\overline{\text{CAS}}$ | t _{WCH} | 10 | – | 12 | – | 15 | – | ns | 1 |
| $\overline{\text{WE}}$ pulse width | t _{WP} | 10 | – | 12 | – | 15 | – | ns | 1 |
| $\overline{\text{WE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{RWL} | 20 | – | 20 | – | 20 | – | ns | |
| $\overline{\text{WE}}$ lead time referenced to $\overline{\text{CAS}}$ | t _{CWL} | 10 | – | 12 | – | 15 | – | ns | |
| $\overline{\text{WE}}$ setup time | t _{WCS} | 0 | – | 0 | – | 0 | – | ns | 2 |
| $\overline{\text{OE}}$ hold time | t _{OEH} | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 12 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH}(MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 165 | – | 165 | – | 165 | – | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time | t _{RWD} | 89 | – | 89 | – | 89 | – | ns | 1 |
| $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time | t _{CWD} | 34 | – | 37 | – | 39 | – | ns | 1 |
| Column address to $\overline{\text{WE}}$ delay time | t _{AWD} | 49 | – | 54 | – | 59 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD}(MIN.), t_{CWD} ≥ t_{CWD}(MIN.), t_{AWD} ≥ t_{AWD}(MIN.) and t_{CPWD} ≥ t_{CPWD}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Notes |
|---|-------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 25 | – | 30 | – | 35 | – | ns | 1 |
| RAS pulse width | t _{RASP} | 70 | 125,000 | 70 | 125,000 | 70 | 125,000 | ns | |
| CAS pulse width | t _{HCAS} | 10 | 10,000 | 12 | 10,000 | 15 | 10,000 | ns | |
| CAS precharge time | t _{CP} | 10 | – | 10 | – | 10 | – | ns | |
| Access time from CAS precharge | t _{ACP} | – | 33 | – | 40 | – | 45 | ns | |
| CAS precharge to WE delay time | t _{CPWD} | 54 | – | 59 | – | 64 | – | ns | 2 |
| RAS hold time from CAS precharge | t _{RRHP} | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{HPRW} | 68 | – | 75 | – | 83 | – | ns | |
| Data output hold time | t _{DHC} | 5 | – | 5 | – | 5 | – | ns | |
| OE to CAS hold time | t _{OCH} | 5 | – | 5 | – | 5 | – | ns | 4 |
| OE precharge time | t _{OEP} | 5 | – | 5 | – | 5 | – | ns | |
| Output buffer turn-off delay from WE | t _{WEZ} | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3,4 |
| WE pulse width | t _{WPZ} | 10 | – | 10 | – | 10 | – | ns | 4 |
| Output buffer turn-off delay from RAS | t _{OFR} | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3,4 |
| Output buffer turn-off delay from CAS | t _{OFC} | 0 | 15 | 0 | 15 | 0 | 15 | ns | 3,4 |
| Access time from previous WE (Hyper page mode (EDO) read modify write cycle) | t _{AWE} | – | 55 | – | 65 | – | 75 | ns | |
| Access time from previous CAS (Hyper page mode (EDO) write and read cycle) | t _{ACE} | – | 55 | – | 65 | – | 75 | ns | |


Notes 1. t_{HPC} (MIN.) is applied to CAS access.

2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{FRD} ≥ t_{FRD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of the read cycle)
 WE: inactive, OE: active
 t_{OFC} is effective when RAS is inactivated before CAS is inactivated.
 t_{OFR} is effective when CAS is inactivated before RAS is inactivated.
 - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
 WE, OE: inactive t_{OZ} is effective.
 - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
 WE, OE: active and either t_{RRH} or t_{TRH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) WE: inactive (in read cycle)
 CAS: inactive, OE: active t_{CHO} is effective.
 CAS, OE: active t_{OCH} is effective.


Refresh Cycle

| Parameter | Symbol | t _{HPC} = 25 ns | | t _{HPC} = 30 ns | | t _{HPC} = 35 ns | | Unit | Note |
|---|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | 15 | – | ns | |

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark $\overline{\text{OE}}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode (EDO) Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

44 PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 0.93 MAX. | 0.037 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S44G5-80-7JF4

40 PIN PLASTIC SOJ (400 mil)



NOTE
 Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 26.29 ^{+0.2} _{-0.35} | 1.035 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.7 | 0.028 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.4±0.2 | 0.094 ^{+0.009} _{-0.008} |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27(T.P.) | 0.050(T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370±0.008 |
| Q | 0.15 | 0.006 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

P40LE-400A-2

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD421165.

Types of Surface Mount Device

μ PD421165G5: 44-pin plastic TSOP (II) (400 mil)

μ PD421165LE: 40-pin plastic SOJ (400 mil)

[MEMO]

Fast Page Mode 64M Dynamic RAM

μ PD4264400, 4265400

64 M-BIT DYNAMIC RAM 16 M-WORD BY 4-BIT, FAST PAGE MODE

Description

The μ PD4264400, 4265400 are 16,777,216 words by 4 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- 16,777,216 words by 4 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast access and cycle time

| Part number | Power consumption | | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) | |
|---------------------|-------------------|-------------------------------|--------------------|-----------------------|----------------------------------|--|
| | Active (MAX.) | Standby(MAX.) | | | | |
| μ PD4264400-A50 | 360 mW | 1.80 mW (CMOS level input) | 50 ns | 90 ns | 35 ns | |
| μ PD4265400-A50 | 468 mW | | 60 ns | 110 ns | 40 ns | |
| μ PD4264400-A60 | 324 mW | | 70 ns | 130 ns | 45 ns | |
| μ PD4265400-A60 | 396 mW | | 80 ns | 150 ns | 50 ns | |
| μ PD4264400-A70 | 288 mW | | | | | |
| μ PD4265400-A70 | 360 mW | | | | | |
| μ PD4264400-A80 | 252 mW | | | | | |
| μ PD4265400-A80 | 324 mW | | | | | |

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh

| Part number | Row address | Column address | Refresh | Refresh cycle |
|-----------------|-------------|----------------|--|--------------------|
| μ PD4264400 | A0 - A12 | A0 - A10 | $\overline{\text{RAS}}$ only refresh, Normal read/write | 8,192 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |
| μ PD4265400 | A0 - A11 | A0 - A11 | $\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|--|
| μPD4264400G5-A50 | 50 ns | 32-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4264400G5-A60 | 60 ns | | |
| μPD4264400G5-A70 | 70 ns | | |
| μPD4264400G5-A80 | 80 ns | | |
| μPD4264400LE-A50 | 50 ns | 32-pin plastic SOJ (400 mil) | |
| μPD4264400LE-A60 | 60 ns | | |
| μPD4264400LE-A70 | 70 ns | | |
| μPD4264400LE-A80 | 80 ns | | |
| μPD4265400G5-A50 | 50 ns | 32-pin plastic TSOP (II) (400 mil) | |
| μPD4265400G5-A60 | 60 ns | | |
| μPD4265400G5-A70 | 70 ns | | |
| μPD4265400G5-A80 | 80 ns | | |
| μPD4265400LE-A50 | 50 ns | 32-pin plastic SOJ (400 mil) | |
| μPD4265400LE-A60 | 60 ns | | |
| μPD4265400LE-A70 | 70 ns | | |
| μPD4265400LE-A80 | 80 ns | | |

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12 ... μPD4264400
NC ... μPD4265400

- A0 to A12 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Input/Output Pin Functions

The μPD4264400, 4265400 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , Address^{Note} and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|--|--------------|---|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A _x ^{Note} (Address inputs) | Input | Address bus. Input total 24-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 16,777,216-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Note

| Part number | Address inputs | Upper bits | Lower bits |
|-------------|----------------|------------|------------|
| μPD4264400 | A0-A12 | 13 | 11 |
| μPD4265400 | A0-A11 | 12 | 12 |

Electrical Specifications (Preliminary)

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μPD4264400]

| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|---|---------------------------|------|------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1, 2, 3 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 70 | | |
| Standby current | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN)}$, $I_o = 0 \text{ mA}$ | | 1.0 | mA | |
| | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$, $I_o = 0 \text{ mA}$ | | 0.5 | | |
| \overline{RAS} only refresh current | I _{CC3} | \overline{RAS} Cycling, $\overline{CAS} \geq V_{IH(MIN)}$ $t_{RC} = t_{RC(MIN)}$, $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 100 | mA | 1, 2, 3, 4 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 70 | | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX)}$, \overline{CAS} Cycling $t_{PC} = t_{PC(MIN)}$, $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 80 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 70 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 60 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 50 | | |
| \overline{CAS} before \overline{RAS} refresh current | I _{CC5} | \overline{RAS} Cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 130 | mA | 1, 2 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 90 | | |
| Input leakage current | I _{I(L)} | $V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

[μPD4265400]


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---------------------------------------|-------------------|--|---------------------------|------|------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 130 | mA | 1, 2, 3 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 90 | | |
| Standby current | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | 1.0 | mA | |
| | | | | 0.5 | | |
| RAS only refresh current | I _{CC3} | \overline{RAS} Cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 130 | mA | 1, 2, 3, 4 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 90 | | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ Cycling $t_{PC} = t_{PC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 80 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 70 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 60 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 50 | | |
| CAS before RAS refresh current | I _{CC5} | \overline{RAS} Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 130 | mA | 1, 2 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 90 | | |
| Input leakage current | I _{I(L)} | $V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_O = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_O = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Notes |
|--|------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 90 | — | 110 | — | 130 | — | 150 | — | ns | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 30 | — | 40 | — | 50 | — | 60 | — | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 8 | — | 10 | — | 10 | — | 10 | — | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 50 | 10,000 | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 13 | 10,000 | 15 | 10,000 | 18 | 10,000 | 20 | 10,000 | ns | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 13 | — | 15 | — | 18 | — | 20 | — | ns | |
| $\overline{\text{CAS}}$ hold time | t _{CSH} | 50 | — | 60 | — | 70 | — | 80 | — | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCD} | 18 | 37 | 20 | 45 | 20 | 52 | 25 | 60 | ns | 1 |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 13 | 25 | 15 | 30 | 15 | 35 | 17 | 40 | ns | 1 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | — | 5 | — | 5 | — | 5 | — | ns | 2 |
| Row address setup time | t _{ASR} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| Row address hold time | t _{RAH} | 8 | — | 10 | — | 10 | — | 12 | — | ns | |
| Column address setup time | t _{ASC} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| Column address hold time | t _{CAH} | 13 | — | 15 | — | 15 | — | 15 | — | ns | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 10 | — | 13 | — | 15 | — | 15 | — | ns | |
| Transition time (rise and fall) | t _r | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns | |
| Refresh time | t _{REF} | — | 64 | — | 64 | — | 64 | — | 64 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 50 \text{ ns}$ | | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 50 | – | 60 | – | 70 | – | 80 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 13 | – | 15 | – | 18 | – | 20 | ns | 1 |
| Access time from column address | t_{AA} | – | 25 | – | 30 | – | 35 | – | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 13 | – | 15 | – | 18 | – | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 25 | – | 30 | – | 35 | – | 40 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 15 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 15 | ns | 3 |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
- $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Notes |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} pulse width | twp | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 13 | – | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 13 | – | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | tds | 0 | – | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | tdh | 10 | – | 10 | – | 15 | – | 15 | – | ns | 3 |

- Notes**
1. t_{wp} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{wch} (MIN.) should be met.
 2. If t_{wcs} ≥ t_{wcs} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{ds} (MIN.) and t_{dh} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Note |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|---------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 128 | – | 153 | – | 175 | – | 195 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 70 | – | 83 | – | 95 | – | 105 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 33 | – | 38 | – | 43 | – | 45 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 45 | – | 53 | – | 60 | – | 65 | – | ns | 1 |

- Note**
1. If t_{wcs} ≥ t_{wcs} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{trwd} ≥ t_{trwd} (MIN.), t_{tcwd} ≥ t_{tcwd} (MIN.), t_{tawd} ≥ t_{tawd} (MIN.) and t_{tcpwd} ≥ t_{tcpwd} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 35 | – | 40 | – | 45 | – | 50 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 30 | – | 35 | – | 40 | – | 45 | ns | |
| RAS pulse width | t _{RASP} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 8 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 30 | – | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 73 | – | 83 | – | 90 | – | 95 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 50 | – | 58 | – | 65 | – | 70 | – | ns | 1 |

Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


Refresh Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|---|------------------|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | 15 | – | 15 | – | ns | |

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Read Modify Write Cycle




Fast Page Mode Read Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Late Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} / _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} / _{-0.008} |
| K | 0.145 ^{+0.025} / _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} / _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3°+7° -3° | 3°+7° -3° |

S32G5-50-7JD2

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 21.06±0.2 | 0.829±0.008 |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.005±0.1 | 0.040 ^{+0.004} _{-0.005} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.1 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

MOS INTEGRATED CIRCUIT

μ PD4264800, 4265800

64 M-BIT DYNAMIC RAM

8 M-WORD BY 8-BIT, FAST PAGE MODE

Description

The μ PD4264800, 4265800 are 8,388,608 words by 8 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- 8,388,608 words by 8 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast access and cycle time

| Part number | Power consumption | | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|---------------------|-------------------|-------------------------------|--------------------|-----------------------|----------------------------------|
| | Active (MAX.) | Standby(MAX.) | | | |
| μ PD4264800-A50 | 378 mW | 1.80 mW (CMOS level input) | 50 ns | 90 ns | 35 ns |
| μ PD4265800-A50 | 486 mW | | | | |
| μ PD4264800-A60 | 342 mW | | 60 ns | 110 ns | 40 ns |
| μ PD4265800-A60 | 414 mW | | | | |
| μ PD4264800-A70 | 306 mW | | 70 ns | 130 ns | 45 ns |
| μ PD4265800-A70 | 378 mW | | | | |
| μ PD4264800-A80 | 270 mW | | 80 ns | 150 ns | 50 ns |
| μ PD4265800-A80 | 342 mW | | | | |

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh


| Part number | Row address | Column address | Refresh | Refresh cycle |
|-----------------|-------------|----------------|--|--------------------|
| μ PD4264800 | A0 - A12 | A0 - A9 | $\overline{\text{RAS}}$ only refresh, Normal read/write | 8,192 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |
| μ PD4265800 | A0 - A11 | A0 - A10 | $\overline{\text{RAS}}$ only refresh, Normal read/write, | 4,096 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | |

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|--|
| μPD4264800G5-A50 | 50 ns | 32-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4264800G5-A60 | 60 ns | | |
| μPD4264800G5-A70 | 70 ns | | |
| μPD4264800G5-A80 | 80 ns | | |
| μPD4264800LE-A50 | 50 ns | 32-pin plastic SOJ (400 mil) | |
| μPD4264800LE-A60 | 60 ns | | |
| μPD4264800LE-A70 | 70 ns | | |
| μPD4264800LE-A80 | 80 ns | | |
| μPD4265800G5-A50 | 50 ns | 32-pin plastic TSOP (II) (400 mil) | |
| μPD4265800G5-A60 | 60 ns | | |
| μPD4265800G5-A70 | 70 ns | | |
| μPD4265800G5-A80 | 80 ns | | |
| μPD4265800LE-A50 | 50 ns | 32-pin plastic SOJ (400 mil) | |
| μPD4265800LE-A60 | 60 ns | | |
| μPD4265800LE-A70 | 70 ns | | |
| μPD4265800LE-A80 | 80 ns | | |

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12 ... μ PD4264800
 NC ... μ PD4265800

- A0 to A12 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- V_{cc} : Power Supply
- GND : Ground
- NC : No Connection

Input/Output Pin Functions

The μPD4264800, 4265800 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , Address^{Note} and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|--|--------------|---|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before RAS refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A _x ^{Note} (Address inputs) | Input | Address bus. Input total 23-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 8,388,608-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of RAS and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Note

| Part number | Address inputs | Upper bits | Lower bits |
|-------------|----------------|------------|------------|
| μPD4264800 | A0-A12 | 13 | 10 |
| μPD4265800 | A0-A11 | 12 | 11 |

Electrical Specifications (Preliminary)

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μPD4264800]

| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes | |
|---|-------------------|---|---------------------------|------|------|-------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | t _{TRAC} = 50 ns | | 105 | mA | 1, 2, 3 |
| | | | t _{TRAC} = 60 ns | | 95 | | |
| | | | t _{TRAC} = 70 ns | | 85 | | |
| | | | t _{TRAC} = 80 ns | | 75 | | |
| Standby current | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ | | 1.0 | mA | | |
| | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | | | |
| \overline{RAS} only refresh current | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | t _{TRAC} = 50 ns | | 105 | mA | 1, 2, 3, 4 |
| | | | t _{TRAC} = 60 ns | | 95 | | |
| | | | t _{TRAC} = 70 ns | | 85 | | |
| | | | t _{TRAC} = 80 ns | | 75 | | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{PC} = t_{PC(MIN.)}, I_o = 0 \text{ mA}$ | t _{TRAC} = 50 ns | | 85 | mA | 1, 2, 5 |
| | | | t _{TRAC} = 60 ns | | 75 | | |
| | | | t _{TRAC} = 70 ns | | 65 | | |
| | | | t _{TRAC} = 80 ns | | 55 | | |
| \overline{CAS} before \overline{RAS} refresh current | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | t _{TRAC} = 50 ns | | 135 | mA | 1, 2 |
| | | | t _{TRAC} = 60 ns | | 115 | | |
| | | | t _{TRAC} = 70 ns | | 105 | | |
| | | | t _{TRAC} = 80 ns | | 95 | | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | | |
| High level output voltage | V _{OH} | I _o = -2.0 mA | 2.4 | | V | | |
| Low level output voltage | V _{OL} | I _o = +2.0 mA | | 0.4 | V | | |

[μPD4265800]


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|--|---------------------------|------|------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 135 | mA | 1, 2, 3 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 115 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 105 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 95 | | |
| Standby current | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | 1.0 | mA | |
| | | | | 0.5 | | |
| \overline{RAS} only refresh current | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 135 | mA | 1, 2, 3, 4 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 115 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 105 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 95 | | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{PC} = t_{PC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 85 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 75 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 65 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 55 | | |
| \overline{CAS} before \overline{RAS} refresh current | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 135 | mA | 1, 2 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 115 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 105 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 95 | | |
| Input leakage current | I _{I(L)} | $V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_O = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_O = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Notes |
|--|-------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 90 | — | 110 | — | 130 | — | 150 | — | ns | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 30 | — | 40 | — | 50 | — | 60 | — | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 8 | — | 10 | — | 10 | — | 10 | — | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 50 | 10,000 | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 13 | 10,000 | 15 | 10,000 | 18 | 10,000 | 20 | 10,000 | ns | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 13 | — | 15 | — | 18 | — | 20 | — | ns | |
| $\overline{\text{CAS}}$ hold time | t _{CASH} | 50 | — | 60 | — | 70 | — | 80 | — | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCD} | 18 | 37 | 20 | 45 | 20 | 52 | 25 | 60 | ns | 1 |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 13 | 25 | 15 | 30 | 15 | 35 | 17 | 40 | ns | 1 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | — | 5 | — | 5 | — | 5 | — | ns | 2 |
| Row address setup time | t _{ASR} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| Row address hold time | t _{RAH} | 8 | — | 10 | — | 10 | — | 12 | — | ns | |
| Column address setup time | t _{ASC} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| Column address hold time | t _{CAH} | 13 | — | 15 | — | 15 | — | 15 | — | ns | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{oES} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data delay time | t _{oED} | 10 | — | 13 | — | 15 | — | 15 | — | ns | |
| Transition time (rise and fall) | t _r | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns | |
| Refresh time | t _{REF} | — | 64 | — | 64 | — | 64 | — | 64 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 50 \text{ ns}$ | | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | Unit | Notes |
|--|-------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 50 | - | 60 | - | 70 | - | 80 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 13 | - | 15 | - | 18 | - | 20 | ns | 1 |
| Access time from column address | t_{AA} | - | 25 | - | 30 | - | 35 | - | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 13 | - | 15 | - | 18 | - | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 25 | - | 30 | - | 35 | - | 40 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | $t_{\text{O EZ}}$ | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 15 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 15 | ns | 3 |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.

3. $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{O EZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Notes |
|--|-----------------|---------------------------|------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} pulse width | twp | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 13 | – | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 13 | – | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 10 | – | 15 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP(MIN.)} is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH(MIN.)} should be met.
 2. If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS(MIN.)} and t_{DH(MIN.)} are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Note |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|---------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 128 | – | 153 | – | 175 | – | 195 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 70 | – | 83 | – | 95 | – | 105 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 33 | – | 38 | – | 43 | – | 45 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 45 | – | 53 | – | 60 | – | 65 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD(MIN.)}, t_{TCWD} ≥ t_{TCWD(MIN.)}, t_{AWD} ≥ t_{AWD(MIN.)} and t_{CPWD} ≥ t_{CPWD(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 35 | – | 40 | – | 45 | – | 50 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 30 | – | 35 | – | 40 | – | 45 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 8 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 30 | – | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 73 | – | 83 | – | 90 | – | 95 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 50 | – | 58 | – | 65 | – | 70 | – | ns | 1 |

Note 1. If $t_{\text{wCS}} \geq t_{\text{wCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{rWD}} \geq t_{\text{rWD}}(\text{MIN.})$, $t_{\text{cWD}} \geq t_{\text{cWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


Refresh Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|---|------------------|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | 15 | – | 15 | – | ns | |

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care


Late Write Cycle



Read Modify Write Cycle




Fast Page Mode Read Modify Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S32G5-50-7JD2

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 21.06±0.2 | 0.829±0.008 |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.005±0.1 | 0.040 ^{+0.004} _{-0.005} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.1 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

MOS INTEGRATED CIRCUIT

μ PD4264160, 4265160

64 M-BIT DYNAMIC RAM

4 M-WORD BY 16-BIT, FAST PAGE MODE

Description

The μ PD4264160, 4265160 are 4,194,304 words by 16 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packaged in 50-pin plastic TSOP(II).

Features

- 4,194,304 words by 16 bits organization
- Fast access and cycle time
- Single +3.3 V \pm 0.3 V power supply

| Part number | Power consumption | | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|---------------------|-------------------|-------------------------------|--------------------|-----------------------|----------------------------------|
| | Active (MAX.) | Standby(MAX.) | | | |
| μ PD4264160-A50 | 396 mW | 1.80 mW (CMOS level input) | 50 ns | 90 ns | 35 ns |
| μ PD4265160-A50 | 504 mW | | | | |
| μ PD4264160-A60 | 360 mW | | 60 ns | 110 ns | 40 ns |
| μ PD4265160-A60 | 432 mW | | | | |
| μ PD4264160-A70 | 324 mW | | 70 ns | 130 ns | 45 ns |
| μ PD4265160-A70 | 396 mW | | | | |
| μ PD4264160-A80 | 288 mW | | 80 ns | 150 ns | 50 ns |
| μ PD4265160-A80 | 360 mW | | | | |

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh


| Part number | Row address | Column address | Refresh | Refresh cycle |
|-----------------|-------------|----------------|--|--------------------|
| μ PD4264160 | A0 - A12 | A0 - A8 | $\overline{\text{RAS}}$ only refresh, Normal read/write | 8,192 cycles/64 ms |
| | | | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |
| μ PD4265160 | A0 - A11 | A0 - A9 | $\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh | 4,096 cycles/64 ms |

The information in this document is subject to change without notice.

Ordering Information

| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|--|
| μPD4264160G5-A50 | 50 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4264160G5-A60 | 60 ns | | |
| μPD4264160G5-A70 | 70 ns | | |
| μPD4264160G5-A80 | 80 ns | | |
| μPD4265160G5-A50 | 50 ns | | |
| μPD4265160G5-A60 | 60 ns | | |
| μPD4265160G5-A70 | 70 ns | | |
| μPD4265160G5-A80 | 80 ns | | |

Pin Configuration (Marking Side)



Note A12 ... μPD4264160
NC ... μPD4265160

- A0 to A12 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Upper Byte Column Address Strobe
- LCAS : Lower Byte Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- V_{cc} : Power Supply
- GND : Ground
- NC : No Connection

Input/Output Pin Functions

The μPD4264160, 4265160 have input pins \overline{RAS} , \overline{UCAS} , \overline{LCAS} , \overline{WE} , \overline{OE} , Address^{Note} and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|---|--------------|---|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{UCAS} , \overline{LCAS} (Upper, Lower column address strobe) | Input | \overline{UCAS} , \overline{LCAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to Ax ^{Note} (Address inputs) | Input | Address bus. Input total 22-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data inputs/outputs) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note

| Part number | Address inputs | Upper bits | Lower bits |
|-------------|----------------|------------|------------|
| μPD4264160 | A0-A12 | 13 | 9 |
| μPD4265160 | A0-A11 | 12 | 10 |

Electrical Specifications (Preliminary)

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{i1} | Address | | | 5 | pF |
| | C_{i2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | |
| Data input/output capacitance | $C_{i/o}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μPD4264160]

| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|--|----------------------------------|------|------|------------------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | | 110 | mA 1, 2, 3 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | | 100 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | | 90 | |
| | | | $t_{\text{RAC}} = 80 \text{ ns}$ | | 80 | |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ | | 1.0 | mA | |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | | |
| $\overline{\text{RAS}}$ only refresh current | I _{CC3} | $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | | 110 | mA 1, 2, 3, 4 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | | 100 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | | 90 | |
| | | | $t_{\text{RAC}} = 80 \text{ ns}$ | | 80 | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | | 90 | mA 1, 2, 5 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | | 80 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | | 70 | |
| | | | $t_{\text{RAC}} = 80 \text{ ns}$ | | 60 | |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current | I _{CC5} | $\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 50 \text{ ns}$ | | 140 | mA 1, 2 |
| | | | $t_{\text{RAC}} = 60 \text{ ns}$ | | 120 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | | 110 | |
| | | | $t_{\text{RAC}} = 80 \text{ ns}$ | | 100 | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

[μPD4265160]


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------------|---|---------------------------|------|------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 140 | mA | 1, 2, 3 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 120 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 100 | | |
| Standby current | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN)}, I_o = 0 \text{ mA}$ | | 1.0 | mA | |
| | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | | |
| \overline{RAS} only refresh current | I _{CC3} | \overline{RAS} Cycling, $\overline{CAS} \geq V_{IH(MIN)}$ $t_{RC} = t_{RC(MIN)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 140 | mA | 1, 2, 3, 4 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 120 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 100 | | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX)}, \overline{CAS}$ Cycling $t_{PC} = t_{PC(MIN)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 90 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 80 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 70 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 60 | | |
| \overline{CAS} before \overline{RAS} refresh current | I _{CC5} | \overline{RAS} Cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 140 | mA | 1, 2 |
| | | | $t_{RAC} = 60 \text{ ns}$ | 120 | | |
| | | | $t_{RAC} = 70 \text{ ns}$ | 110 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | 100 | | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX)}$ and $\overline{CAS} \geq V_{IH(MIN)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Notes |
|--|------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 90 | — | 110 | — | 130 | — | 150 | — | ns | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 30 | — | 40 | — | 50 | — | 60 | — | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 8 | — | 10 | — | 10 | — | 10 | — | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 50 | 10,000 | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 13 | 10,000 | 15 | 10,000 | 18 | 10,000 | 20 | 10,000 | ns | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 13 | — | 15 | — | 18 | — | 20 | — | ns | |
| $\overline{\text{CAS}}$ hold time | t _{CSH} | 50 | — | 60 | — | 70 | — | 80 | — | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCd} | 18 | 37 | 20 | 45 | 20 | 52 | 25 | 60 | ns | 1 |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 13 | 25 | 15 | 30 | 15 | 35 | 17 | 40 | ns | 1 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | — | 5 | — | 5 | — | 5 | — | ns | 2 |
| Row address setup time | t _{ASR} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| Row address hold time | t _{RAH} | 8 | — | 10 | — | 10 | — | 12 | — | ns | |
| Column address setup time | t _{ASC} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| Column address hold time | t _{CAH} | 13 | — | 15 | — | 15 | — | 15 | — | ns | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 10 | — | 13 | — | 15 | — | 15 | — | ns | |
| Masked byte write hold time referenced to $\overline{\text{RAS}}$ | t _{MRH} | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| Transition time (rise and fall) | t _r | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns | |
| Refresh time | t _{REF} | — | 64 | — | 64 | — | 64 | — | 64 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 50 \text{ ns}$ | | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 50 | - | 60 | - | 70 | - | 80 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 13 | - | 15 | - | 18 | - | 20 | ns | 1 |
| Access time from column address | t_{AA} | - | 25 | - | 30 | - | 35 | - | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 13 | - | 15 | - | 18 | - | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 25 | - | 30 | - | 35 | - | 40 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 15 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 15 | ns | 3 |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.

3. $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Notes |
|--|-----------------|---------------------------|------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} pulse width | twp | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 13 | – | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 13 | – | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 10 | – | 15 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH}(MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Note |
|--|------------------|---------------------------|------|---------------------------|------|---------------------------|------|---------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 128 | – | 153 | – | 175 | – | 195 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 70 | – | 83 | – | 95 | – | 105 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 33 | – | 38 | – | 43 | – | 45 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 45 | – | 53 | – | 60 | – | 65 | – | ns | 1 |

- Note 1.** If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD}(MIN.), t_{TCWD} ≥ t_{TCWD}(MIN.), t_{AWD} ≥ t_{AWD}(MIN.) and t_{CPWD} ≥ t_{CPWD}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 35 | – | 40 | – | 45 | – | 50 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 30 | – | 35 | – | 40 | – | 45 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 8 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 30 | – | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 73 | – | 83 | – | 90 | – | 95 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 50 | – | 58 | – | 65 | – | 70 | – | ns | 1 |

Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RW}} \geq t_{\text{RW}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


Refresh Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|---|------------------|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | 15 | – | 15 | – | ns | |

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Fast Page Mode Read Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Fast Page Mode Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Fast Page Mode Late Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Fast Page Mode Read Modify Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawing

50PIN PLASTIC TSOP(II) (400 mil)



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.0 MAX. | 0.040 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S50G5-80-7JF3

[MEMO]

**Fast Page Mode
16M Dynamic RAM
[5.0V \pm 10%]**

μ PD42S16400, 4216400, 42S17400, 4217400

16 M-BIT DYNAMIC RAM
4 M-WORD BY 4-BIT, FAST PAGE MODE

Description

The μ PD42S16400, 4216400, 42S17400, 4217400 are 4,194,304 words by 4 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

These differ in refresh cycle and the μ PD42S16400, 42S17400 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 26-pin plastic TSOP(II) and 26-pin plastic SOJ.

Features

- 4,194,304 words by 4 bits organization
- Fast page mode
- Fast access and cycle time
- Single +5.0 V \pm 10 % power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|---------------------------------|---------------------------------|--------------------|-----------------------|----------------------------------|
| μ PD42S16400-50, 4216400-50 | 550 mW | 50 ns | 90 ns | 35 ns |
| μ PD42S17400-50, 4217400-50 | 660 mW | | | |
| μ PD42S16400-60, 4216400-60 | 495 mW | 60 ns | 110 ns | 40 ns |
| μ PD42S17400-60, 4217400-60 | 605 mW | | | |
| μ PD42S16400-70, 4216400-70 | 440 mW | 70 ns | 130 ns | 45 ns |
| μ PD42S17400-70, 4217400-70 | 550 mW | | | |
| μ PD42S16400-80, 4216400-80 | 385 mW | 80 ns | 150 ns | 50 ns |
| μ PD42S17400-80, 4217400-80 | 495 mW | | | |

- The μ PD42S16400, 42S17400 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|------------------|---------------------|---|-------------------------------------|
| μ PD42S16400 | 4,096 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.4 mW (CMOS level input) |
| μ PD42S17400 | 2,048 cycles/128 ms | | |
| μ PD4216400 | 4,096 cycles/64 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 5.5 mW (CMOS level input) |
| μ PD4217400 | 2,048 cycles/32 ms | | |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|------------------|--------------------|---------------------------------------|---|
| μPD42S16400G3-50 | 50 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S17400G3-50 | | | |
| μPD42S16400G3-60 | 60 ns | | |
| μPD42S17400G3-60 | | | |
| μPD42S16400G3-70 | 70 ns | | |
| μPD42S17400G3-70 | | | |
| μPD42S16400G3-80 | 80 ns | | |
| μPD42S17400G3-80 | | | |
| μPD42S16400LA-50 | 50 ns | 26-pin plastic SOJ (300 mil) | |
| μPD42S17400LA-50 | | | |
| μPD42S16400LA-60 | 60 ns | | |
| μPD42S17400LA-60 | | | |
| μPD42S16400LA-70 | 70 ns | | |
| μPD42S17400LA-70 | | | |
| μPD42S16400LA-80 | 80 ns | | |
| μPD42S17400LA-80 | | | |
| μPD4216400G3-50 | 50 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4217400G3-50 | | | |
| μPD4216400G3-60 | 60 ns | | |
| μPD4217400G3-60 | | | |
| μPD4216400G3-70 | 70 ns | | |
| μPD4217400G3-70 | | | |
| μPD4216400G3-80 | 80 ns | | |
| μPD4217400G3-80 | | | |
| μPD4216400LA-50 | 50 ns | 26-pin plastic SOJ (300 mil) | |
| μPD4217400LA-50 | | | |
| μPD4216400LA-60 | 60 ns | | |
| μPD4217400LA-60 | | | |
| μPD4216400LA-70 | 70 ns | | |
| μPD4217400LA-70 | | | |
| μPD4216400LA-80 | 80 ns | | |
| μPD4217400LA-80 | | | |

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



Note A11 ... μPD42S16400, 4216400
 NC μPD42S17400, 4217400

- A0 to A11 : Address Inputs
- I/O1 to I/O4: Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Notes 1.

| Part number | Row address | Column address |
|----------------------|-------------|----------------|
| μPD42S16400, 4216400 | A0 – A11 | A0 – A9 |
| μPD42S17400, 4217400 | A0 – A10 | A0 – A10 |

2. μPD42S16400, 4216400 ... 4,096 × 1,024 × 4 μPD42S17400, 4217400 ... 2,048 × 2,048 × 4

Input/Output Pin Functions

The μ PD42S16400, 4216400, 42S17400, 4217400 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|--|--------------|--|
| $\overline{\text{RAS}}$ (Row address strobe) | Input | $\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before $\overline{\text{RAS}}$ refresh |
| $\overline{\text{CAS}}$ (Column address strobe) | Input | $\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to Ax ^{Note} (Address inputs) | Input | Address bus. Input total 22-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. |
| $\overline{\text{WE}}$ (Write enable) | Input | Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$. |
| $\overline{\text{OE}}$ (Output enable) | Input | Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Note

| Part number | Address inputs | Upper bits | Lower bits |
|---------------------------|----------------|------------|------------|
| μ PD42S16400, 4216400 | A0 – A11 | 12 | 10 |
| μ PD42S17400, 4217400 | A0 – A10 | 11 | 11 |

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{STG} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μ PD42S16400, 4216400]

| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|------------------|-------------------|---|-----------------------------------|------|---------|------------------|
| Operating current | | I _{CC1} | \overline{RAS} , \overline{CAS} cycling trc = trc (MIN.) I _o = 0 mA | t _{RAC} = 50 ns | | 100 | mA 1, 2, 3 |
| | | | | t _{RAC} = 60 ns | | 90 | |
| | | | | t _{RAC} = 70 ns | | 80 | |
| | | | | t _{RAC} = 80 ns | | 70 | |
| Standby current | μ PD42S16400 | I _{CC2} | \overline{RAS} , $\overline{CAS} \geq V_{IH(MIN.)}$, I _o = 0 mA \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2 V$, I _o = 0 mA \overline{RAS} , $\overline{CAS} \geq V_{IH(MIN.)}$, I _o = 0 mA \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2 V$, I _o = 0 mA | | | 2.0 | mA |
| | | | | | | 0.25 | |
| | | | | | 2.0 | | |
| | | | | | 1.0 | | |
| \overline{RAS} only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ trc = trc (MIN.), I _o = 0 mA | t _{RAC} = 50 ns | | 100 | mA 1, 2, 3, 4 |
| | | | | t _{RAC} = 60 ns | | 90 | |
| | | | | t _{RAC} = 70 ns | | 80 | |
| | | | | t _{RAC} = 80 ns | | 70 | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}$, \overline{CAS} cycling tpc = tpc (MIN.), I _o = 0 mA | t _{RAC} = 50 ns | | 80 | mA 1, 2, 5 |
| | | | | t _{RAC} = 60 ns | | 70 | |
| | | | | t _{RAC} = 70 ns | | 60 | |
| | | | | t _{RAC} = 80 ns | | 50 | |
| \overline{CAS} before \overline{RAS} refresh current | | I _{CC5} | \overline{RAS} cycling trc = trc (MIN.) I _o = 0 mA | t _{RAC} = 50 ns | | 100 | mA 1, 2 |
| | | | | t _{RAC} = 60 ns | | 90 | |
| | | | | t _{RAC} = 70 ns | | 80 | |
| | | | | t _{RAC} = 80 ns | | 70 | |
| \overline{CAS} before \overline{RAS} long refresh current (4,096 cycles / 128 ms, only for the μ PD42S16400) | | I _{CC6} | \overline{CAS} before \overline{RAS} refresh : trc = 31.3 μ s \overline{RAS} , \overline{CAS} : V _{CC} - 0.2 V \leq V _{IH} \leq V _{IH(MAX.)} 0 V \leq V _{IL} \leq 0.2 V Standby : \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2 V$ Address : V _{IH} or V _{IL} \overline{WE} , \overline{OE} : V _{IH} I _o = 0 mA | t _{RAS} \leq 300 ns | | 450 | μ A 1, 2 |
| | | | | t _{RAS} \leq 1 μ s | | 600 | μ A 1, 2 |
| \overline{CAS} before \overline{RAS} self refresh current (only for the μ PD42S16400) | | I _{CC7} | \overline{RAS} , \overline{CAS} : t _{RASS} = 5 ms V _{CC} - 0.2 V \leq V _{IH} \leq V _{IH(MAX.)} 0 V \leq V _{IL} \leq 0.2 V I _o = 0 mA | | | 250 | μ A 2 |
| Input leakage current | | I _{I(L)} | V _I = 0 to 5.5 V All other pins not under test = 0 V | -10 | +10 | μ A | |
| Output leakage current | | I _{O(L)} | V _O = 0 to 5.5 V Output is disabled (Hi-Z) | -10 | +10 | μ A | |
| High level output voltage | | V _{OH} | I _o = -5.0 mA | 2.4 | | V | |
| Low level output voltage | | V _{OL} | I _o = +4.2 mA | | 0.4 | V | |

[μPD42S17400, 4217400]

| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|-------------|-------------------|--|-------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{rc} = t_{rc}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 120 | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 90 | | |
| Standby current | μPD42S17400 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{IH}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | mA | |
| | | | | | 0.25 | | |
| | μPD4217400 | | | | 2.0 | | |
| | | | | | 1.0 | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH}(\text{MIN.})$ $t_{rc} = t_{rc}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 120 | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 90 | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{RAS} \leq V_{IL}(\text{MAX.}), \overline{CAS}$ cycling $t_{pc} = t_{pc}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 80 | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 70 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 60 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 50 | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{rc} = t_{rc}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 50 \text{ ns}$ | 120 | mA | 1, 2 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 90 | | |
| CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the μPD42S17400) | | I _{CC6} | CAS before RAS refresh : $t_{rc} = 62.5 \mu\text{s}$ $\overline{RAS}, \overline{CAS} :$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby : $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address : V_{IH} or V_{IL} $\overline{WE}, \overline{OE} : V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 300 \text{ ns}$ | 400 | μA | 1, 2 |
| | | | | $t_{RAS} \leq 1 \mu\text{s}$ | 500 | μA | 1, 2 |
| CAS before RAS self refresh current (only for the μPD42S17400) | | I _{CC7} | $\overline{RAS}, \overline{CAS} :$ $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 250 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | | I _{O(L)} | $V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | | V _{OH} | $I_o = -5.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +4.2 \text{ mA}$ | | 0.4 | V | |


- Notes 1.** I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{rc} and t_{pc}).
2. Specified values are obtained with outputs unloaded.

3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL}(\text{MAX.})$ and $\overline{CAS} \geq V_{IH}(\text{MIN.})$.
4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 50 ns | | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Notes | |
|----------------------------------|-----------------------|------------------|--------|--------------|--------|--------------|--------|--------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{rc} | 90 | - | 110 | - | 130 | - | 150 | - | ns | | |
| RAS precharge time | t _{rp} | 30 | - | 40 | - | 50 | - | 60 | - | ns | | |
| CAS precharge time | t _{cpn} | 8 | - | 10 | - | 10 | - | 10 | - | ns | | |
| RAS pulse width | t _{ras} | 50 | 10,000 | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | 1 | |
| CAS pulse width | t _{cas} | 13 | 10,000 | 15 | 10,000 | 18 | 10,000 | 20 | 10,000 | ns | | |
| RAS hold time | t _{rsh} | 13 | - | 15 | - | 18 | - | 20 | - | ns | | |
| CAS hold time | t _{ersh} | 50 | - | 60 | - | 70 | - | 80 | - | ns | | |
| RAS to CAS delay time | t _{rcd} | 18 | 37 | 20 | 45 | 20 | 52 | 25 | 60 | ns | 2 | |
| RAS to column address delay time | t _{rad} | 13 | 25 | 15 | 30 | 15 | 35 | 17 | 40 | ns | 2 | |
| CAS to RAS precharge time | t _{crp} | 5 | - | 5 | - | 5 | - | 5 | - | ns | 3 | |
| Row address setup time | t _{asr} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| Row address hold time | t _{rah} | 8 | - | 10 | - | 10 | - | 12 | - | ns | | |
| Column address setup time | t _{asc} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| Column address hold time | t _{cah} | 13 | - | 15 | - | 15 | - | 15 | - | ns | | |
| OE lead time referenced to RAS | t _{oes} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| CAS to data setup time | t _{clz} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| OE to data setup time | t _{olz} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| OE to data delay time | t _{oed} | 10 | - | 15 | - | 15 | - | 20 | - | ns | | |
| Transition time (rise and fall) | t _t | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns | | |
| Refresh time | μPD42S16400, 42S17400 | t _{ref} | - | 128 | - | 128 | - | 128 | - | 128 | ms | 4 |
| | μPD4216400 | | - | 64 | - | 64 | - | 64 | - | 64 | | |
| | μPD4217400 | | - | 32 | - | 32 | - | 32 | - | 32 | | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS (MAX.)}}$ is 100 μs .
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μ PD42S16400, 42S17400.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 50 \text{ ns}$ | | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 50 | - | 60 | - | 70 | - | 80 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 13 | - | 15 | - | 18 | - | 20 | ns | 1 |
| Access time from column address | t_{AA} | - | 25 | - | 30 | - | 35 | - | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 13 | - | 15 | - | 18 | - | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 25 | - | 30 | - | 35 | - | 40 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 10 | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 10 | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OFF (MAX.)}}$ and $t_{\text{OEZ (MAX.)}}$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Notes |
|--|-----------------|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} pulse width | twp | 8 | – | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 18 | – | 20 | – | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 13 | – | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{ds} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{dh} | 10 | – | 10 | – | 15 | – | 15 | – | ns | 3 |

- Notes 1.** t_{wp} (MIN.) is applied to write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
- 2.** If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
- 3.** t_{ds} (MIN.) and t_{dh} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|--------|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 133 | – | 160 | – | 180 | – | 205 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 70 | – | 85 | – | 95 | – | 110 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 33 | – | 40 | – | 43 | – | 50 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 45 | – | 55 | – | 60 | – | 70 | – | ns | 1 |

- Note 1.** If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 35 | – | 40 | – | 45 | – | 50 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 30 | – | 35 | – | 40 | – | 45 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 8 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 30 | – | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 73 | – | 83 | – | 90 | – | 95 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 50 | – | 58 | – | 65 | – | 70 | – | ns | 1 |


Note 1. If $\text{twcs} \geq \text{twcs (MIN.)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $\text{trwd} \geq \text{trwd (MIN.)}$, $\text{tcwd} \geq \text{tcwd (MIN.)}$, $\text{tawd} \geq \text{tawd (MIN.)}$ and $\text{tcpwd} \geq \text{tcpwd (MIN.)}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|---------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | 100 | – | 100 | – | μ s | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 90 | – | 110 | – | 130 | – | 150 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μ PD42S16400, 42S17400.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Read Modify Write Cycle




Fast Page Mode Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S16400, 42S17400)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of \overline{CAS} Before \overline{RAS} Self Refresh

\overline{CAS} before \overline{RAS} self refresh can be used independently when used in combination with distributed \overline{CAS} before \overline{RAS} long refresh; However, when used in combination with burst \overline{CAS} before \overline{RAS} long refresh or with long \overline{RAS} only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Burst \overline{CAS} Before \overline{RAS} Long Refresh

When \overline{CAS} before \overline{RAS} self refresh and burst \overline{CAS} before \overline{RAS} long refresh are used in combination, please perform \overline{CAS} before \overline{RAS} refresh as follows just before and after setting \overline{CAS} before \overline{RAS} self refresh.

μ PD42S16400: 4,096 times within a 64 ms interval

μ PD42S17400: 2,048 times within a 32 ms interval

(2) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Long \overline{RAS} Only Refresh

When \overline{CAS} before \overline{RAS} self refresh and \overline{RAS} only refresh are used in combination, please perform \overline{RAS} only refresh as follows just before and after setting \overline{CAS} before \overline{RAS} self refresh.

μ PD42S16400: 4,096 times within a 64 ms interval

μ PD42S17400: 2,048 times within a 32 ms interval

(3) If $t_{RASS}(\text{MIN.})$ is not satisfied at the beginning of \overline{CAS} before \overline{RAS} self refresh cycles ($t_{RASS} < 100 \mu\text{s}$), \overline{CAS} before \overline{RAS} refresh cycles will be executed one time.

If $10 \mu\text{s} < t_{RASS} < 100 \mu\text{s}$, \overline{RAS} precharge time for \overline{CAS} before \overline{RAS} self refresh (t_{RPS}) is applied.


And refresh cycles as follows should be met.

μ PD42S16400: 4,096 times within a 128 ms interval

μ PD42S17400: 2,048 times within a 128 ms interval


For details, please refer to **How to use DRAM** User's Manual.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0, A1.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26PIN PLASTIC TSOP(II) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 9.22±0.2 | 0.363±0.008 |
| I | 7.62±0.1 | 0.300±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S26G3-50-7JD1

26 PIN PLASTIC SOJ (300 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 17.3 ^{+0.20} _{-0.25} | 0.681 ^{+0.008} _{-0.010} |
| C | 7.62 | 0.300 |
| D | 8.47±0.2 | 0.333 ^{+0.009} _{-0.008} |
| E | 1.03±0.15 | 0.041 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 6.73±0.2 | 0.265±0.008 |
| Q | 0.10 | 0.004 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

S26LA-300A-1

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S16400, 4216400, 42S17400, 4217400.

For more details, refer to our document “SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL” (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S16400G3, 4216400G3, 42S17400G3, 4217400G3: 26-pin plastic TSOP (II) (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

μPD42S16400LA, 4216400LA, 42S17400LA, 4217400LA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|---|------------|
| Infrared ray reflow | <p>Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | <p>Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | <p>Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).</p> | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, FAST PAGE MODE

Description

The μ PD42S17800, 4217800 are 2,097,152 words by 8 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

These differ in refresh cycle and the μ PD42S17800 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- 2,097,152 words by 8 bits organization
- Single +5.0 V \pm 10 % power supply
- Fast page mode
- Fast access and cycle time

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|---------------------------------|------------------------------------|-----------------------|--------------------------|-------------------------------------|
| μ PD42S17800-60, 4217800-60 | 605 mW | 60 ns | 110 ns | 40 ns |
| μ PD42S17800-70, 4217800-70 | 550 mW | 70 ns | 130 ns | 45 ns |

- The μ PD42S17800 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|------------------|---------------------|---|--|
| μ PD42S17800 | 2,048 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.4 mW (CMOS level input) |
| μ PD4217800 | 2,048 cycles/32 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 5.5 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--------------------------------------|--------------------|--|---|
| μPD42S17800G5-60 μPD42S17800G5-70 | 60 ns 70 ns | 28-pin plastic TSOP (III) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S17800LE-60 μPD42S17800LE-70 | 60 ns 70 ns | 28-pin plastic SOJ (400 mil) | |
| μPD4217800G5-60 μPD4217800G5-70 | 60 ns 70 ns | 28-pin plastic TSOP (III) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4217800LE-60 μPD4217800LE-70 | 60 ns 70 ns | 28-pin plastic SOJ (400 mil) | |

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A10 : Address inputs
- I/O1 to I/O8: Data Inputs/Outputs
- RAS : Row address strobe
- CAS : Column address strobe
- WE : Write enable
- OE : Output enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Notes 1.

| Part number | Row address | Column address |
|----------------------|-------------|----------------|
| μPD42S17800, 4217800 | A0 - A10 | A0 - A9 |

2. μPD42S17800, 4217800...2,048×1,024×8

Input/Output Pin Functions

The μPD42S17800, 4217800 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , Address^{Note} and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|--|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A _x ^{Note} (Address inputs) | Input | Address bus. Input total 21-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Note

| Part number | Address inputs | Upper bits | Lower bits |
|----------------------|----------------|------------|------------|
| μPD42S17800, 4217800 | A0 – A10 | 11 bits | 10 bits |

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{STG} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | C_{IO} | I/O | | | 7 | pF |

[MEMO]

DC Characteristics (Recommended operating conditions unless otherwise noted)

| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes | |
|---|-------------|-------------------|--|-------------------------------|------|------|------------|------|
| Operating current | μPD42S17800 | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | | | mA | 1, 2, 3 | |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | | |
| Standby current | μPD42S17800 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2.0 | mA | | |
| | | | | | 0.25 | | | |
| | μPD4217800 | | | | 2.0 | | | |
| | | | | 1.0 | | | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | | | mA | 1, 2, 3, 4 | |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{PC} = t_{PC(MIN.)}, I_o = 0 \text{ mA}$ | | | mA | 1, 2, 5 | |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 70 | | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 60 | | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | | | mA | 1, 2 | |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 110 | | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | | |
| CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the μPD42S17800) | | I _{CC6} | CAS before \overline{RAS} refresh : $t_{RC} = 62.5 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby : $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address : V_{IH} or V_{IL} $\overline{WE}, \overline{OE} : V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 300 \text{ ns}$ | | 400 | μA | 1, 2 |
| | | | | $t_{RAS} \leq 1 \mu\text{s}$ | | 500 | μA | 1, 2 |
| CAS before RAS self refresh current (only for the μPD42S17800) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | | 250 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | | |
| Output leakage current | | I _{O(L)} | $V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | | |
| High level output voltage | | V _{OH} | $I_o = -5.0 \text{ mA}$ | 2.4 | | V | | |
| Low level output voltage | | V _{OL} | $I_o = +4.2 \text{ mA}$ | | 0.4 | V | | |

Notes 1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).


2. Specified values are obtained with outputs unloaded.

3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{rac} = 60 ns | | t _{rac} = 70 ns | | Unit | Notes | |
|--|------------------|--------------------------|--------|--------------------------|--------|------|-------|--|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{rc} | 110 | – | 130 | – | ns | | |
| $\overline{\text{RAS}}$ precharge time | t _{rp} | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ precharge time | t _{cpn} | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{ras} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{cas} | 15 | 10,000 | 18 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | t _{rsh} | 15 | – | 18 | – | ns | | |
| $\overline{\text{CAS}}$ hold time | t _{csh} | 60 | – | 70 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{rcd} | 20 | 45 | 20 | 52 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{rad} | 15 | 30 | 15 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{crp} | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | t _{asr} | 0 | – | 0 | – | ns | | |
| Row address hold time | t _{rah} | 10 | – | 10 | – | ns | | |
| Column address setup time | t _{asc} | 0 | – | 0 | – | ns | | |
| Column address hold time | t _{cah} | 15 | – | 15 | – | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{oes} | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{clz} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{olz} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{oed} | 13 | – | 15 | – | ns | | |
| Transition time (rise and fall) | t _r | 3 | 50 | 3 | 50 | ns | | |
| Refresh time | μPD42S17800 | t _{ref} | – | 128 | – | 128 | ms | |
| | | | | | | | | |
| | μPD4217800 | | – | 32 | – | 32 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 3.** $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 18 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 13 | 0 | 15 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
- 3.** $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|----------------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | t _Y | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 158 | – | 180 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 83 | – | 95 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 38 | – | 43 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 53 | – | 60 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 40 | – | 45 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 83 | – | 90 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 58 | – | 65 | – | ns | 1 |


Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S17800.

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Late Write Cycle




Fast Page Mode Early Write Cycle




- Remarks**
1. $\overline{\text{OE}}$: Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S17800)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μPD42S17800: 2,048 times within a 32 ms interval

- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.


μPD42S17800: 2,048 times within a 32 ms interval

- (3) If $t_{RASS} (MIN.)$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.
If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.
And refresh cycles as follows should be met.

μPD42S17800: 2,048 times within a 128 ms interval


For details, please refer to **How to use DRAM** User's Manual.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit organization during test mode. Don't care about the input level of the \overline{CAS} input A0.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

28PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.09} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3°+7° -3° | 3°+7° -3° |

S28G5-50-7JD3

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 18.67 ^{+0.2} _{-0.35} | 0.735 ^{+0.008} _{-0.013} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440 ^{+0.008} _{-0.007} |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138 ^{+0.008} _{-0.007} |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370 ^{+0.008} _{-0.007} |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD 42S17800, 4217800.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S17800G5, 4217800G5: 28-pin plastic TSOP (II) (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S17800LE, 4217800LE: 28-pin plastic SOJ (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | _____ |

Note. Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

16 M-BIT DYNAMIC RAM

1 M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

Description

The μPD42S18160, 4218160 are 1,048,576 words by 16 bits CMOS dynamic RAMs. The fast page mode and byte read/write mode capability realize high speed access and low power consumption.

These differ in refresh cycle and the μPD42S18160 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- 1,048,576 words by 16 bits organization
- Fast page mode
- Fast access and cycle time
- Single +5.0 V ± 10 % power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|----------------------------|------------------------------------|-----------------------|--------------------------|-------------------------------------|
| μPD42S18160-60, 4218160-60 | 880 mW | 60 ns | 110 ns | 40 ns |
| μPD42S18160-70, 4218160-70 | 825 mW | 70 ns | 130 ns | 45 ns |

- The μPD42S18160 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh


| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------|---------------------|---|--|
| μPD42S18160 | 1,024 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.4 mW (CMOS level input) |
| μPD4218160 | 1,024 cycles/16 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 5.5 mW (CMOS level input) |

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--------------------------------------|--------------------|---------------------------------------|---|
| μPD42S18160G5-60 μPD42S18160G5-70 | 60 ns 70 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S18160LE-60 μPD42S18160LE-70 | 60 ns 70 ns | 42-pin plastic SOJ (400 mil) | |
| μPD4218160G5-60 μPD4218160G5-70 | 60 ns 70 ns | 50-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4218160LE-60 μPD4218160LE-70 | 60 ns 70 ns | 42-pin plastic SOJ (400 mil) | |

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II)(400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Notes 1.

| Part number | Row address | Column address |
|----------------------|-------------|----------------|
| μPD42S18160, 4218160 | A0 - A9 | A0 - A9 |

2. μPD42S18160, 4218160 ... 1,024 × 1,024 × 16

Input/Output Pin Functions

The μPD42S18160, 4218160 have input pins \overline{RAS} , \overline{CAS} ^{Note 1}, \overline{WE} , \overline{OE} , Address^{Note 2} and input/output pins I/O1 to I/O16.

| Pin name | Input/ Output | Function |
|--|------------------|---|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A9 ^{Note 2} (Address input) | Input | Address bus. Input total 20-bit of address signal, upper bits and lower bits ^{Note 2} in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data input/ output) | Input/ Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Notes 1. \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

2.

| Part number | Address inputs | Upper bits | Lower bits |
|----------------------|----------------|------------|------------|
| μPD42S18160, 4218160 | A0 - A9 | 10 bits | 10 bits |

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{sig} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | pF |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

[MEMO]

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|-------------|-------------------|--|--|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC}(\text{MIN.})$ $I_O = 0 \text{ mA}$ | | | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 160 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 150 | | |
| | | | | | | | |
| Standby current | μPD42S18160 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH}(\text{MIN.}), I_O = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | 2.0 | mA | |
| | μPD4218160 | | | $\overline{RAS}, \overline{CAS} \geq V_{IH}(\text{MIN.}), I_O = 0 \text{ mA}$ | 2.0 | | |
| | | | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | 1.0 | | |
| | | | | | | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH}(\text{MIN.})$ $t_{RC} = t_{RC}(\text{MIN.}), I_O = 0 \text{ mA}$ | | | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 160 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 150 | | |
| | | | | | | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{RAS} \leq V_{IL}(\text{MAX.}), \overline{CAS}$ cycling $t_{PC} = t_{PC}(\text{MIN.}), I_O = 0 \text{ mA}$ | | | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 90 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| | | | | | | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC}(\text{MIN.})$ $I_O = 0 \text{ mA}$ | | | mA | 1, 2 |
| | | | | $t_{RAC} = 60 \text{ ns}$ | 160 | | |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 150 | | |
| | | | | | | | |
| CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μPD42S18160) | | I _{CC6} | CAS before RAS refresh: $t_{RC} = 125.0 \text{ } \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_O = 0 \text{ mA}$ | $t_{RAS} \leq 300 \text{ ns}$ | 350 | μA | 1, 2 |
| | | | | $t_{RAS} \leq 1 \text{ } \mu\text{s}$ | 400 | μA | 1, 2 |
| Self refresh current (CAS before RAS self refresh, only for the μPD42S18160) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RAS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_O = 0 \text{ mA}$ | | 250 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | | I _{O(L)} | $V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | | V _{OH} | $I_O = -2.5 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_O = +2.1 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL}(\text{MAX.})$ and $\overline{CAS} \geq V_{IH}(\text{MIN.})$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | Unit | Notes | |
|---|-------------|--------------|--------|--------------|--------|------|-------|--|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | trc | 110 | - | 130 | - | ns | | |
| RAS precharge time | trp | 40 | - | 50 | - | ns | | |
| CAS precharge time | tcpn | 10 | - | 10 | - | ns | | |
| RAS pulse width | trās | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| CAS pulse width | tcās | 15 | 10,000 | 20 | 10,000 | ns | | |
| RAS hold time | trsh | 15 | - | 18 | - | ns | | |
| CAS hold time | tchsh | 60 | - | 70 | - | ns | | |
| RAS to CAS delay time | trcd | 20 | 45 | 20 | 50 | ns | 2 | |
| RAS to column address delay time | trād | 15 | 30 | 15 | 35 | ns | 2 | |
| CAS to RAS precharge time | tcrp | 5 | - | 5 | - | ns | 3 | |
| Row address setup time | tasr | 0 | - | 0 | - | ns | | |
| Row address hold time | trah | 10 | - | 10 | - | ns | | |
| Column address setup time | tasc | 0 | - | 0 | - | ns | | |
| Column address hold time | tcah | 15 | - | 15 | - | ns | | |
| OE lead time referenced to RAS | toes | 0 | - | 0 | - | ns | | |
| CAS to data setup time | tclz | 0 | - | 0 | - | ns | | |
| OE to data setup time | tolz | 0 | - | 0 | - | ns | | |
| OE to data delay time | toed | 13 | - | 15 | - | ns | | |
| Masked byte write hold time referenced to RAS | tmrh | 0 | - | 0 | - | ns | | |
| Transition time (rise and fall) | tr | 3 | 50 | 3 | 50 | ns | | |
| Refresh time | μPD42S18160 | tref | - | 128 | - | 128 | ms | |
| | | | | | | | | |
| | μPD4218160 | | - | 16 | - | 16 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 3.** $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 60 | - | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 15 | - | 20 | ns | 1 |
| Access time from column address | t_{AA} | - | 30 | - | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 15 | - | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | - | 35 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 13 | 0 | 15 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
- 3.** $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP(MIN.)} is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH(MIN.)} should be met.
 2. If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS(MIN.)} and t_{DH(MIN.)} are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 158 | – | 180 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 83 | – | 95 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 38 | – | 40 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 53 | – | 60 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD(MIN.)}, t_{CWD} ≥ t_{CWD(MIN.)}, t_{AWD} ≥ t_{AWD(MIN.)} and t_{CPWD} ≥ t_{CPWD(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | Unit | Note |
|--|-------------------|--------------|---------|--------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 40 | – | 45 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 83 | – | 90 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 58 | – | 65 | – | ns | 1 |


Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | Unit | Note |
|---|-------------------|--------------|------|--------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD 42S18160.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Fast Page Mode Early Write Cycle



Remarks 1. $\overline{\text{OE}}$: Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S18160)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S18160: 1,024 times within a 16 ms interval

- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.


μ PD42S18160: 1,024 times within a 16 ms interval

- (3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.
If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.
And refresh cycles as follows should be met.

μ PD42S18160: 1,024 times within a 128 ms interval


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.0 MAX. | 0.040 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3°+7° -3° | 3°+7° -3° |

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)



P42LE-400A

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 27.56 ^{+0.2} _{-0.35} | 1.085 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met when soldering μPD42S18160, 4218160.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S18160G5, 4218160G5: 50-pin plastic TSOP (II) (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | — |

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S18160LE, 4218160LE: 42-pin plastic SOJ (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|---|------------|
| Infrared ray reflow | <p>Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | <p>Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | <p>Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).</p> | — |

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

**Fast Page Mode
16M Dynamic RAM
[3.3V \pm 0.3V]**



MOS INTEGRATED CIRCUIT
μPD42S16400L, 4216400L, 42S17400L, 4217400L

**3.3 V OPERATION 16 M-BIT DYNAMIC RAM
 4 M-WORD BY 4-BIT, FAST PAGE MODE**

Description

The μPD42S16400L, 4216400L, 42S17400L, 4217400L are 4,194,304 words by 4 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

These differ in refresh cycles and the μPD42S16400L, 42S17400L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 26-pin plastic TSOP(II) and 26-pin plastic SOJ.

Features

- 4,194,304 words by 4 bits organization
- Fast page mode
- Fast access and cycle time
- Single +3.3 V ± 0.3 V power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIM.) |
|--------------------------------|---------------------------------|--------------------|-----------------------|----------------------------------|
| μPD42S16400L-A60, 4216400L-A60 | 288 mW | 60 ns | 110 ns | 40 ns |
| μPD42S17400L-A60, 4217400L-A60 | 360 mW | | | |
| μPD42S16400L-A70, 4216400L-A70 | 252 mW | 70 ns | 130 ns | 45 ns |
| μPD42S17400L-A70, 4217400L-A70 | 324 mW | | | |
| μPD42S16400L-A80, 4216400L-A80 | 216 mW | 80 ns | 150 ns | 50 ns |
| μPD42S17400L-A80, 4217400L-A80 | 288 mW | | | |

- The μPD42S16400L, μPD42S17400L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|--------------|---------------------|---|-------------------------------------|
| μPD42S16400L | 4,096 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.54 mW (CMOS level input) |
| μPD42S17400L | 2,048 cycles/128 ms | | |
| μPD4216400L | 4,096 cycles/64 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.8 mW (CMOS level input) |
| μPD4217400L | 2,048 cycles/32 ms | | |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh | | |
|--------------------|--------------------|---------------------------------------|---|---------------------------------------|--|
| μPD42S16400LG3-A60 | 60 ns | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh | | |
| μPD42S17400LG3-A60 | | | | | |
| μPD42S16400LG3-A70 | 70 ns | | | | |
| μPD42S17400LG3-A70 | | | | | |
| μPD42S16400LG3-A80 | 80 ns | | | | |
| μPD42S17400LG3-A80 | | | | | |
| μPD42S16400LLA-A60 | 60 ns | 26-pin plastic SOJ (300 mil) | | | |
| μPD42S17400LLA-A60 | 70 ns | | | | |
| μPD42S16400LLA-A70 | | | | | |
| μPD42S17400LLA-A70 | | | | | |
| μPD42S16400LLA-A80 | 80 ns | | | | |
| μPD42S17400LLA-A80 | | | | | |
| μPD4216400LG3-A60 | 60 ns | | | 26-pin plastic TSOP (II) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4217400LG3-A60 | 70 ns | | | | |
| μPD4216400LG3-A70 | | | | | |
| μPD4217400LG3-A70 | 80 ns | | | | |
| μPD4216400LG3-A80 | | | | | |
| μPD4217400LG3-A80 | 60 ns | 26-pin plastic SOJ (300 mil) | | | |
| μPD4216400LLA-A60 | | | | | |
| μPD4217400LLA-A60 | | | | | |
| μPD4216400LLA-A70 | | | | 70 ns | |
| μPD4217400LLA-A70 | | | | | |
| μPD4216400LLA-A80 | 80 ns | | | | |
| μPD4217400LLA-A80 | | | | | |

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



Note A11 ... μ PD42S16400L, 4216400L
 NC ... μ PD42S17400L, 4217400L

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Notes 1.

| Part number | Row address | Column address |
|-----------------------------|-------------|----------------|
| μ PD42S16400L, 4216400L | A0 - A11 | A0 - A9 |
| μ PD42S17400L, 4217400L | A0 - A10 | A0 - A10 |

2. μ PD42S16400L, 4216400L ... $4,096 \times 1,024 \times 4$ μ PD42S17400L, 4217400L ... $2,048 \times 2,048 \times 4$

Input/Output Pin Functions

The μ PD42S16400L, 4216400L, 42S17400L, 4217400L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|--|--------------|---|
| $\overline{\text{RAS}}$ (Row address strobe) | Input | $\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before $\overline{\text{RAS}}$ refresh |
| $\overline{\text{CAS}}$ (Column address strobe) | Input | $\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A _x ^{Note} (Address inputs) | Input | Address bus. Input total 22-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of RAS and CAS. |
| $\overline{\text{WE}}$ (Write enable) | Input | Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$. |
| $\overline{\text{OE}}$ (Output enable) | Input | Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Note

| Part number | Address inputs | Upper bits | Lower bits |
|-----------------------------|----------------|------------|------------|
| μ PD42S16400L, 4216400L | A0 - A11 | 12 bits | 10 bits |
| μ PD42S17400L, 4217400L | A0 - A10 | 11 bits | 11 bits |

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μ PD42S16400L, 4216400L]

| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|---|--|-------------------|--|-----------------------------------|------|---------|------------|
| Operating current | | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling | t _{RAC} = 60 ns | 80 | mA | 1, 2, 3 |
| | | | t _{RC} = t _{RC} (MIN.) | t _{RAC} = 70 ns | 70 | | |
| | | | I _O = 0 mA | t _{RAC} = 80 ns | 60 | | |
| Standby current | μ PD42S16400L | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.}), I_O = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | 0.15 | | |
| | μ PD4216400L | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.}), I_O = 0 \text{ mA}$ | | 2.0 | | |
| | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | | 0.5 | | | |
| RAS only refresh current | | I _{CC3} | $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ | t _{RAC} = 60 ns | 80 | mA | 1, 2, 3, 4 |
| | | | t _{RC} = t _{RC} (MIN.), I _O = 0 mA | t _{RAC} = 70 ns | 70 | | |
| | | | | t _{RAC} = 80 ns | 60 | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{\text{RAS}} \leq V_{IL}(\text{MAX.}), \overline{\text{CAS}}$ cycling | t _{RAC} = 60 ns | 70 | mA | 1, 2, 5 |
| | | | t _{PC} = t _{PC} (MIN.), I _O = 0 mA | t _{RAC} = 70 ns | 60 | | |
| | | | | t _{RAC} = 80 ns | 50 | | |
| CAS before RAS refresh current | | I _{CC5} | $\overline{\text{RAS}}$ cycling | t _{RAC} = 60 ns | 80 | mA | 1, 2 |
| | | | t _{RC} = t _{RC} (MIN.) | t _{RAC} = 70 ns | 70 | | |
| | | | I _O = 0 mA | t _{RAC} = 80 ns | 60 | | |
| CAS before RAS long refresh current (4,096 cycles / 128 ms, only for the μ PD42S16400L) | | I _{CC6} | CAS before RAS refresh : t _{RC} = 31.3 μ s RAS, CAS : V _{CC} - 0.2 V \leq V _{IH} \leq V _{IH} (MAX.) 0 V \leq V _{IL} \leq 0.2 V Standby : $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ Address : V _{IH} or V _{IL} WE, OE: V _{IH} I _O = 0 mA | t _{RAS} \leq 1 μ s | 220 | μ A | 1, 2 |
| CAS before RAS self refresh current (only for the μ PD42S16400L) | | I _{CC7} | $\overline{\text{RAS}}, \overline{\text{CAS}}$: t _{RAS} = 5 ms V _{CC} - 0.2 V \leq V _{IH} \leq V _{IH} (MAX.) 0 V \leq V _{IL} \leq 0.2 V I _O = 0 mA | | 150 | μ A | 2 |
| Input leakage current | | I _{I(L)} | V _I = 0 to 3.6 V All other pins not under test = 0 V | -5 | +5 | μ A | |
| Output leakage current | | I _{O(L)} | V _O = 0 to 3.6 V Output is disabled (Hi-Z) | -5 | +5 | μ A | |
| High level output voltage | | V _{OH} | I _O = -2.0 mA | 2.4 | | V | |
| Low level output voltage | | V _{OL} | I _O = +2.0 mA | | 0.4 | V | |

[μPD42S17400L, 4217400L]


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|--|-------------------|---|--------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling | t _{RAC} = 60 ns | 100 | mA | 1, 2, 3 |
| | | | t _{RC} = t _{RC} (MIN.) | t _{RAC} = 70 ns | 90 | | |
| | | | I _O = 0 mA | t _{RAC} = 80 ns | 80 | | |
| Standby current | μPD42S17400L | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.}), I_O = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | 0.15 | | |
| | μPD4217400L | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.}), I_O = 0 \text{ mA}$ | | 2.0 | | |
| | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | | 0.5 | | | |
| $\overline{\text{RAS}}$ only refresh current | | I _{CC3} | $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ | t _{RAC} = 60 ns | 100 | mA | 1, 2, 3, 4 |
| | | | t _{RC} = t _{RC} (MIN.), I _O = 0 mA | t _{RAC} = 70 ns | 90 | | |
| | | | | t _{RAC} = 80 ns | 80 | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{\text{RAS}} \leq V_{IL}(\text{MAX.}), \overline{\text{CAS}}$ cycling | t _{RAC} = 60 ns | 70 | mA | 1, 2, 5 |
| | | | t _{PC} = t _{PC} (MIN.), I _O = 0 mA | t _{RAC} = 70 ns | 60 | | |
| | | | | t _{RAC} = 80 ns | 50 | | |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current | | I _{CC5} | $\overline{\text{RAS}}$ cycling | t _{RAC} = 60 ns | 100 | mA | 1, 2 |
| | | | t _{RC} = t _{RC} (MIN.) | t _{RAC} = 70 ns | 90 | | |
| | | | I _O = 0 mA | t _{RAC} = 80 ns | 80 | | |
| CAS before $\overline{\text{RAS}}$ long refresh current (2,048 cycles / 128 ms, only for the μPD42S17400L) | | I _{CC6} | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh : t _{RC} = 62.5 μs $\overline{\text{RAS}}, \overline{\text{CAS}}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby : $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ Address : V _{IH} or V _{IL} WE, OE: V _{IH} I _O = 0 mA | t _{RAS} ≤ 1 μs | 200 | μA | 1, 2 |
| CAS before $\overline{\text{RAS}}$ self refresh current (only for the μPD42S17400L) | | I _{CC7} | $\overline{\text{RAS}}, \overline{\text{CAS}}$: t _{RASS} = 5 ms $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ I _O = 0 mA | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | V _I = 0 to 3.6 V All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | | I _{O(L)} | V _O = 0 to 3.6 V Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | | V _{OH} | I _O = -2.0 mA | 2.4 | | V | |
| Low level output voltage | | V _{OL} | I _O = +2.0 mA | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{IL}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Notes | |
|--|------------------------------|------------------|--------|--------------|--------|--------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | trc | 110 | - | 130 | - | 150 | - | ns | | |
| $\overline{\text{RAS}}$ precharge time | trp | 40 | - | 50 | - | 60 | - | ns | | |
| $\overline{\text{CAS}}$ precharge time | tcpn | 10 | - | 10 | - | 10 | - | ns | | |
| $\overline{\text{RAS}}$ pulse width | tr _{AS} | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | tc _{AS} | 15 | 10,000 | 18 | 10,000 | 20 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | tr _{SH} | 15 | - | 18 | - | 20 | - | ns | | |
| $\overline{\text{CAS}}$ hold time | tc _{SH} | 60 | - | 70 | - | 80 | - | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | tr _{CD} | 20 | 45 | 20 | 52 | 25 | 60 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | tr _{AD} | 15 | 30 | 15 | 35 | 17 | 40 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tc _{RP} | 5 | - | 5 | - | 5 | - | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | - | 0 | - | 0 | - | ns | | |
| Row address hold time | tr _{AH} | 10 | - | 10 | - | 12 | - | ns | | |
| Column address setup time | t _{ASC} | 0 | - | 0 | - | 0 | - | ns | | |
| Column address hold time | tc _{AH} | 15 | - | 15 | - | 15 | - | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | to _{ES} | 0 | - | 0 | - | 0 | - | ns | | |
| $\overline{\text{CAS}}$ to data setup time | tc _{LZ} | 0 | - | 0 | - | 0 | - | ns | | |
| $\overline{\text{OE}}$ to data setup time | to _{LZ} | 0 | - | 0 | - | 0 | - | ns | | |
| $\overline{\text{OE}}$ to data delay time | to _{ED} | 15 | - | 15 | - | 20 | - | ns | | |
| Transition time (rise and fall) | tr | 3 | 50 | 3 | 50 | 3 | 50 | ns | | |
| Refresh time | μ PD42S16400L, 42S17400L | tr _{EF} | - | 128 | - | 128 | - | 128 | ms | 4 |
| | μ PD4216400L | | - | 64 | - | 64 | - | 64 | ms | |
| | μ PD4217400L | | - | 32 | - | 32 | - | 32 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is $100 \mu\text{s}$.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S16400L, 42S17400L.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 60 | - | 70 | - | 80 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 15 | - | 18 | - | 20 | ns | 1 |
| Access time from column address | t_{AA} | - | 30 | - | 35 | - | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 15 | - | 18 | - | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | - | 35 | - | 40 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OFF (MAX.)}}$ and $t_{\text{OEZ (MAX.)}}$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Notes |
|--|-----------------|---------------------------|------|---------------------------|------|---------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} pulse width | twp | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 20 | – | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 15 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | Unit | Note |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 160 | – | 180 | – | 205 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 85 | – | 95 | – | 110 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 40 | – | 43 | – | 50 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 55 | – | 60 | – | 70 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD} (MIN.), t_{TCWD} ≥ t_{TCWD} (MIN.), t_{TAWD} ≥ t_{TAWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Note |
|--|-------------------|--------------|---------|--------------|---------|--------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 40 | – | 45 | – | 50 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | – | 45 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 83 | – | 90 | – | 95 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 58 | – | 65 | – | 70 | – | ns | 1 |


Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWd}} \geq t_{\text{AWd}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Note |
|---|-------------------|--------------|------|--------------|------|--------------|------|---------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | 100 | – | μ s | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | 150 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μ PD42S16400L, 42S17400L.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Read Modify Write Cycle




Fast Page Mode Late Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S16400L, 42S17400L)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S16400L : 4,096 times within a 64 ms interval

μ PD42S17400L : 2,048 times within a 32 ms interval

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S16400L : 4,096 times within a 64 ms interval

μ PD42S17400L : 2,048 times within a 32 ms interval

(3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.


And refresh cycles as follows should be met.

μ PD42S16400L : 4,096 times within a 128 ms interval

μ PD42S17400L : 2,048 times within a 128 ms interval


For details, please refer to **How to use DRAM User's Manual**.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care. I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0, A1.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26PIN PLASTIC TSOP(II) (300 mil)




NOTE
 Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 9.22±0.2 | 0.363±0.008 |
| I | 7.62±0.1 | 0.300±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S26G3-50-7JD1

26 PIN PLASTIC SOJ (300 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 17.3 ^{+0.20} _{-0.25} | 0.681 ^{+0.008} _{-0.010} |
| C | 7.62 | 0.300 |
| D | 8.47±0.2 | 0.333 ^{+0.009} _{-0.008} |
| E | 1.03±0.15 | 0.041 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 6.73±0.2 | 0.265±0.008 |
| Q | 0.10 | 0.004 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

S26LA-300A-1

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S16400L, 4216400L, 42S17400L, 4217400L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S16400LG3, 4216400LG3, 42S17400LG3, 4217400LG3: 26-pin plastic TSOP (II) (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S16400LLA, 4216400LLA, 42S17400LLA, 4217400LLA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

[MEMO]

**3.3 V OPERATION 16 M-BIT DYNAMIC RAM
 2 M-WORD BY 8-BIT, FAST PAGE MODE**

Description

The μ PD42S17800L, 4217800L are 2,097,152 words by 8 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

These differ in refresh cycle and the μ PD42S17800L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- 2,097,152 words by 8 bits organization
- Fast page mode
- Fast access and cycle time
- Single +3.3 V \pm 0.3 V power supply

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|-------------------------------------|------------------------------------|-----------------------|--------------------------|-------------------------------------|
| μ PD42S17800L-A60, 4217800L-A60 | 360 mW | 60 ns | 110 ns | 40 ns |
| μ PD42S17800L-A70, 4217800L-A70 | 324 mW | 70 ns | 130 ns | 45 ns |

- The μ PD42S17800L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------------|---------------------|---|--|
| μ PD42S17800L | 2,048 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.54 mW (CMOS level input) |
| μ PD4217800L | 2,048 cycles/32 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.8 mW (CMOS level input) |


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--|--------------------|--|---|
| μPD42S17800LG5-A60 μPD42S17800LG5-A70 | 60 ns 70 ns | 28-pin plastic TSOP (III) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S17800LLE-A60 μPD42S17800LLE-A70 | 60 ns 70 ns | 28-pin plastic SOJ (400 mil) | |
| μPD4217800LG5-A60 μPD4217800LG5-A70 | 60 ns 70 ns | 28-pin plastic TSOP (III) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD4217800LLE-A60 μPD4217800LLE-A70 | 60 ns 70 ns | 28-pin plastic SOJ (400 mil) | |

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A10 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- \overline{RAS} : Row Address Strobe
- \overline{CAS} : Column Address Strobe
- \overline{WE} : Write Enable
- \overline{OE} : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Note 1.

| Part number | Row address | Column address |
|------------------------|-------------|----------------|
| μPD42S17800L, 4217800L | A0 - A10 | A0 - A9 |

2. μPD42S17800L, 4217800L ... 2,048 × 1,024 × 8

Input/Output Pin Functions

The μPD42S17800L, 4217800L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|--|--------------|--|
| $\overline{\text{RAS}}$ (Row address strobe) | Input | $\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| $\overline{\text{CAS}}$ (Column address strobe) | Input | $\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A10 (Address inputs) | Input | Address bus. Input total 21-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. |
| $\overline{\text{WE}}$ (Write enable) | Input | Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$. |
| $\overline{\text{OE}}$ (Output enable) | Input | Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Note

| Part number | Address inputs | Upper bits | Lower bits |
|------------------------|----------------|------------|------------|
| μPD42S17800L, 4217800L | A0 - A10 | 11 bits | 10 bits |

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{sig} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

[MEMO]

DC Characteristics (Recommended operating conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|--------------|-------------------|---|------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 100 | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 90 | | |
| | | | | | | | |
| Standby current | μPD42S17800L | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 0.5 | mA | |
| | | | | | 0.15 | | |
| | μPD4217800L | | | | 2.0 | | |
| | | | | | 0.5 | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 100 | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 90 | | |
| | | | | | | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{PC} = t_{PC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 70 | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 60 | | |
| | | | | | | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 100 | mA | 1, 2 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 90 | | |
| | | | | | | | |
| CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the μPD42S17800L) | | I _{CC6} | \overline{CAS} before \overline{RAS} refresh : $t_{RC} = 62.5 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby : $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address : V_{IH} or V_{IL} $\overline{WE}, \overline{OE}$: V_{IH} $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 1 \mu\text{s}$ | 200 | μA | 1, 2 |
| CAS before RAS self refresh current (only for the μPD42S17800L) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | | I _{O(L)} | $V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | | V _{OH} | $I_o = -2.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +2.0 \text{ mA}$ | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | Unit | Notes |
|--|-------------------|------------------|--------|--------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 110 | — | 130 | — | ns | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 40 | — | 50 | — | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 10 | — | 10 | — | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 15 | 10,000 | 18 | 10,000 | ns | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 15 | — | 18 | — | ns | |
| $\overline{\text{CAS}}$ hold time | t _{CSH} | 60 | — | 70 | — | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCD} | 20 | 45 | 20 | 52 | ns | 2 |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 15 | 30 | 15 | 35 | ns | 2 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | — | 5 | — | ns | 3 |
| Row address setup time | t _{ASR} | 0 | — | 0 | — | ns | |
| Row address hold time | t _{RAH} | 10 | — | 10 | — | ns | |
| Column address setup time | t _{ASC} | 0 | — | 0 | — | ns | |
| Column address hold time | t _{CAH} | 15 | — | 15 | — | ns | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | — | 0 | — | ns | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 13 | — | 15 | — | ns | |
| Transition time (rise and fall) | t _T | 3 | 50 | 3 | 50 | ns | |
| Refresh time | μ PD42S17800L | t _{REF} | — | 128 | — | 128 | ms |
| | μ PD4217800L | t _{REF} | — | 32 | — | 32 | ms |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 60 | - | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 15 | - | 18 | ns | 1 |
| Access time from column address | t_{AA} | - | 30 | - | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 15 | - | 18 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | - | 35 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 13 | 0 | 15 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OFF (MAX.)}}$ and $t_{\text{OEZ (MAX.)}}$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP (MIN.)} is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH (MIN.)} should be met.
 2. If t_{WCS} ≥ t_{WCS (MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS (MIN.)} and t_{DH (MIN.)} are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 158 | – | 180 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 83 | – | 95 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 38 | – | 43 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 53 | – | 60 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS (MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD (MIN.)}, t_{CWD} ≥ t_{CWD (MIN.)}, t_{AWD} ≥ t_{AWD (MIN.)} and t_{CPWD} ≥ t_{CPWD (MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 40 | – | 45 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 83 | – | 90 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 58 | – | 65 | – | ns | 1 |


Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWd}} \geq t_{\text{AWd}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S17800L.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Late Write Cycle




Fast Page Mode Early Write Cycle



- Remarks**
1. $\overline{\text{OE}}$: Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S17800L)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of \overline{CAS} Before \overline{RAS} Self Refresh

\overline{CAS} before \overline{RAS} self refresh can be used independently when used in combination with distributed \overline{CAS} before \overline{RAS} long refresh; However, when used in combination with burst \overline{CAS} before \overline{RAS} long refresh or with long \overline{RAS} only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Burst \overline{CAS} Before \overline{RAS} Long Refresh

When \overline{CAS} before \overline{RAS} self refresh and burst \overline{CAS} before \overline{RAS} long refresh are used in combination, please perform \overline{CAS} before \overline{RAS} refresh as follows just before and after setting \overline{CAS} before \overline{RAS} self refresh.

μ PD42S17800L : 2,048 times within a 32 ms interval

(2) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Long \overline{RAS} Only Refresh

When \overline{CAS} before \overline{RAS} self refresh and \overline{RAS} only refresh are used in combination, please perform \overline{RAS} only refresh as follows just before and after setting \overline{CAS} before \overline{RAS} self refresh.

μ PD42S17800L : 2,048 times within a 32 ms interval


(3) If $t_{TRSS(MIN)}$ is not satisfied at the beginning of \overline{CAS} before \overline{RAS} self refresh cycles ($t_{RAS} < 100 \mu s$), \overline{CAS} before \overline{RAS} refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, \overline{RAS} precharge time for \overline{CAS} before \overline{RAS} self refresh (t_{RPS}) is applied. And refresh cycles as follows should be met.

μ PD42S17800L : 2,048 times within a 128 ms interval


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit organization during test mode. Don't care about the input level of the \overline{CAS} input A0.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

28PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S28G5-50-7JD3

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 18.67 ^{+0.2} _{-0.35} | 0.735 ^{+0.008} _{-0.013} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440 ^{+0.008} _{-0.007} |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138 ^{+0.008} _{-0.007} |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370 ^{+0.008} _{-0.007} |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S17800L, 4217800L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S17800LG5, 4217800LG5: 28-pin plastic TSOP (II) (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S17800LLE, 4217800LLE: 28-pin plastic SOJ (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

[MEMO]

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

Description

The μ PD42S18160L, 4218160L are 1,048,576 words by 16 bits CMOS dynamic RAMs. The fast page mode and byte read/write mode capability realize high speed access and low power consumption.

These differ in refresh cycle and the μ PD42S18160L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- 1,048,576 words by 16 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast page mode
- Fast access and cycle time

| Part number | Power consumption | Access time | R/W cycle time | Fast page mode |
|-------------------------------------|-------------------|-------------|----------------|-------------------|
| | Active (MAX.) | (MAX.) | (MIN.) | cycle time (MIN.) |
| μ PD42S18160L-A60, 4218160L-A60 | 540 mW | 60 ns | 110 ns | 40 ns |
| μ PD42S18160L-A70, 4218160L-A70 | 504 mW | 70 ns | 130 ns | 45 ns |

- The μ PD42S18160L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh


| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-------------------|---------------------|---|-------------------------------------|
| μ PD42S18160L | 1,024 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.54 mW (CMOS level input) |
| μ PD4218160L | 1,024 cycles/16 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 1.8 mW (CMOS level input) |

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|--|--------------------|--|---|
| μPD42S18160LG5-A60 μPD42S18160LG5-A70 | 60 ns 70 ns | 50-pin plastic TSOP (III) (400 mil) | CAS before RAS self refresh CAS before RAS refresh RAS only refresh Hidden refresh |
| μPD42S18160LLE-A60 μPD42S18160LLE-A70 | 60 ns 70 ns | 42-pin plastic SOJ (400 mil) | |
| μPD4218160LG5-A60 μPD4218160LG5-A70 | 60 ns 70 ns | 50-pin plastic TSOP (III) (400 mil) | CAS before RAS refresh RAS only refresh Hidden refresh |
| μPD4218160LLE-A60 μPD4218160LLE-A70 | 60 ns 70 ns | 42-pin plastic SOJ (400 mil) | |

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Notes 1.

| Part number | Row address | Column address |
|------------------------|-------------|----------------|
| μPD42S18160L, 4218160L | A0 - A9 | A0 - A9 |

2. μPD42S18160L, 4218160L ... 1,024 × 1,024 × 16

Input/Output Pin Functions

The μPD42S18160L, 4218160L have input pins \overline{RAS} , \overline{CAS} ^{Note 1}, \overline{WE} , \overline{OE} , Address^{Note 2} and input/output pins I/O1 to I/O16.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A9 (Address input) | Input | Address bus. Input total 20-bit of address signal, upper bits and lower bits ^{Note 2} in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data input/output) | Input/Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Notes 1. \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

2.

| Part number | Address inputs | Upper bits | Lower bits |
|------------------------|----------------|------------|------------|
| μPD42S18160L, 4218160L | A0 - A9 | 10 bits | 10 bits |

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 20 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | pF |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

[MEMO]

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|--------------|--|--|---------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling | t _{TRAC} = 60 ns | 150 | mA | 1, 2, 3 |
| | | | t _{TRC} = t _{TRC(MIN.)} , I _O = 0 mA | t _{TRAC} = 70 ns | 140 | | |
| Standby current | μPD42S18160L | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH(MIN.)}$, I _O = 0 mA | | 0.5 | mA | |
| | | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$, I _O = 0 mA | | 0.15 | | |
| | μPD4218160L | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH(MIN.)}$, I _O = 0 mA | | 2.0 | | | |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$, I _O = 0 mA | | 0.5 | | | |
| RAS only refresh current | | I _{CC3} | $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{IH(MIN.)}$ | t _{TRAC} = 60 ns | 150 | mA | 1, 2, 3, 4 |
| | | | t _{TRC} = t _{TRC(MIN.)} , I _O = 0 mA | t _{TRAC} = 70 ns | 140 | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{\text{RAS}} \leq V_{IL(MAX.)}$, $\overline{\text{CAS}}$ cycling | t _{TRAC} = 60 ns | 90 | mA | 1, 2, 5 |
| | | | t _{TPC} = t _{TPC(MIN.)} , I _O = 0 mA | t _{TRAC} = 70 ns | 80 | | |
| CAS before RAS refresh current | | I _{CC5} | $\overline{\text{RAS}}$ cycling | t _{TRAC} = 60 ns | 150 | mA | 1, 2 |
| | | | t _{TRC} = t _{TRC(MIN.)} , I _O = 0 mA | t _{TRAC} = 70 ns | 140 | | |
| CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μPD42S18160L) | | I _{CC6} | CAS before RAS refresh: t _{TRC} = 125.0 μs | t _{TRAS} ≤ 1 μs | 180 | μA | 1, 2 |
| | | | $\overline{\text{RAS}}, \overline{\text{CAS}}$: V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH(MAX.)} 0 V ≤ V _{IL} ≤ 0.2 V | | | | |
| | | | Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ Address: V _{IH} or V _{IL} $\overline{\text{WE}}, \overline{\text{OE}}: V_{IH}$ I _O = 0 mA | | | | |
| Self refresh current (CAS before RAS self refresh, only for the μPD42S18160L) | | I _{CC7} | $\overline{\text{RAS}}, \overline{\text{CAS}}$: t _{TRAS} = 5 ms V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH(MAX.)} 0 V ≤ V _{IL} ≤ 0.2 V I _O = 0 mA | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | V _I = 0 to 3.6 V All other pins not under test = 0 V | -5 | +5 | μA | |
| Output leakage current | | I _{O(L)} | V _O = 0 to 3.6 V Output is disabled (Hi-Z) | -5 | +5 | μA | |
| High level output voltage | | V _{OH} | I _O = -2.0 mA | 2.4 | | V | |
| Low level output voltage | | V _{OL} | I _O = +2.0 mA | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{TRC} and t_{TPC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{IL(MAX.)}$ and $\overline{\text{CAS}} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes | |
|--|-------------------|--------------------------|--------|--------------------------|--------|------|-------|--|
| | | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 110 | – | 130 | – | ns | | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 40 | – | 50 | – | ns | | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 10 | – | 10 | – | ns | | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 15 | 10,000 | 20 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 15 | – | 18 | – | ns | | |
| $\overline{\text{CAS}}$ hold time | t _{CASH} | 60 | – | 70 | – | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCD} | 20 | 45 | 20 | 50 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 15 | 30 | 15 | 35 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 5 | – | 5 | – | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | – | 0 | – | ns | | |
| Row address hold time | t _{RAH} | 10 | – | 10 | – | ns | | |
| Column address setup time | t _{ASC} | 0 | – | 0 | – | ns | | |
| Column address hold time | t _{CAH} | 15 | – | 15 | – | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | – | 0 | – | ns | | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | – | 0 | – | ns | | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 13 | – | 15 | – | ns | | |
| Masked byte write hold time referenced to $\overline{\text{RAS}}$ | t _{MRH} | 0 | – | 0 | – | ns | | |
| Transition time (rise and fall) | t _r | 3 | 50 | 3 | 50 | ns | | |
| Refresh time | μ PD42S18160L | t _{REF} | – | 128 | – | 128 | ms | |
| | | | | | | | | |
| | μ PD4218160L | | – | 16 | – | 16 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 3.** $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 20 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 13 | 0 | 15 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
- 3.** $t_{\text{OFF (MAX.)}}$ and $t_{\text{OEZ (MAX.)}}$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 10 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH}(MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 158 | – | 180 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 83 | – | 95 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 38 | – | 40 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 53 | – | 60 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD}(MIN.), t_{CWD} ≥ t_{CWD}(MIN.), t_{AWD} ≥ t_{AWD}(MIN.) and t_{CPWD} ≥ t_{CPWD}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 40 | – | 45 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 83 | – | 90 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 58 | – | 65 | – | ns | 1 |


Note 1. If $t_{WCS} \geq t_{WCS}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN.})$, $t_{CWD} \geq t_{CWD}(\text{MIN.})$, $t_{AWD} \geq t_{AWD}(\text{MIN.})$ and $t_{CPWD} \geq t_{CPWD}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|-------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S18160L.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Upper Byte Early Write Cycle




Remark $\overline{\text{OE}}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle



Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.


Fast Page Mode Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Fast Page Mode Byte Early Write Cycle




- Remarks**
1. $\overline{\text{OE}}$: Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
 3. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Fast Page Mode Byte Late Write Cycle



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S18160L)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Cautions on Use of \overline{CAS} Before \overline{RAS} Self Refresh

\overline{CAS} before \overline{RAS} self refresh can be used independently when used in combination with distributed \overline{CAS} before \overline{RAS} long refresh; However, when used in combination with burst \overline{CAS} before \overline{RAS} long refresh or with long \overline{RAS} only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Burst \overline{CAS} Before \overline{RAS} Long Refresh

When \overline{CAS} before \overline{RAS} self refresh and burst \overline{CAS} before \overline{RAS} long refresh are used in combination, please perform \overline{CAS} before \overline{RAS} refresh as follows just before and after setting \overline{CAS} before \overline{RAS} self refresh.

μ PD42S18160L: 1,024 times within a 16 ms interval

(2) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Long \overline{RAS} Only Refresh

When \overline{CAS} before \overline{RAS} self refresh and \overline{RAS} only refresh are used in combination, please perform \overline{RAS} only refresh as follows just before and after setting \overline{CAS} before \overline{RAS} self refresh.

μ PD42S18160L: 1,024 times within a 16 ms interval


(3) If $t_{RAS(MIN)}$ is not satisfied at the beginning of \overline{CAS} before \overline{RAS} self refresh cycles ($t_{RAS} < 100 \mu s$), \overline{CAS} before \overline{RAS} refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, \overline{RAS} precharge time for \overline{CAS} before \overline{RAS} self refresh (t_{RPS}) is applied. And refresh cycles as follows should be met.

μ PD42S18160L: 1,024 times within a 128 ms interval


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)




NOTE
 Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.0 MAX. | 0.040 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S50G5-80-JF4

42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 27.56 ^{+0.2} _{-0.35} | 1.085 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.10 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met when soldering μPD42S18160L, 4218160L.

For more details, refer to our document “SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL” (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S18160LG5, 4218160LG5: 50-pin plastic TSOP (II) (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | — |

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

μPD42S18160LLE, 4218160LLE: 42-pin plastic SOJ (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|---|------------|
| Infrared ray reflow | <p>Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | <p>Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | <p>Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).</p> | — |

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

Fast Page Mode
4M Dynamic RAM
[5.0V \pm 10%]

**4 M-BIT DYNAMIC RAM
1 M-WORD BY 4-BIT, FAST PAGE MODE****Description**

The μ PD424400 is a 1,048,576 words by 4 bits CMOS dynamic RAM. The fast page mode capability realizes high speed access and low power consumption.

The device is packaged in 26-pin plastic TSOP (III) and 26-pin plastic SOJ.

Features

- 1,048,576 words by 4 bits organization
- Single +5.0 V \pm 10 % power supply
- Fast page mode
- Fast access and cycle time

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|-------------------|------------------------------------|-----------------------|--------------------------|-------------------------------------|
| μ PD424400-60 | 495 mW | 60 ns | 120 ns | 40 ns |
| μ PD424400-70 | 440 mW | 70 ns | 140 ns | 45 ns |
| μ PD424400-80 | 440 mW | 80 ns | 160 ns | 50 ns |

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|----------------|--------------------|--|--|
| μ PD424400 | 1,024 cycles/16 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 5.5 mW (CMOS level input) |


- Multiplexed address inputs Row address: A0 - A9, Column address: A0 - A9

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|----------------|--------------------|--|--|
| μPD424400GS-60 | 60 ns | 26-pin plastic TSOP (III) (300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD424400GS-70 | 70 ns | | |
| μPD424400GS-80 | 80 ns | | |
| μPD424400LA-60 | 60 ns | 26-pin plastic SOJ (300 mil) | |
| μPD424400LA-70 | 70 ns | | |
| μPD424400LA-80 | 80 ns | | |

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground

Block Diagram



Input/Output Pin Functions

The μPD424400 has input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A9 and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
|---|--------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A9 (Address inputs) | Input | Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O4 (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , WE, \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes | |
|------------------------------------|-------------------|--|---------------------------|------|------|-------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 90 | mA | 1, 2, 3 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 80 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 80 | | |
| | | | | | | | |
| Standby current | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | | 2.0 | mA | |
| | | | | | 1.0 | | |
| | | | | | | | |
| RAS only refresh current | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 90 | mA | 1, 2, 3, 4 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 80 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 80 | | |
| | | | | | | | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{PC} = t_{PC(MIN.)}, I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 70 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 60 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 60 | | |
| | | | | | | | |
| CAS before RAS refresh current | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 90 | mA | 1, 2 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 80 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 80 | | |
| | | | | | | | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | | |
| High level output voltage | V _{OH} | $I_o = -5.0 \text{ mA}$ | 2.4 | | V | | |
| Low level output voltage | V _{OL} | $I_o = +4.2 \text{ mA}$ | | 0.4 | V | | |


- Notes** 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{PC}).
 2. Specified values are obtained with outputs unloaded.

3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL (MAX.)}$ and $\overline{CAS} \geq V_{IH (MIN.)}$.
4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Notes |
|--|------------------|--------------|--------|--------------|--------|--------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 110 | - | 130 | - | 160 | - | ns | |
| $\overline{\text{RAS}}$ precharge time | t _{RP} | 40 | - | 50 | - | 70 | - | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CPN} | 10 | - | 10 | - | 10 | - | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | 1 |
| $\overline{\text{CAS}}$ pulse width | t _{CAS} | 15 | 10,000 | 20 | 10,000 | 20 | 10,000 | ns | |
| $\overline{\text{RAS}}$ hold time | t _{RSH} | 15 | - | 20 | - | 20 | - | ns | |
| $\overline{\text{CAS}}$ hold time | t _{CSH} | 60 | - | 70 | - | 80 | - | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | t _{RCd} | 20 | 45 | 20 | 50 | 25 | 60 | ns | 2 |
| $\overline{\text{RAS}}$ to column address delay time | t _{RAD} | 15 | 30 | 15 | 35 | 17 | 40 | ns | 2 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t _{CRP} | 10 | - | 10 | - | 10 | - | ns | 3 |
| Row address setup time | t _{ASR} | 0 | - | 0 | - | 0 | - | ns | |
| Row address hold time | t _{RAH} | 10 | - | 10 | - | 12 | - | ns | |
| Column address setup time | t _{ASC} | 0 | - | 0 | - | 0 | - | ns | |
| Column address hold time | t _{CAH} | 15 | - | 15 | - | 15 | - | ns | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{OES} | 0 | - | 0 | - | 0 | - | ns | |
| $\overline{\text{CAS}}$ to data setup time | t _{CLZ} | 0 | - | 0 | - | 0 | - | ns | |
| $\overline{\text{OE}}$ to data setup time | t _{OLZ} | 0 | - | 0 | - | 0 | - | ns | |
| $\overline{\text{OE}}$ to data delay time | t _{OED} | 15 | - | 15 | - | 20 | - | ns | |
| Transition time (rise and fall) | t _T | 3 | 50 | 3 | 50 | 3 | 50 | ns | |
| Refresh time | t _{REF} | | | | | | | | |
| | | - | 16 | - | 16 | - | 16 | ms | |

Notes 1. In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs. If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.

2. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

3. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | – | 80 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 20 | – | 20 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | – | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 20 | – | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | 40 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | 10 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.

3. $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | t _{WCH} | 15 | – | 15 | – | 15 | – | ns | 1 |
| \overline{WE} pulse width | t _{WP} | 10 | – | 10 | – | 15 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | t _{RWL} | 15 | – | 20 | – | 20 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | t _{CWL} | 15 | – | 15 | – | 15 | – | ns | |
| \overline{WE} setup time | t _{WCS} | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | t _{OEH} | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 15 | – | 15 | – | 15 | – | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 150 | – | 175 | – | 210 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | t _{RWD} | 80 | – | 90 | – | 105 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | t _{CWD} | 35 | – | 40 | – | 45 | – | ns | 1 |
| Column address to \overline{WE} delay time | t _{AWD} | 50 | – | 55 | – | 65 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode


| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Note |
|--|-------------------|--------------|---------|--------------|---------|--------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 40 | – | 45 | – | 50 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | – | 45 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 80 | – | 85 | – | 95 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 55 | – | 60 | – | 70 | – | ns | 1 |

Note 1. If $t_{wcs} \geq t_{wcs}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{rwd} \geq t_{rwd}(\text{MIN.})$, $t_{cwd} \geq t_{cwd}(\text{MIN.})$, $t_{awd} \geq t_{awd}(\text{MIN.})$ and $t_{cpwd} \geq t_{cpwd}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


Refresh Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Note |
|---|------------------|--------------|------|--------------|------|--------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 15 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ setup time | t _{WSR} | 0 | – | 0 | – | 10 | – | ns | |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 10 | – | 10 | – | 15 | – | ns | |

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Read Modify Write Cycle




Fast Page Mode Read Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Fast Page Mode Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.


[MEMO]

CAS Before RAS Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 8$ -bit organization during test mode. Don't care about the input level of the \overline{CAS} input A0.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 8 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26 PIN PLASTIC TSOP (II) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 1.0 | 0.039 |
| H | 9.22±0.2 | 0.363±0.008 |
| I | 7.62±0.1 | 0.300±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S26G3-50-9JD

26 PIN PLASTIC SOJ (300 mil)



NOTE
 Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 17.4 ^{+0.2} _{-0.35} | 0.685 ^{+0.008} _{-0.013} |
| C | 7.57 | 0.298 |
| D | 8.47±0.2 | 0.333 ^{+0.009} _{-0.008} |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.6 | 0.024 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.4±0.2 | 0.094 ^{+0.009} _{-0.008} |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27(T.P.) | 0.050(T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 6.73±0.20 | 0.265±0.008 |
| Q | 0.15 | 0.006 |
| T | R 0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

P26LA-50A-2

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD424400.

For more details, refer to our document “SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL” (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD424400GS: 26-pin plastic TSOP (II) (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days Note (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days Note (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

μPD424400LA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

[MEMO]

DATA SHEET

NEC

MOS INTEGRATED CIRCUIT

μ PD42S4800, 424800

4 M-BIT DYNAMIC RAM 512 K-WORD BY 8-BIT, FAST PAGE MODE

Description

The μ PD42S4800, 424800 are 524,288 words by 8 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4800 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 28-pin plastic TSOP(II) and 28-pin plastic SOJ.

Features

- 524,288 words by 8 bits organization
- Single +5.0 V \pm 10 % power supply
- Fast page mode
- Fast access and cycle time

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|-------------------------------|---------------------------------|--------------------|-----------------------|----------------------------------|
| μ PD42S4800-60, 424800-60 | 577.5 mW | 60 ns | 110 ns | 40 ns |
| μ PD42S4800-70, 424800-70 | 550.0 mW | 70 ns | 130 ns | 45 ns |
| μ PD42S4800-80, 424800-80 | 522.5 mW | 80 ns | 150 ns | 50 ns |
| μ PD42S4800-10, 424800-10 | 440.0 mW | 100 ns | 180 ns | 60 ns |

- The μ PD42S4800 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-----------------|---------------------|---|-------------------------------------|
| μ PD42S4800 | 1,024 cycles/128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, RAS only refresh, Hidden refresh | 0.825 mW (CMOS level input) |
| μ PD424800 | 1,024 cycles/16 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, RAS only refresh, Hidden refresh | 5.5 mW (CMOS level input) |

- Multiplexed address inputs Row address: A0-A9, Column address: A0-A8


The information in this document is subject to change without notice.

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|-----------------|--------------------|---------------------------------------|---|
| μPD42S4800G5-60 | 60 ns | 28-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S4800G5-70 | 70 ns | | |
| μPD42S4800G5-80 | 80 ns | | |
| μPD42S4800G5-10 | 100 ns | | |
| μPD42S4800LE-60 | 60 ns | 28-pin plastic SOJ (400 mil) | |
| μPD42S4800LE-70 | 70 ns | | |
| μPD42S4800LE-80 | 80 ns | | |
| μPD42S4800LE-10 | 100 ns | | |
| μPD424800G5-60 | 60 ns | 28-pin plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD424800G5-70 | 70 ns | | |
| μPD424800G5-80 | 80 ns | | |
| μPD424800G5-10 | 100 ns | | |
| μPD424800LE-60 | 60 ns | 28-pin plastic SOJ (400 mil) | |
| μPD424800LE-70 | 70 ns | | |
| μPD424800LE-80 | 80 ns | | |
| μPD424800LE-10 | 100 ns | | |

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S4800, 424800 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A9 and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|---|--------------|---|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A9 (Address inputs) | Input | Address bus. Input total 19-bit of address signal, upper 10-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word is selected from 524,288-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{STG} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

| Parameter | | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|--|------------|-------------------|--|-------------------------------|------|------|------------|
| Operating current | | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 105 | mA | 1, 2, 3 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 95 | | |
| | | | | $t_{RAC} = 100 \text{ ns}$ | 80 | | |
| Standby current | μPD42S4800 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | 2 | mA | |
| | | | | | 0.15 | | |
| | μPD424800 | | | | 2 | | |
| | | | | | 1 | | |
| RAS only refresh current | | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH}(\text{MIN.})$ $t_{RC} = t_{RC}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 105 | mA | 1, 2, 3, 4 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 95 | | |
| | | | | $t_{RAC} = 100 \text{ ns}$ | 80 | | |
| Operating current (Fast page mode) | | I _{CC4} | $\overline{RAS} \leq V_{IL}(\text{MAX.}), \overline{CAS}$ cycling $t_{PC} = t_{PC}(\text{MIN.}), I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 80 | mA | 1, 2, 5 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 80 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 70 | | |
| | | | | $t_{RAC} = 100 \text{ ns}$ | 60 | | |
| CAS before RAS refresh current | | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC}(\text{MIN.})$ $I_o = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | 105 | mA | 1, 2 |
| | | | | $t_{RAC} = 70 \text{ ns}$ | 100 | | |
| | | | | $t_{RAC} = 80 \text{ ns}$ | 95 | | |
| | | | | $t_{RAC} = 100 \text{ ns}$ | 80 | | |
| CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μPD42S4800) | | I _{CC6} | CAS before RAS refresh : $t_{RC} = 125.0 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby : $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address : V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_o = 0 \text{ mA}$ | $t_{RAS} \leq 200 \text{ ns}$ | 200 | μA | 1, 2 |
| | | | | $t_{RAS} \leq 1 \mu\text{s}$ | 300 | | |
| CAS before RAS self refresh current (only for the μPD42S4800) | | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$ | | 150 | μA | 2 |
| Input leakage current | | I _{I(L)} | $V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | +10 | μA | |
| Output leakage current | | I _{O(L)} | $V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | +10 | μA | |
| High level output voltage | | V _{OH} | $I_o = -5.0 \text{ mA}$ | 2.4 | | V | |
| Low level output voltage | | V _{OL} | $I_o = +4.2 \text{ mA}$ | | 0.4 | V | |


- Notes 1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
2. Specified values are obtained with outputs unloaded.

3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $CAS \geq V_{IH(MIN.)}$.
4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | trac = 100 ns | | Unit | Notes | |
|----------------------------------|------------------|------------------|--------|--------------|--------|--------------|--------|---------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | | |
| Read / Write cycle time | t _{RC} | 110 | - | 130 | - | 150 | - | 180 | - | ns | | |
| RAS precharge time | t _{RP} | 40 | - | 50 | - | 60 | - | 70 | - | ns | | |
| CAS precharge time | t _{CPN} | 10 | - | 10 | - | 10 | - | 10 | - | ns | | |
| RAS pulse width | t _{RAS} | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | 100 | 10,000 | ns | 1 | |
| CAS pulse width | t _{CAS} | 15 | 10,000 | 20 | 10,000 | 20 | 10,000 | 25 | 10,000 | ns | | |
| RAS hold time | t _{RSH} | 15 | - | 20 | - | 20 | - | 25 | - | ns | | |
| CAS hold time | t _{CSH} | 60 | - | 70 | - | 80 | - | 100 | - | ns | | |
| RAS to CAS delay time | t _{RCD} | 20 | 45 | 20 | 50 | 25 | 60 | 25 | 75 | ns | 2 | |
| RAS to column address delay time | t _{RAD} | 15 | 30 | 15 | 35 | 17 | 40 | 17 | 50 | ns | 2 | |
| CAS to RAS precharge time | t _{CRP} | 5 | - | 5 | - | 5 | - | 5 | - | ns | 3 | |
| Row address setup time | t _{ASR} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| Row address hold time | t _{RAH} | 10 | - | 10 | - | 12 | - | 12 | - | ns | | |
| Column address setup time | t _{ASC} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| Column address hold time | t _{CAH} | 15 | - | 15 | - | 15 | - | 20 | - | ns | | |
| OE lead time referenced to RAS | t _{OES} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| CAS to data setup time | t _{CLZ} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| OE to data setup time | t _{OLZ} | 0 | - | 0 | - | 0 | - | 0 | - | ns | | |
| OE to data delay time | t _{OED} | 15 | - | 15 | - | 15 | - | 20 | - | ns | | |
| Transition time (rise and fall) | t _r | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns | | |
| Refresh time | μ PD42S4800 | t _{REF} | - | 128 | - | 128 | - | 128 | - | 128 | ms | 4 |
| | μ PD424800 | t _{REF} | - | 16 | - | 16 | - | 16 | - | 16 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 3.** $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S4800.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | $t_{\text{RAC}} = 100 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|-----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | – | 60 | – | 70 | – | 80 | – | 100 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | – | 15 | – | 20 | – | 20 | – | 25 | ns | 1 |
| Access time from column address | t_{AA} | – | 30 | – | 35 | – | 40 | – | 50 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | – | 15 | – | 20 | – | 20 | – | 25 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | – | 35 | – | 40 | – | 50 | – | ns | |
| Read command setup time | t_{RCS} | 0 | – | 0 | – | 0 | – | 0 | – | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 15 | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 15 | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
- 3.** $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | t _{TRAC} = 100 ns | | Unit | Notes |
|--|-----------------|---------------------------|------|---------------------------|------|---------------------------|------|----------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} hold time referenced to \overline{CAS} | twch | 10 | – | 10 | – | 15 | – | 20 | – | ns | 1 |
| \overline{WE} pulse width | twp | 10 | – | 10 | – | 15 | – | 20 | – | ns | 1 |
| \overline{WE} lead time referenced to \overline{RAS} | trwl | 15 | – | 20 | – | 20 | – | 25 | – | ns | |
| \overline{WE} lead time referenced to \overline{CAS} | tcwl | 15 | – | 15 | – | 15 | – | 20 | – | ns | |
| \overline{WE} setup time | twcs | 0 | – | 0 | – | 0 | – | 0 | – | ns | 2 |
| \overline{OE} hold time | toeh | 0 | – | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 15 | – | 15 | – | 15 | – | 20 | – | ns | 3 |

- Notes**
1. t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH}(MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{TRAC} = 60 ns | | t _{TRAC} = 70 ns | | t _{TRAC} = 80 ns | | t _{TRAC} = 100 ns | | Unit | Note |
|--|--------|---------------------------|------|---------------------------|------|---------------------------|------|----------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | trwc | 150 | – | 175 | – | 200 | – | 240 | – | ns | |
| \overline{RAS} to \overline{WE} delay time | trwd | 80 | – | 90 | – | 105 | – | 130 | – | ns | 1 |
| \overline{CAS} to \overline{WE} delay time | tcwd | 35 | – | 40 | – | 45 | – | 55 | – | ns | 1 |
| Column address to \overline{WE} delay time | tawd | 50 | – | 55 | – | 65 | – | 80 | – | ns | 1 |

- Note**
1. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD}(MIN.), t_{TCWD} ≥ t_{TCWD}(MIN.), t_{TAWD} ≥ t_{TAWD}(MIN.) and t_{CPWD} ≥ t_{CPWD}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | trac = 100 ns | | Unit | Note |
|--|-------------------|--------------|---------|--------------|---------|--------------|---------|---------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{PC} | 40 | – | 45 | – | 50 | – | 60 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | – | 45 | – | 55 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | 100 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | 45 | – | 55 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 80 | – | 85 | – | 95 | – | 115 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 55 | – | 60 | – | 70 | – | 85 | – | ns | 1 |


Note 1. If $t_{WC} \geq t_{WCs}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWd} \geq t_{RWd}(\text{MIN.})$, $t_{CWD} \geq t_{CWD}(\text{MIN.})$, $t_{AWd} \geq t_{AWd}(\text{MIN.})$ and $t_{CPWD} \geq t_{CPWD}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | trac = 100 ns | | Unit | Note |
|--|-------------------|--------------|------|--------------|------|--------------|------|---------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 5 | – | 5 | – | 5 | – | 5 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RASS} | 100 | – | 100 | – | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{RPS} | 110 | – | 130 | – | 150 | – | 180 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh) | t _{CHS} | –50 | – | –50 | – | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ hold time | t _{WHR} | 10 | – | 15 | – | 15 | – | 20 | – | ns | |

Note 1. This specification is applied only to the μPD42S4800.

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Read Modify Write Cycle




Fast Page Mode Read Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Early Write Cycle




- Remarks**
1. \overline{OE} : Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S4800)



Remark Address, \overline{WE} , \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

\overline{CAS} before \overline{RAS} self refresh can be used independently when used in combination with distributed \overline{CAS} before \overline{RAS} long refresh; However, when used in combination with burst \overline{CAS} before \overline{RAS} long refresh or with long \overline{RAS} only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Burst \overline{CAS} Before \overline{RAS} Long Refresh

When \overline{CAS} before \overline{RAS} self refresh and burst \overline{CAS} before \overline{RAS} long refresh are used in combination, please perform \overline{CAS} before \overline{RAS} refresh 1,024 times within a 16 ms interval just before and after setting \overline{CAS} before \overline{RAS} self refresh.

(2) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Long \overline{RAS} Only Refresh


When \overline{CAS} before \overline{RAS} self refresh and \overline{RAS} only refresh are used in combination, please perform \overline{RAS} only refresh 1,024 times within a 16 ms interval just before and after setting \overline{CAS} before \overline{RAS} self refresh.

(3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of \overline{CAS} before \overline{RAS} self refresh cycles ($t_{RAS} < 100 \mu s$), \overline{CAS} before \overline{RAS} refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, \overline{RAS} precharge time for \overline{CAS} before \overline{RAS} self refresh (t_{RPS}) is applied. And refresh cycles (1,024/128 ms) should be met.


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)





Remark $\overline{\text{OE}}$: Don't care

Package Drawings

28 PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | 0.42 ^{+0.08} _{-0.07} | 0.017±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S28G5-50-7JD5

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 18.67 ^{+0.2} _{-0.35} | 0.735 ^{+0.008} _{-0.013} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440 ^{+0.008} _{-0.007} |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.6 | 0.024 |
| G | 3.5±0.2 | 0.138 ^{+0.008} _{-0.007} |
| H | 2.4±0.2 | 0.094 ^{+0.008} _{-0.007} |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27(T.P.) | 0.050(T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.40±0.20 | 0.370 ^{+0.008} _{-0.007} |
| Q | 0.15 | 0.006 |
| T | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

P28LA-400A-2

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S4800, 424800.

For more details, refer to our document “SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL” (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S4800G5, 424800G5: 28-pin plastic TSOP (II) (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days Note (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days Note (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for “Partial heating method”.

μPD42S4800LE, 424800LE: 28-pin plastic SOJ (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days Note (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days Note (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | _____ |

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

MOS INTEGRATED CIRCUIT

μ PD42S4260, 424260

4 M-BIT DYNAMIC RAM

256 K-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

Description

The μ PD42S4260, 424260 are 262,144 words by 16 bits dynamic CMOS RAMs. The fast page mode and byte read/write mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4260 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 44-pin plastic TSOP (II) and 40-pin plastic SOJ.

Features

- 262,144 words by 16 bits organization
- Single +5.0 V \pm 10 % power supply
- Fast access and cycle time

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | Fast page mode cycle time (MIN.) |
|-------------------------------|---------------------------------|--------------------|-----------------------|----------------------------------|
| μ PD42S4260-60, 424260-60 | 880.0 mW | 60 ns | 110 ns | 40 ns |
| μ PD42S4260-70, 424260-70 | 880.0 mW | 70 ns | 130 ns | 45 ns |
| μ PD42S4260-80, 424260-80 | 797.5 mW | 80 ns | 150 ns | 50 ns |

- The μ PD42S4260 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|-----------------|---------------------|---|-------------------------------------|
| μ PD42S4260 | 512 cycles / 128 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 0.825 mW (CMOS level input) |
| μ PD424260 | 512 cycles / 8 ms | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh | 5.5 mW (CMOS level input) |


- Multiplexed address inputs ... Row address: A0 to A8, Column address: A0 to A8

Ordering Information


| Part number | Access time (MAX.) | Package | Refresh |
|-----------------|--------------------|---------------------------------------|---|
| μPD42S4260G5-60 | 60 ns | 44-pin Plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD42S4260G5-70 | 70 ns | | |
| μPD42S4260G5-80 | 80 ns | | |
| μPD42S4260LE-60 | 60 ns | 40-pin Plastic SOJ (400 mil) | |
| μPD42S4260LE-70 | 70 ns | | |
| μPD42S4260LE-80 | 80 ns | | |
| μPD424260G5-60 | 60 ns | 44-pin Plastic TSOP (II) (400 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh |
| μPD424260G5-70 | 70 ns | | |
| μPD424260G5-80 | 80 ns | | |
| μPD424260LE-60 | 60 ns | 40-pin Plastic SOJ (400 mil) | |
| μPD424260LE-70 | 70 ns | | |
| μPD424260LE-80 | 80 ns | | |

Pin Configurations (Marking Side)

44-pin Plastic TSOP (II)
(400 mil)




40-pin Plastic SOJ
(400 mil)



- A0 to A8 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{UCAS}}$: Column Address Strobe (upper)
- $\overline{\text{LCAS}}$: Column Address Strobe (lower)
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S4260, 424260 have input pins \overline{RAS} , \overline{CAS} ^{Note}, \overline{WE} , \overline{OE} , A0 to A8 and input/output pins I/O1 to I/O16.

| Pin name | Input/ Output | Function |
|--|------------------|--|
| \overline{RAS} (Row address strobe) | Input | \overline{RAS} activates the sense amplifier by latching a row address (A0 to A8) and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address (A0 to A8). It also selects the following function. • \overline{CAS} before \overline{RAS} refresh |
| \overline{CAS} (Column address strobe) | Input | \overline{CAS} activates data input/output circuit by latching column address (A0 to A8) and selecting a digit line connected with the sense amplifier. |
| A0 to A8 (Address input) | Input | 9-bit address bus. Input total 18-bit of address signal, upper 9-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word (16-bit) is selected from 262,144-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} . |
| \overline{WE} (Write enable) | Input | Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} . |
| \overline{OE} (Output enable) | Input | Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O16 (Data input/ output) | Input/ Output | 16-bit data bus. I/O1 to I/O16 are used to input/output data. |

Note \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(\text{MIN.})}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -1.0 to +7.0 | V |
| Supply voltage | V_{CC} | | -1.0 to +7.0 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| High level input voltage | V_{IH} | | 2.4 | | $V_{CC} + 1.0$ | V |
| Low level input voltage | V_{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|---|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | | | 7 | pF |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit | Notes |
|--|-------------------|--|--|------|------|------|------------|
| Operating current | I _{CC1} | $\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 160 | mA | 1, 2, 3 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 160 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 145 | | |
| Standby current | μPD42S4260 | I _{CC2} | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0 \text{ mA}$ | | 2 | mA | |
| | | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | 0.15 | | |
| | μPD424260 | $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0 \text{ mA}$ | | 2 | | | |
| | | $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$ | | 1 | | | |
| RAS only refresh current | I _{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 160 | mA | 1, 2, 3, 4 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 160 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 145 | | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ cycling $t_{PC} = t_{PC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 140 | mA | 1, 2, 5 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 140 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 130 | | |
| CAS before RAS refresh current | I _{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$ | $t_{RAC} = 60 \text{ ns}$ | | 160 | mA | 1, 2 |
| | | | $t_{RAC} = 70 \text{ ns}$ | | 160 | | |
| | | | $t_{RAC} = 80 \text{ ns}$ | | 145 | | |
| CAS before RAS long refresh current (512 cycles / 128 ms, only for the μPD42S4260) | I _{CC6} | CAS before \overline{RAS} refresh: $t_{RC} = 250.0 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}$: V_{IH} $I_O = 0 \text{ mA}$ | $t_{RAS} \leq 200 \text{ ns}$ | | 200 | μA | 1, 2 |
| | | | $t_{RAS} \leq 1 \mu\text{s}$ | | 300 | μA | 1, 2 |
| Self refresh current (\overline{CAS} before \overline{RAS} self refresh, only for the μPD42S4260) | I _{CC7} | $\overline{RAS}, \overline{CAS}$: $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_O = 0 \text{ mA}$ | | | 150 | μA | 2 |
| Input leakage current | I _{I(L)} | $V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V | -10 | | +10 | μA | |
| Output leakage current | I _{O(L)} | $V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | -10 | | +10 | μA | |
| High level output voltage | V _{OH} | $I_O = -2.5 \text{ mA}$ | 2.4 | | | V | |
| Low level output voltage | V _{OL} | $I_O = +2.1 \text{ mA}$ | | | 0.4 | V | |

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | trac = 60 ns | | trac = 70 ns | | trac = 80 ns | | Unit | Notes | |
|--|------------------|------------------|--------|--------------|--------|--------------|--------|------|-------|---|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | | |
| Read/Write cycle time | trc | 110 | - | 130 | - | 150 | - | ns | | |
| $\overline{\text{RAS}}$ precharge time | trp | 40 | - | 50 | - | 60 | - | ns | | |
| $\overline{\text{CAS}}$ precharge time | tcpn | 10 | - | 10 | - | 10 | - | ns | | |
| $\overline{\text{RAS}}$ pulse width | tr _{as} | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | 1 | |
| $\overline{\text{CAS}}$ pulse width | tc _{as} | 15 | 10,000 | 20 | 10,000 | 20 | 10,000 | ns | | |
| $\overline{\text{RAS}}$ hold time | tr _{sh} | 15 | - | 20 | - | 20 | - | ns | | |
| $\overline{\text{CAS}}$ hold time | tc _{sh} | 60 | - | 70 | - | 80 | - | ns | | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | tr _{cd} | 20 | 45 | 20 | 50 | 20 | 60 | ns | 2 | |
| $\overline{\text{RAS}}$ to column address delay time | tr _{ad} | 15 | 30 | 15 | 35 | 15 | 40 | ns | 2 | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tc _{rp} | 10 | - | 10 | - | 10 | - | ns | 3 | |
| Row address setup time | ta _{sr} | 0 | - | 0 | - | 0 | - | ns | | |
| Row address hold time | tr _{ah} | 10 | - | 10 | - | 10 | - | ns | | |
| Column address setup time | ta _{sc} | 0 | - | 0 | - | 0 | - | ns | | |
| Column address hold time | tc _{ah} | 15 | - | 15 | - | 15 | - | ns | | |
| $\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$ | to _{es} | 0 | - | 0 | - | 0 | - | ns | | |
| $\overline{\text{CAS}}$ to data setup time | tc _{lz} | 0 | - | 0 | - | 0 | - | ns | | |
| $\overline{\text{OE}}$ to data setup time | to _{lz} | 0 | - | 0 | - | 0 | - | ns | | |
| $\overline{\text{OE}}$ to data delay time | to _{ed} | 15 | - | 15 | - | 20 | - | ns | | |
| Masked byte write hold time referenced to $\overline{\text{RAS}}$ | tm _{rh} | 0 | - | 0 | - | 0 | - | ns | | |
| Transition time (rise and fall) | tr | 3 | 50 | 3 | 50 | 3 | 50 | ns | | |
| Refresh time | μPD42S4260 | t _{ref} | - | 128 | - | 128 | - | 128 | ms | 4 |
| | μPD424260 | | - | 8 | - | 8 | - | 8 | ms | |

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs.
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RP}) is applied.
- 2.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 3.** $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- 4.** This specification is applied only to the μPD42S4260.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | $t_{\text{RAC}} = 80 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | - | 60 | - | 70 | - | 80 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | - | 15 | - | 20 | - | 20 | ns | 1 |
| Access time from column address | t_{AA} | - | 30 | - | 35 | - | 40 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{OEA} | - | 15 | - | 20 | - | 20 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | - | 35 | - | 40 | - | ns | |
| Read command setup time | t_{RCS} | 0 | - | 0 | - | 0 | - | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |
| Output buffer turn-off delay time from $\overline{\text{CAS}}$ | t_{OFF} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 3 |

- Notes 1.** For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- 2.** Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
- 3.** $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Notes |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{WE}}$ hold time referenced to $\overline{\text{CAS}}$ | t _{WCH} | 15 | – | 15 | – | 15 | – | ns | 1 |
| $\overline{\text{WE}}$ pulse width | t _{WP} | 10 | – | 15 | – | 15 | – | ns | 1 |
| $\overline{\text{WE}}$ lead time referenced to $\overline{\text{RAS}}$ | t _{RWL} | 15 | – | 20 | – | 20 | – | ns | |
| $\overline{\text{WE}}$ lead time referenced to $\overline{\text{CAS}}$ | t _{CWL} | 15 | – | 15 | – | 20 | – | ns | |
| $\overline{\text{WE}}$ setup time | t _{WCS} | 0 | – | 0 | – | 0 | – | ns | 2 |
| $\overline{\text{OE}}$ hold time | t _{OEH} | 0 | – | 0 | – | 0 | – | ns | |
| Data-in setup time | t _{DS} | 0 | – | 0 | – | 0 | – | ns | 3 |
| Data-in hold time | t _{DH} | 15 | – | 15 | – | 20 | – | ns | 3 |

- Notes**
1. t_{WP}(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH}(MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS}(MIN.) and t_{DH}(MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 150 | – | 175 | – | 200 | – | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time | t _{RWD} | 80 | – | 90 | – | 105 | – | ns | 1 |
| $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time | t _{CWD} | 35 | – | 40 | – | 45 | – | ns | 1 |
| Column address to $\overline{\text{WE}}$ delay time | t _{AWD} | 50 | – | 55 | – | 65 | – | ns | 1 |

- Note 1.** If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD}(MIN.), t_{CWD} ≥ t_{CWD}(MIN.), t_{AWD} ≥ t_{AWD}(MIN.) and t_{CPWD} ≥ t_{CPWD}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|-------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Fast page mode cycle time | t _{FC} | 40 | – | 45 | – | 50 | – | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | t _{ACP} | – | 35 | – | 40 | – | 45 | ns | |
| $\overline{\text{RAS}}$ pulse width | t _{RASP} | 60 | 125,000 | 70 | 125,000 | 80 | 125,000 | ns | |
| $\overline{\text{CAS}}$ precharge time | t _{CP} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | t _{RHCP} | 35 | – | 40 | – | 45 | – | ns | |
| Read modify write cycle time | t _{PRWC} | 80 | – | 85 | – | 100 | – | ns | |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time | t _{CPWD} | 55 | – | 60 | – | 70 | – | ns | 1 |


Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | t _{RAC} = 80 ns | | Unit | Note |
|--|-------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ setup time | t _{CSR} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) | t _{CHR} | 10 | – | 15 | – | 15 | – | ns | |
| $\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time | t _{RPC} | 10 | – | 10 | – | 10 | – | ns | |
| $\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycle) | t _{RASS} | 100 | – | 100 | – | 100 | – | μs | 1 |
| $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycle) | t _{RPS} | 110 | – | 130 | – | 150 | – | ns | 1 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycle) | t _{CHS} | –50 | – | –50 | – | –50 | – | ns | 1 |
| $\overline{\text{WE}}$ hold time (hidden refresh cycle) | t _{WHR} | 10 | – | 15 | – | 15 | – | ns | |

Note 1. This specification is applied only to the μPD42S4260.

Read Cycle




Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Upper Byte Early Write Cycle




Remark $\overline{\text{OE}}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Lower Byte Read Modify Write Cycle



Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.


Fast Page Mode Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Late Write Cycle




Remark In the fast page mode, read and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S4260)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Cautions on Use of \overline{CAS} Before \overline{RAS} Self Refresh

\overline{CAS} before \overline{RAS} self refresh can be used independently when used in combination with distributed \overline{CAS} before \overline{RAS} long refresh; However, when used in combination with burst \overline{CAS} before \overline{RAS} long refresh or with long \overline{RAS} only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Burst \overline{CAS} Before \overline{RAS} Long Refresh

When \overline{CAS} before \overline{RAS} self refresh and burst \overline{CAS} before \overline{RAS} long refresh are used in combination, please perform \overline{CAS} before \overline{RAS} refresh 512 times within an 8 ms interval just before and after setting \overline{CAS} before \overline{RAS} self refresh.

(2) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Long \overline{RAS} Only Refresh

When \overline{CAS} before \overline{RAS} self refresh and \overline{RAS} only refresh are used in combination, please perform \overline{RAS} only refresh 512 times within an 8 ms interval just before and after setting \overline{CAS} before \overline{RAS} self refresh.


(3) If $t_{RASS(MIN)}$ is not satisfied at the beginning of \overline{CAS} before \overline{RAS} self refresh cycles ($t_{RAS} < 100 \mu s$), \overline{CAS} before \overline{RAS} refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, \overline{RAS} precharge time for \overline{CAS} before \overline{RAS} self refresh (t_{RPS}) is applied.

And refresh cycles (512/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

44 PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|---|---|
| A | 18.63 MAX. | 0.734 MAX. |
| B | 0.93 MAX. | 0.037 MAX. |
| C | 0.8 (T.P.) | 0.031 (T.P.) |
| D | 0.32 ^{+0.08} _{-0.07} | 0.013±0.003 |
| E | 0.1±0.05 | 0.004±0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76±0.2 | 0.463±0.008 |
| I | 10.16±0.1 | 0.400±0.004 |
| J | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| K | 0.145 ^{+0.025} _{-0.015} | 0.006±0.001 |
| L | 0.5±0.1 | 0.020 ^{+0.004} _{-0.005} |
| M | 0.13 | 0.005 |
| N | 0.10 | 0.004 |
| P | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |

S44G5-80-7JF4

40 PIN PLASTIC SOJ (400 mil)



NOTE
 Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 26.29 ^{+0.2} _{-0.35} | 1.035 ^{+0.008} _{-0.014} |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.08±0.15 | 0.043 ^{+0.006} _{-0.007} |
| F | 0.7 | 0.028 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.4±0.2 | 0.094 ^{+0.009} _{-0.008} |
| J | 0.8 MIN. | 0.031 MIN. |
| K | 2.6 | 0.102 |
| M | 1.27(T.P.) | 0.050(T.P.) |
| N | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| P | 0.12 | 0.005 |
| Q | 9.40±0.20 | 0.370±0.008 |
| T | 0.15 | 0.006 |
| | R0.85 | R0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

P40LE-400A-2

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met when soldering μPD42S4260, 424260.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S4260G5, 424260G5: 44-pin plastic TSOP (II) (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|--|------------|
| Infrared ray reflow | Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-107-2 |
| VPS | Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-107-2 |
| Partial heating method | Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package). | — |

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S4260LE, 424260LE: 40-pin plastic SOJ (400 mil)

| Soldering process | Soldering conditions | Symbol |
|------------------------|---|------------|
| Infrared ray reflow | <p>Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | IR35-207-2 |
| VPS | <p>Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). | VP15-207-2 |
| Partial heating method | <p>Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).</p> | — |

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

[MEMO]

Synchronous DRAM

16M-bit Synchronous DRAM**Description**

The μ PD4516421, 4516821, 4516161 are high-speed 16,777,216-bit synchronous dynamic random-access memories, organized as 2,097,152 \times 4 \times 2, 1,048,576 \times 8 \times 2 and 524,288 \times 16 \times 2 (word \times bit \times bank), respectively.

The synchronous DRAMs achieve high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAMs compatible with Low Voltage TTL (LVTTTL).

The synchronous DRAMs are packaged in 44-pin TSOP (II) (\times 4, \times 8) and 50-pin TSOP (II) (\times 16).

Features

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Dual internal banks controlled by A11 (Bank Select)
- Programmable burst-length (1, 2, 4, 8 Full Page)
- Programmable wrap sequence (Sequential/Interleave)
- Programmable $\overline{\text{CAS}}$ latency (2, 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- \times 4, \times 8, \times 16 organization
- Single +3.3 \pm 0.3 V power supply
- LVTTTL compatible
- Byte control (\times 16) by LDQM and UDQM
- 2,048 refresh cycles/32ms
- Burst termination by Burst Stop command and Precharge command

**Please contact your NEC sales representative
if you need a complete data sheet.**

Ordering Information

| Part number | Organization (word x bit x bank) | Clock frequency MHz (MAX.) | Package |
|------------------|-------------------------------------|-------------------------------|-------------------------------------|
| μPD4516421G5-A10 | 2Mx4x2 | 100 | 44-pin Plastic TSOP(II) (400mil) |
| 4516421G5-A12 | | 83 | |
| 4516421G5-A13 | | 77 | |
| 4516421G5-A15 | | 66 | |
| μPD4516821G5-A10 | 1Mx8x2 | 100 | 44-pin Plastic TSOP(II) (400mil) |
| 4516821G5-A12 | | 83 | |
| 4516821G5-A13 | | 77 | |
| 4516821G5-A15 | | 66 | |
| μPD4516161G5-A10 | 512Kx16x2 | 100 | 50-pin Plastic TSOP(II) (400mil) |
| 4516161G5-A12 | | 83 | |
| 4516161G5-A13 | | 77 | |
| 4516161G5-A15 | | 66 | |

MOS INTEGRATED CIRCUIT μ PD4516421-PC, 4516821-PC, 4516161-PC

16M-bit Synchronous DRAM for PC SDRAM Lite

Description

The μ PD4516421-PC, 4516821-PC, 4516161-PC are high-speed 16,777,216-bit synchronous dynamic random-access memories, organized as 2,097,152x4x2, 1,048,576x8x2 and 524,288x16x2 (wordxbitxbank), respectively.

The synchronous DRAMs achieve high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAMs are compatible with Low Voltage TTL (LVTTTL).

The synchronous DRAMs are packaged in 44-pin TSOP (II) (x4, x8) and 50-pin TSOP (II) (x16).

Features

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Dual internal banks controlled by A11 (Bank Select)
- Burst-length : 1, 2, 4
- Programmable wrap sequence (Sequential/Interleave)
- CAS latency : 2, 3
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- x4, x8, x16 organization
- Single +3.3 \pm 0.3 V power supply
- LVTTTL compatible
- Byte control (x16) by LDQM and UDQM
- 2,048 refresh cycles/32ms
- Burst termination by Precharge command

**Please contact your NEC sales representative
if you need a complete data sheet.**

Ordering Information

| Part number | Organization (word x bit x bank) | Clock frequency (MHz) | Package |
|---------------------|-------------------------------------|--------------------------|--------------------------------------|
| μPD4516421G5-A83-PC | 2Mx4x2 | 83 | 44-pin Plastic TSOP(II) (400mil) |
| 4516421G5-A75-PC | | 75 | |
| 4516421G5-A67-PC | | 67 | |
| 4516421G5-A60-PC | | 60 | |
| μPD4516821G5-A83-PC | 1Mx8x2 | 83 | 44-pin Plastic TSOP(II) (400mil) |
| 4516821G5-A75-PC | | 75 | |
| 4516821G5-A67-PC | | 67 | |
| 4516821G5-A60-PC | | 60 | |
| μPD4516161G5-A83-PC | 512Kx16x2 | 83 | 50-pin Plastic TSOP(III) (400mil) |
| 4516161G5-A75-PC | | 75 | |
| 4516161G5-A67-PC | | 67 | |
| 4516161G5-A60-PC | | 60 | |

How to Use DRAM

USER'S MANUAL

NEC

HOW TO USE DRAM

INTRODUCTION

Purpose This manual is intended for users who understand DRAM functions and design application systems using DRAMs.

Readers This manual explains the basic properties of DRAM and their use.

How to read this manual It is assumed that readers of this manual have general knowledge in the fields of electricity, logic circuits, and memory. For further details on the functions of each device, please refer to their data sheets.

DRAM devices can be divided into 5.0-V and low-voltage operation devices. This manual concentrates on 5.0-V operation devices (For information on low-voltage operation devices, see **CHAPTER 10 LOW VOLTAGE OPERATION**).

This manual uses the following abbreviations for refresh functions:

| | |
|---|--------------------|
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh | → CRB refresh |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh | → CBR long refresh |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh | → CBR self refresh |
| $\overline{\text{RAS}}$ only refresh | → ROR |
| Long $\overline{\text{RAS}}$ only refresh | → Long ROR |

Legend

| | |
|-------------------------|---|
| Active low | : $\overline{\text{XXX}}$ (top bar over pin or signal name) |
| Note | : Footnote |
| Caution | : Points to be noted |
| Remark | : Supplementary explanations for main text |
| Numeric representations | : decimal ... xxxx |

Related documents

Document related to the $\mu\text{PD4216100}$

- $\mu\text{PD4216100}$, 4217100 Data Sheet (IC-2923)

Document related to the $\mu\text{PD4216400}$

- $\mu\text{PD42S16400}$, 4216400, 42S17400, 4217400 Data Sheet (IC-2922)

Document related to the $\mu\text{PD42S16160}$, 4216160, 42S18160

- $\mu\text{PD42S16160}$, 4216160, 42S18160, 4218160 Data Sheet (IC-3217)

Document related to the $\mu\text{PD42S16160L}$

- $\mu\text{PD42S16160L}$, 4216160L, 42S18160L, 4218160L Data Sheet (IC-3218)

Document related to the Hyper Page Mode (HPM)

- $\mu\text{PD4216165}$ Data Sheet (IC-3378)

[MEMO]


CHAPTER 1 DEFINITION OF DRAM

1.1 Classification of IC Memory

The CMOS IC memory can be divided into two main categories, namely RAM (RWM) and ROM (Read Only Memory).

Figure 1-1 shows the classification of the CMOS IC memory.

Figure 1-1. CMOS IC Memory Classification



(1) RAM (Random Access Memory)...RWM (Read Write Memory)

The RAM can be broadly divided into DRAM and SRAM (See **1.2 DRAM Features**). The RAM memory freely enables high-speed reading and writing.

The ROM also enables reading freely but the RAM generally enables both reading and writing freely. All data in the RAM are lost by turning off the power.

The DRAM can be further divided into conventional DRAM and high-speed DRAM. High-speed DRAM refers to synchronous DRAM and Rambus™ DRAM operating in synchronization with a clock and page access time enabling as compared with conventional DRAMs. This user's manual describes conventional DRAMs. See each user's manual for the details on the synchronous DRAM and Rambus DRAM.

(2) ROM (Read Only Memory)

The ROM can be broadly divided into PROM and mask ROM. It is a memory exclusively used for reading only. Data contained in ROM are retained even if the power is turned off.

As its name indicates, the ROM (Read Only Memory), once written, can be read only and hence cannot be generally rewritten. However, some PROM (Programmable ROM) can be rewritten.

1.2 DRAM Features

The DRAM has the following features:

- (1) Memory cell structure = 1 transistor + 1 capacitor
 - (2) Refreshing required
 - (3) Address multiplex method
- Large density easily provided

The following explains the features (1) to (3) of DRAM in comparison with the SRAM.


(1) Memory cell structure

The memory cell stores one-bit data. One 16M DRAM has 16,777,216 (2^{24}) memory cells. Figure 1-2 shows the memory cell structure of DRAM and SRAM.

The DRAM memory cell consists of one transistor and one capacitor and hence is highly integrated as compared with the SRAM in 6-transistor configuration.

The SRAM memory cell consists of flip-flops (in 6-transistor configuration) and does not use any capacitors.

Figure 1-2. Memory Cell



(2) Refresh operation

The DRAM uses capacitors in memory cells and hence must be refreshed.

The electric charge accumulated in DRAM capacitors tends to discharge little by little (leak) when left as it is. Therefore, data cannot be saved simply by providing power supply voltage.

Let us call the condition of a cell filled with electric charge as a "high level". If such a cell is left as is, the electric charge contained in the cell will be lost through leakage and the cell will change to the low level. The high level must always be maintained to retain data. Refreshing is the operation for constantly amplifying electric charge to retain data.

The SRAM does not use capacitors and hence does not require refreshing.

Caution For some cells, the condition of a cell filled with electric charge is called "low level" and refreshing is also required for those cells to maintain the low level for the same reason explained above.

(3) Address multiplex method

Figure 1-3 shows a diagram of the address multiplex method.


The address multiplex method uses two select inputs. For example, if an address line requires 20 bits, these 20 bits are read in two packets of 10 bits each. By thus reducing in half the number of address pins, high integration and package miniaturization can be achieved.

The DRAM uses this address multiplex method. For this reason, it can be packaged more compactly than SRAM for an equal memory density.


Although the SRAM does not use the address multiplex method, it enables easier timing design than DRAM as data can be transferred using one select input only.

Figure 1-3. Address Multiplex Method (for address line requiring 20 bits)

(a) DRAM type (address multiplex method)



(b) SRAM type (address non-multiplex method)



A comparison of DRAM features and other types of memories is shown in the table below.

Table 1-1. IC Memory Features

| Type \ Feature | DRAM | SRAM | Mask ROM | EPROM | Flash Memory |
|---------------------------|------|------|----------|-------|--------------|
| Large density | ◎ | △ | ◎ | ○ | ◎ |
| Compact package | ◎ | △ | △ | △ | △ |
| Data-retention capability | △ | ○ | ◎ | ◎ | ◎ |
| Bit unit cost | ◎ | △ | ◎ | △ | ○ |
| Access time | ○ | ◎ | ○ | ○ | ○ |

◎: excellent ○: very good △: lacking

[MEMO]

CHAPTER 2 WORD AND BIT ORGANIZATIONS

This chapter describes word and bit organizations using an example of 16M DRAM.


The word means a memory density controlled by one data I/O pin.

The bit organization means the number of data whose I/O can be controlled at one time. The x 4-bit device has four data I/O pins and can control I/O of four bits at one time. The x 8-bit device has eight data I/O pins and can control I/O of 8-bit data at one time. Therefore, word x bit organization forms an entire memory density.

For example, the memory density of 4M words x 1 bit is 4M bits and that of 4M words x 4 bits is 16M bits. The word x bit organization may be different for the same memory density.

The word and bit organization may be called depth and width, respectively, when Figure 2-1 is viewed from the side.

Figure 2-1. Simplified Block Diagram



When a certain address is defined, 4-bit and 8-bit data are selected for x 4-bit and x 8-bit organizations, respectively. Therefore, if there are address pins available for defining all words (x 4-bit device: 4M bits, x 8-bit device: 2M bits), the data of all addresses of memory can be selected.

Table 2-1. Number of Memory Cells and Number of Address Pins

| Items | X axis | | Y axis | |
|---------------------------|------------------------|------------------------|------------------------|------------------------|
| | Number of memory cells | Number of address pins | Number of memory cells | Number of address pins |
| 16M DRAM (x 4-bit device) | 4 K | 12 | 1 K | 10 |
| 16M DRAM (x 8-bit device) | 4 K | 12 | 512 | 9 |

Because the DRAM uses the address multiplex method, the number of address pins is 12 for both DRAMs in x 4-bit and x 8-bit organizations.


[MEMO]

CHAPTER 3 PIN FUNCTIONS


This chapter describes DRAM pin functions based on the μ PD4216100 (16M-word x 1-bit device) and μ PD4216400 (4M-word x 4-bit device).

3.1 Pin Configurations

(a) μ PD4216100LA
(26-pin Plastic SOJ (300 mill))



(b) μ PD4216400LA
(26-pin Plastic SOJ (300 mill))



3.2 Pin Functions (common to μ PD4216100 and μ PD4216400)

| Pin name | I/O | Pin functions | Remark |
|---------------------------------|-----|--|----------------------|
| RAS : Row Address Strobe | In | Signal that activates chip and fetches row address | |
| CAS : Column Address Strobe | In | Signal that fetches column address | |
| WE : Write Enable | In | Signal enabling write | |
| Vcc : Power Supply | — | Power supply voltage pin | |
| GND : Ground | — | Ground pin | |
| A0-A11 : Address | In | Address input pin | |
| DIN : Data Input | In | Data input pin | μ PD4216100 only |
| DOUT : Data Output | Out | Data output pin | |
| OE : Output Enable | In | Signal enabling output | μ PD4216400 only |
| I/O1-I/O4 : Data Inputs/Outputs | I/O | Data I/O pin | |
| NC : No Connection | — | Not connected to internal memory | |

3.3 Pin Function Explanation

The pin functions of $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ are explained below.

3.3.1 $\overline{\text{RAS}}$: Row address strobe

This is a signal that activates chips. When the $\overline{\text{RAS}}$ is activated, DRAM operation begins. When the $\overline{\text{RAS}}$ is activated, a row address is latched, the corresponding word line is selected, and the sense amplifier circuit is activated.

The sense amplifier circuit is used to amplify signals in the capacitor.

The $\overline{\text{RAS}}$ is activated when it is low. The “ $\overline{\text{—}}$ ” (bar) indicates that this signal is activated when it is low.

3.3.2 $\overline{\text{CAS}}$: Column address strobe

This signal fetches a column address, selects the digit line connected to the sense amplifier, and activates the data I/O circuit.

3.3.3 $\overline{\text{WE}}$: Write enable

When $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ are activated, write operation is enabled. Write operation is divided into two major groups.

- Early write : $\overline{\text{WE}}$ is activated before or at the same time $\overline{\text{CAS}}$ is activated.
- Late write : $\overline{\text{WE}}$ is activated after $\overline{\text{CAS}}$ is activated.

3.3.4 $\overline{\text{OE}}$: Output enable

This signal is used to switch between data input and output (for devices with multiple-bit organization only). The DRAM is divided as shown in Table 3-1 depending on the word and bit organization.

Table 3-1. DRAM Word x Bit Organization

| | 4M DRAM | 16M DRAM |
|---------------------|--|------------------------------------|
| x1-bit device | 4 M x 1 | 16 M x 1 |
| Multiple-bit device | 1 M x 4, 512 K x 8, 256 K x 16 etc. | 4 M x 4, 2 M x 8, 1 M x 16 etc. |

In multiple-bit devices, the I/O pin serve both as the input and output pins and therefore I/O switching signal (= $\overline{\text{OE}}$ signal) is required. In x 1-bit devices, $\overline{\text{OE}}$ is not required because the data input pins and data output pins are separate. The data I/O pins used for multiple-bit devices and x 1-bit devices are shown in Table 3-2.

Table 3-2. Data I/O Pins

| | x 1-bit device | Multiple-bit device |
|------------|------------------|-----------------------------------|
| Input pin | D _{IN} | I/O1-I/O _n Note |
| Output pin | D _{OUT} | |

Note n = 4 : x 4-bit device
 = 8 : x 8-bit device
 = 16 : x 16-bit device

In multiple-bit devices, read operation is enabled when \overline{OE} and then \overline{RAS} and \overline{CAS} are activated. At this time, when \overline{WE} is activated, \overline{OE} changes to 'don't care' in the memory and read operation is disabled. Therefore, read/write operation is enabled only through the control of \overline{WE} , with \overline{OE} held active.


Remark In the read modify write cycle, data are output and input once each in one cycle. For details, see **4.3 Read Modify Write Cycle**.

3.4 Block Diagram


The following two types of DRAM block diagrams are shown.
 μ PD42S16160 (1M-word x 16-bit, 4,096 refresh)
 μ PD42S18160 (1M-word x 16-bit, 1,024 refresh)

Figure 3-1. Block Diagram

(a) μ PD42S16160 (1M-word x 16-bit, 4,096 refresh)



(b) μ PD42S18160 (1M-word x 16-bit, 1,024 refresh)



3.4.1 Block diagram explanation

The block diagram is explained below.

(1) When $\overline{\text{RAS}}$ is activated:

When $\overline{\text{RAS}}$ is activated, the signal travels to the row decoder, latches a row address, selects the corresponding word line, and activates the sense amplifier. The $\overline{\text{RAS}}$ also enables activation of $\overline{\text{CAS}}$ (Signal priority is: $\overline{\text{RAS}} > \overline{\text{CAS}} > \overline{\text{WE}} > \overline{\text{OE}}$).

(2) When $\overline{\text{CAS}}$ is activated:

When $\overline{\text{CAS}}$ is activated, the signal travels to the column decoder, latches a column address, selects the corresponding digit line, and enables data I/O. The $\overline{\text{CAS}}$ also enables activation of $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

The $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ control the upper and lower bytes, respectively, thus achieving control in units of bytes (See **CHAPTER 8 BYTE CONTROL**).

Also, when the $\overline{\text{CAS}}$ is activated before $\overline{\text{RAS}}$, the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ counter is activated, thus automatically generating a row address.

(3) When $\overline{\text{WE}}$ is activated:

When $\overline{\text{WE}}$ is activated, data are input.

(4) When $\overline{\text{OE}}$ is activated:

When $\overline{\text{OE}}$ is activated and $\overline{\text{WE}}$ is inactivated, data are output.

[MEMO]




CHAPTER 4 OPERATION MODES

Operation modes can be generally divided into read and write. Read consists in extracting effective data from memory and write consists in inputting effective data into memory.

In this manual, a series of operations required for read operations is called read cycle and a series of operations for write operations is called write cycle. Before each operation mode is explained, legends used in timing charts are provided in Table 4-1.

Signal names listed higher in timing charts have precedence over ones listed lower ($\overline{\text{RAS}} > \overline{\text{CAS}} > \overline{\text{WE}} > \overline{\text{OE}}$). If $\overline{\text{WE}}$ is low, $\overline{\text{OE}}$ is "don't care" in memory.

Table 4-1. Legend

| Notation | Meaning |
|---|--|
|  | Low or high level can be input and level can be changed from high to low or vice versa at any time. Input of undefined levels (neither high nor low) is prohibited. |
|  | High level can be input and level can be changed from high to low at any time. However, low-to-high transition is prohibited. |
|  | Low level can be input and level can be changed from low to high at any time. However, high-to-low transition is prohibited. |
| Don't care | Signals of all levels can be input. (Low, high, and undefined levels) |
| Hi-Z (High Impedance) | The output state is neither high nor low level. |


4.1 Read Operation

4.1.1 Read cycle

Read cycle is executed by activating $\overline{\text{RAS}}$ and then $\overline{\text{CAS}}$ while $\overline{\text{WE}}$ is not activated and $\overline{\text{OE}}$ is activated. The $\overline{\text{RAS}}$ latches row addresses and $\overline{\text{CAS}}$ latches column addresses.

Figure 4-1 shows the timing chart for the read cycle.

Figure 4-1. Read Cycle



- <1> Defines row address.
- <2> Activates $\overline{\text{RAS}}$ to latch row address.
- <3> Inactivates $\overline{\text{WE}}$ to select read mode.
- <4> Defines column address.
- <5> Activates $\overline{\text{CAS}}$ to latch column address.
- <6> Activates $\overline{\text{OE}}$ to enable output buffer.
- <7> Start of data output.

| | |
|-------------------------|----------|
| $\overline{\text{RAS}}$ | Active |
| $\overline{\text{CAS}}$ | Active |
| $\overline{\text{WE}}$ | Inactive |
| $\overline{\text{OE}}$ | Active |
| I/O | Output |

4.1.2 Access time

The effective access time in the read cycle varies depending on the conditions as shown in Table 4-2.

Table 4-2. Access Time in Read Cycle

| | Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|-----|---|-------------------------|--|
| (1) | $t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ | $t_{\text{RAC (MAX.)}}$ |
| (2) | $t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$ | $t_{\text{AA (MAX.)}}$ | $t_{\text{RAD}} + t_{\text{AA (MAX.)}}$ |
| (3) | $t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$ | $t_{\text{CAC (MAX.)}}$ | $t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$ |


The $t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} , or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

Assuming that the specification is as shown in Table 4-3, an example for Table 4-2 is shown below.

Table 4-3. Specification of a Certain Device (for read cycle)

| | MIN. | MAX. | Unit |
|------------------|------|------|------|
| t_{RAD} | 12 | 30 | ns |
| t_{RCD} | 14 | 45 | |
| t_{RAC} | — | 60 | |
| t_{AA} | — | 30 | |
| t_{CAC} | — | 15 | |


(1) When t_{RAC} becomes valid ($\overline{\text{RAS}}$ access):



Remark $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active

When t_{RAD} is equal to 30 ns and t_{RCD} is equal to 45 ns, t_{RAC} becomes valid. Data are output in 60 ns after the $\overline{\text{RAS}}$ is activated.


(2) When t_{AA} becomes valid (\overline{RAS} access):



Remark \overline{WE} : inactive, \overline{OE} : active

When t_{RAD} is equal to 31 ns ($t_{RAD} > t_{RAD} (MAX.)$) and t_{RCD} is equal to 45 ns, t_{AA} becomes valid. Therefore, data are output in 61 ns after \overline{RAS} is activated. The access time from \overline{RAS} becomes ($t_{RAD} + t_{AA}$) and is delayed from \overline{RAS} access.

(3) When t_{CAC} becomes valid (\overline{CAS} access):




Remark \overline{WE} : inactive, \overline{OE} : active

The t_{CAC} becomes valid regardless of the value of t_{RAD} when t_{RCD} is equal to 46 ns ($t_{RCD} > t_{RCD} (MAX.)$) (the value of $t_{RAD} (MIN.)$ and address setup time need to be observed). Therefore, data are output in 61 ns after \overline{RAS} is activated. The access time from \overline{RAS} becomes ($t_{RCD} + t_{CAC}$) and is delayed from \overline{RAS} access.

4.2.2 Late write cycle

The late write cycle is executed by activating \overline{WE} after activating \overline{CAS} .

Figure 4-3. Late Write Cycle



- <1> Defines row address.
- <2> Activates \overline{RAS} to latch row address.
- <3> Defines column address.
- <4> Activates \overline{CAS} to latch column address.
- <5> Inactivates \overline{OE} to select write mode.
- <6> Activates \overline{WE} to enable input buffer.
- <7> Sets input data.


| | |
|------------------|------------|
| \overline{RAS} | Active |
| \overline{CAS} | Active |
| \overline{WE} | Active |
| \overline{OE} | Don't care |
| I/O | Input |

4.3 Read Modify Write Cycle

Read modify write cycle is a cycle that outputs and inputs data from/to the same address during one cycle ($\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle). Write is enabled by activating $\overline{\text{WE}}$ while $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active. Read is enabled by activating $\overline{\text{OE}}$ while $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active. Because x1-bit devices do not have $\overline{\text{OE}}$, write and read operations are controlled by activating or inactivating $\overline{\text{WE}}$.

The timing charts of the read modify write cycles of x1-bit and multiple-bit devices are shown in Figure 4-4 and Figure 4-5, respectively. In either case, if $\overline{\text{WE}}$ is activated after a delay from $\overline{\text{CAS}}$ that exceeds $\overline{\text{CAS}}-\overline{\text{WE}}$ delay time ($t_{\text{CWD (MIN.)}}$), the read modify write operation is enabled.

Figure 4-4. Read Modify Write Cycle of x1-Bit Device



- <1> Defines row address.
- <2> Activates $\overline{\text{RAS}}$ to latch row address.
- <3> Defines column address.
- <4> Activates $\overline{\text{CAS}}$ to latch column address.
- <5> Inactivates $\overline{\text{WE}}$ to enable output buffer.
- <6> Start of data output.
- <7> Activates $\overline{\text{WE}}$ to enable input buffer.
- <8> Sets input data.

| | |
|-------------------------|-------------------|
| $\overline{\text{RAS}}$ | Active |
| $\overline{\text{CAS}}$ | Active |
| $\overline{\text{WE}}$ | Inactive Active |
| DATA | Output Input |

4.4.2 Access time in fast page mode

The access time in the fast page mode varies depending on the conditions shown in Table 4-4.

Table 4-4. Access Time in Fast Page Mode Read Cycle


| | Conditions | Valid access time |
|-----|--|-------------------|
| (1) | $t_{ASC} \geq (t_{AA} (MAX.) - t_r - t_{CAC} (MAX.))$ | $t_{CAC} (MAX.)$ |
| (2) | $t_{ASC} (MIN.) \leq t_{ASC} < (t_{AA} (MAX.) - t_r - t_{CAC} (MAX.))$ | $t_{AA} (MAX.)$ |

Assuming that the specification in Table 4-5, an example in Table 4-4 is shown below ($t_r = 5$ ns).

Table 4-5. Specification of a Certain Memory (for fast page mode)

| | MIN. | MAX. | Unit |
|-----------|------|------|------|
| t_{AA} | — | 30 | ns |
| t_{CAC} | — | 15 | |
| t_{ASC} | 0 | — | |

Figure 4-7. \overline{CAS} Access and Address Access



Remark \overline{WE} : inactive, \overline{OE} : active

(1) When t_{CAC} becomes valid (\overline{CAS} access):

Data are output in 31 ns ($t_{ASC} + t_r + t_{CAC}$) after the column address is defined and in 15 ns after \overline{CAS} is activated.

(2) When t_{AA} becomes valid (address access):

Data are output in 30 ns after column address is defined and in 25 ns ($t_{AA} - t_r$) after \overline{CAS} is activated (in the case of $t_{ASC} = 0$ ns).

4.4.3 Hyper page mode (HPM)

Hyper page mode (HPM) is one type of page modes and is equivalent to EDO. The following describes main features of hyper page mode in relation to how it differs from the fast page mode (FPM).

(1) Data output time is extended


In hyper page mode, output data are held until the falling of the next $\overline{\text{CAS}}$ cycle rather than the rising of $\overline{\text{CAS}}$ to extend data output time (extended data out function). In normal fast page mode, data output time is reduced when $\overline{\text{CAS}}$ cycle time is shortened. However, in hyper page mode, the extended data out function increases the timing margin at the reading side even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

(2) Further shortening in $\overline{\text{CAS}}$ cycle time (t_{HPC}) as compared with fast page mode

According to (1) above, the $\overline{\text{CAS}}$ cycle time can be further shortened in the hyper page mode as compared with the fast page mode if the timing margin at the reading side is the same. For example, the $\overline{\text{CAS}}$ cycle time in the hyper page mode is 25 ns while that in the fast page mode is 40 ns for a device with $t_{\text{RAC}} = 60$ ns.

In hyper page mode, read operation (data output) and write operation (data input) can be repeatedly executed during one $\overline{\text{RAS}}$ cycle as in fast page mode. The read and write operations can exist at the same time with the performance being equivalent to that of the fast page mode.


Figure 4-8. Hyper Page Mode Read Cycle



4.4.4 I/O Hi-Z state

In page mode, when I/O is set to Hi-Z state in read cycle, valid signal specifications differ as shown below.

Figure 4-9. I/O Hi-Z State



(1) **Fast page mode:**

The t_{OFF} and t_{OZ} are applied to set I/O to Hi-Z state and the faster becomes effective.

(2) **Hyper page mode:**

The \overline{RAS} , \overline{CAS} , \overline{WE} , and \overline{OE} need to be controlled as follows to set I/O to Hi-Z state. Valid signal specifications differ depending on the state of each signal.

- Both \overline{RAS} and \overline{CAS} are inactive (at the end of the read cycle)
 \overline{WE} : inactive, \overline{OE} : active
 t_{FC} is effective when \overline{RAS} is inactivated before \overline{CAS} is inactivated.
 t_{FR} is effective when \overline{CAS} is inactivated before \overline{RAS} is inactivated.
- Both \overline{RAS} and \overline{CAS} are active or either \overline{RAS} or \overline{CAS} is active (in read cycle)
 \overline{WE} , \overline{OE} : inactive t_{OZ} is effective.
- Both \overline{RAS} and \overline{CAS} are inactive or \overline{RAS} is active and \overline{CAS} is inactive (at the end of read cycle)
 \overline{WE} , \overline{OE} : active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WZ} are effective.
- \overline{WE} : inactive (in read cycle)
 \overline{CAS} : inactive, \overline{OE} : active t_{CO} is effective.
 \overline{CAS} , \overline{OE} : active t_{CH} is effective.

In short,

(A) The slower of t_{FR} and t_{FC} becomes effective.

(B) The faster of t_{WEZ} and t_{OZ} becomes effective.

Please note that I/O will not become Hi-Z state even if \overline{CAS} changes from active to inactive in case of hyper page mode with \overline{RAS} : active, \overline{WE} : inactive and \overline{OE} : active.

4.4.5 Access time in hyper page mode


When t_{AA} is applied in the hyper page mode, t_{HPC} cannot be operated at the minimum value (See **4.4.2 Access time in fast page mode** for \overline{CAS} access and address access).

Assuming that the specification in Table 4-6, an example in Figure 4-10 is shown below ($t_r = 2$ ns).

Table 4-6. Specification of a Certain Memory (for hyper page mode)

| | MIN. | MAX. | Unit |
|-----------|------|------|------|
| t_{HPC} | 20 | — | ns |
| t_{AA} | — | 25 | |
| t_{CAC} | — | 13 | |
| t_{ASC} | 0 | — | |
| t_{DHC} | 5 | — | |

Figure 4-10. \overline{CAS} Access and Address Access (for hyper page mode)



Remark \overline{WE} : inactive, \overline{OE} : active

(1) When t_{CAC} becomes valid (\overline{CAS} access):

Data output time is equal to 10 ns when t_{HPC} is set to the minimum value.

Data output time: $(t_{HPC} - t_r - t_{CAC}) + t_{DHC} = (20 - 2 - 13) + 5 = 10$ ns

(2) When t_{AA} becomes valid (address access):

Data output time is equal to 0 ns when t_{HPC} is set to the minimum value and hence 10 ns cannot be secured.


Data output time: $(t_{HPC} - t_{AA}) + t_{DHC} = (20 - 25) + 5 = 0$ ns

Therefore, t_{HPC} needs to be set to 30 ns (address access) or t_{ASC} needs to be set to 10 ns (\overline{CAS} access) to secure 10 ns data output time.

CHAPTER 5 INTERNAL MEMORY OPERATION

This chapter describes the internal operation of memory devices, taking read cycles as an example.

Figure 5-1. Simplified Diagram of Internal Memory



Let us assume that the high level ($= 5.0 \text{ V}$) is held by the capacitor in the memory cell and is to be output to the outside of the memory (read operation). When $\overline{\text{RAS}}$ is not activated, PDL (digit line precharge) is activated and the digit lines and $\overline{\text{digit lines}}$ are at half of V_{cc} potential.

Assuming that the word line is selected with the row address, activating $\overline{\text{RAS}}$ makes PDL and the word line inactive and active, respectively, followed by SE (sense amplifier drive) being activated with some delay time. When PDL is inactivated, the digit lines and $\overline{\text{digit lines}}$ are separated.

When the word line is activated, the transistor (V_s) is turned on, transferring electric charges in the capacitor (C_s) to the digit line. Then, the potential of the digit line becomes $1/2 V_{cc} + \alpha$, resulting in some voltage difference ($=\alpha$) between the digit lines and $\overline{\text{digit lines}}$. The difference is amplified by the sense amplifier to 5.0 V and 0 V. When the capacitor (C_s) holds the low level ($= 0 V$), the reverse operation is performed (i.e., $\text{Digit line} = 1/2 V_{cc} - \alpha$ and $\overline{\text{Digit lines}} = 1/2 V_{cc}$. The potential difference is amplified). The column switch is controlled with $\overline{\text{CAS}}$.


When $\overline{\text{CAS}}$ is inactivated, the column switch is inactivated. When $\overline{\text{RAS}}$ is inactivated, the transistor (V_s) is turned off, SE is inactivated, and PDL is activated. The digit lines and $\overline{\text{digit lines}}$ amplified by the sense amplifier to 5.0 V and 0 V gradually reach $1/2 V_{cc}$.

The time it takes for the digit lines and $\overline{\text{digit lines}}$ to change from 5.0 V and 0 V to $1/2 V_{cc}$ at this time is the $\overline{\text{RAS}}$ precharge time (t_{RP}). When the $\overline{\text{RAS}}$ precharge time runs short, the sense amplifier may malfunction because the next operation (the transistor (V_s) is turned on) is made without causing the digit lines and $\overline{\text{digit lines}}$ to reach $1/2 V_{cc}$.

Digit lines are connected to the transistors at the output stage. The transistors are controlled with $\overline{\text{OE}}$ ($\overline{\text{WE}}$ in write operation).

- When $\text{Tr1} = \text{ON}$ and $\text{Tr2} = \text{OFF}$, the high level is output.
- When $\text{Tr1} = \text{OFF}$ and $\text{Tr2} = \text{ON}$, the low level is output.

Figure 5-2. Simplified Diagram of Memory Output Stage



CHAPTER 6 REFRESH

This chapter describes the refresh operation, taking the μ PD42S16160 (1M words x 16 bits) as an example.

6.1 Refresh Cycles and Distributed/Burst Refresh

The refresh cycle of the μ PD42S16160 is 4,096/128 ms.

This expression means that 4,096 refresh cycles are required during each 128 ms interval. The requirement should be strictly observed, otherwise data stored in memory may be destroyed.

Refresh can be executed in two ways.

(1) Distributed refresh:

Refresh cycles are executed at intervals. In the case of the μ PD42S16160, refresh cycles are executed every 31.3 μ s (128 ms/4,096).


(2) Burst refresh:

Refresh cycles are executed in succession. In the case of the μ PD42S16160, 4,096 refresh cycles are executed in succession.

6.2 Refresh Types

Refresh can be categorized into two main types and further into five sub-types as shown below.

Figure 6-1. Refresh Types



In normal (read/write) mode, CBR refresh, CBR long refresh, ROR, or long ROR are generally used; in data retain (with battery backup) mode, CBR self refresh is generally used.

6.3 Refresh Operation

This section describes refreshes used for DRAM. The control method for these refreshes and refresh cycle ratings are shown in Tables 6-1 and 6-2.

(1) CBR refresh:

Refresh is executed with (memory) external clock and (memory) internal address signals. In this case, the refresh cycle rating is 4,096/64 ms.

Addresses are generated by an internal counter which counts automatically. Therefore, 4,096 different addresses are generated automatically.

(2) CBR long refresh:

Refresh is executed with external clock and internal address signals. In this case, the refresh cycle rating is 4,096/128 ms. Compared with the CBR refresh (64 ms), the refresh period is longer (128 ms). Therefore, the number of refresh times per time interval is smaller than in the case of the CBR refresh, resulting in lower power consumption (lower average current consumption per time interval).

(3) ROR and long ROR:

Refresh is executed with external clock and external address signals. In this case, the refresh cycle rating is 4,096/64 ms (4,096/128 ms for long ROR). 4,096 different addresses must be created outside the memory.

(4) CBR self refresh:

Refresh is executed with internal clock and internal address signals. Memory executes refresh automatically under control of the internal clock (no refresh cycle). Therefore, CBR self refresh cannot be used when read and write operations are executed together and cannot be controlled externally.

Memories that can assure CBR self refresh can also assure CBR refresh, CBR long refresh, ROR, and long ROR.

Table 6-1. Refresh Control Methods

| | Clock | Address |
|------------------|----------------|------------------|
| CBR refresh | External Clock | Internal Address |
| CBR long refresh | | |
| ROR | External Clock | External Address |
| Long ROR | | |
| CBR self refresh | Internal Clock | Internal Address |

Table 6-2. Refresh Cycle Ratings


| | DRAM with self refresh | DRAM without self refresh |
|------------------|------------------------|---------------------------|
| Refresh cycle | 4,096/128 ms | 4,096/64 ms |
| CBR refresh | ○ | ○ |
| CBR long refresh | ○ | × |
| ROR | ○ | ○ |
| Long ROR | ○ | × |
| CBR self refresh | ○ | × |

Remark ○: Assured, X: Not assured

6.4 CBR Refresh, CBR Long Refresh Cycle

By activating $\overline{\text{RAS}}$ after $\overline{\text{CAS}}$ has been activated, the internal counter is activated and a row address is generated automatically. One row address is refreshed through this operation (in Figure 6-2, refresh is executed twice). Refresh is executed with the external clock and internal address signals.

Figure 6-2. CBR Refresh Cycle




Remark Address, $\overline{\text{WE}}$, $\overline{\text{OE}}$: don't care I/O: Hi-Z

Although the refresh period for the CBR long refresh cycle is longer than that of the CBR refresh cycle, its operation is exactly the same.

6.5 ROR and Long ROR Cycles

After $\overline{\text{RAS}}$ has been activated, the row address is latched and refresh is executed. Through this operation, refresh is completed for one row address.

Figure 6-3. ROR Cycle



Remark $\overline{\text{WE}}, \overline{\text{OE}}$: don't care I/O: Hi-Z


Although the refresh period for the long ROR refresh cycle is longer than that of the ROR refresh cycle, its operation is exactly the same.

6.6 CBR Self Refresh Cycle

6.6.1 Executing CBR self refresh

In the same way as for the CBR refresh cycle, after activating $\overline{\text{CAS}}$, activate $\overline{\text{RAS}}$. By keeping $\overline{\text{RAS}}$ activated for a set period ($t_{\text{RAS}}(\text{MIN.}) = 100 \mu\text{s}$) or longer, the internal clock and the internal counter are activated and the memory repeatedly refreshes itself.

Figure 6-4. CBR Self Refresh Cycle



Remark Address, $\overline{\text{WE}}$, $\overline{\text{OE}}$: don't care I/O: Hi-Z

6.6.2 Cautions on use of CBR self refresh

CBR self refresh can be used independently when used in combination with distributed CBR long refresh; However, used in combination with burst CBR long refresh or with long ROR (both distributed and burst), the following cautions must be observed (For information on distributed and burst refresh, see **6.1 Refresh Cycles and Distributed/Burst Refresh**). The μ PD42S16160 is used in the following example.


(1) Normal Combined Use of CBR Self Refresh and Burst CBR Long Refresh

Let us assume that CBR long refresh is used as shown in Figure 6-5. The $\overline{\text{RAS}}$ must be kept activated (= t_{RASS}) for 100 μ s or longer to execute CBR self refresh (See **6.6.1 Executing CBR self refresh**).

In the CBR self refresh, it is not known how many seconds are required to refresh all memory cells. Therefore, if the CBR self refresh is stopped without refreshing all memory cells, an inactive period of up to approximately 2 t_{REF} occurs, the t_{REF} (= refresh time) requirement cannot be satisfied and data may be destroyed.

To prevent this from occurring, normally, when CBR self refresh and burst CBR long refresh are used in combination, execute CBR refresh for 4,096 times within 64 ms just before and after setting CBR self refresh. Through this CBR refresh, the period when any refresh is not executed will be within the t_{REF} requirement.

Figure 6-5. Example of Burst CBR Refresh Use




(2) Normal Combined Use of CBR Self Refresh and Burst Long ROR

The address control method for ROR and CBR refresh differ (ROR: Control from outside memory; CBR refresh: Control from inside memory).

Let us suppose that refresh is executed in the subsequence word line 1 (W1) to word line 2 (W2) with ROR. When refresh has been executed up to word line 4,095 (W4,095), CBR self refresh begins. At this time, if the internal counter (it cannot be controlled from the outside) happens to be set at word line 1 (W1), the refresh operation is executed in the subsequence word line 1 (W1) to word line 2 (W2). Under these conditions, an inactive period of up to approximately $2 t_{REF}$ occurs for the word line 4,096 (W4,096) (See **CHAPTER 5 INTERNAL MEMORY OPERATION** and **6.8 Internal Memory Operation During Refresh**). Execute ROR 4,096 times within an interval of 64 ms or less just before entering or exiting CBR self refresh to satisfy the t_{REF} requirement.

Figure 6-6. Example of ROR Use




Remark W: Word line

6.7 Hidden Refresh Cycle

If CBR refresh cycle is started after a read/write cycle or read modify write cycle operation, it is possible to enter CBR refresh cycle with $\overline{\text{CAS}}$ activated.

Hidden refresh read cycle is shown in Figure 6-7 as an example.

Figure 6-7. Hidden Refresh Read Cycle



6.8 Internal Memory Operation During Refresh

This section explains how the memory operates during refresh using Figure 6-8 as an example.

As explained in **CHAPTER 5 INTERNAL MEMORY OPERATION**, when $\overline{\text{RAS}}$ is activated, a word line is selected and activated. The charge in the memory cell connected with this word line is transmitted to the digit line. The signal voltage difference generated at this time is amplified by the sense amplifier. Refresh consists of the above sequence of actions.

Figure 6-8. Simplified Circuit Diagram of 16-bit DRAM




Figure 6-8 shows 16-bit DRAM (DRAM with 16 memory cells).

Let us suppose that the high level and the low level are input to the addresses A0 and A1, respectively, to select the word line (W2) while the high level is retained for all memory cells. Then, the IC-2 becomes the high level, the word line 2 (W2) is selected and activated, and all memory cells connected to it are refreshed (Because the output of the IC-6 is also at the high level, the column switch connected to the digit line 2 (D2, $\overline{\text{D}}2$) is activated. However, because the column address latch circuit is inactivated by refresh, all column switches are off.). Therefore, all memory cells are refreshed by selecting all word lines.

In a memory device with 4,096/128 ms refresh cycle, execution of read/write cycle at 4,096 different kinds of addresses is equivalent to refresh.

6.8.1 Not cell and true cell

Even if data within a memory cell are read after refresh fails and all data are destroyed, they are not always at the low level. The following provides an any explanation.

There are two types of memory cells, namely Not cell and True cell.

(1) Not Cell

The Not cell causes the data retention state of a memory cell to be reversed from the data input from the outside of memory or output to the outside of memory.

In Figure 6-8, when the output of the IC-2 and IC-6 reaches the high level, the column switches connected to the word line 2 (W2) and digit lines 2 (D2, $\overline{D2}$) becomes active, and digit line and $\overline{\text{digit line}}$ become the low level and high level, respectively. For read operation, the output of IC-10 becomes the high level, the transistor at the ground side is turned on, and hence a low-level signal is output from Dout although the memory cell retains the high level because \overline{WE} is inactive and \overline{OE} is active.

Therefore, the output becomes the low level when the Not cell retains the high level at the memory cell and the high level when it retains the low level. The same applies to write operation. When a low level signal is input, the memory cell retains the high level. On the other hand, when the high level is input, it retains the low level.

(2) True Cell

The True cell causes the data retention state of a memory cell to be equal to the data input from the outside of memory or output to the outside of memory. The True cell causes the output to be the high level when the high level is retained at the memory cell and to be the low level when the low level is retained. The same applies to write operation.

In Figure 6-8, the memory cell connected to the word lines 2 and 4 (W2, W4) is Not cell and that connected to the word lines 1 and 3 (W1, W3) is True cell. The following table summarizes the I/O data state and data retention state of memory cell of Not and True cells.

Table 6-3. I/O Data State and Memory Cell Data Retention State

| | I/O Data State | Data Retention State of Memory Cell |
|-----------|----------------|-------------------------------------|
| Not Cell | High level | Low level |
| | Low level | High level |
| True Cell | High level | High level |
| | Low level | Low level |

According to the above, even if data are destroyed without observing refresh cycle (t_{REF}) and electric charge is lost from the memory cell, the data output from the inside of the memory is not always at the low level. Also, the high level cannot always be retained even if a high level signal is input from the outside of memory to all memory cells.

The above is designed to minimize the interference between adjacent memory cells. In an actual device, the True and Not cells are aligned carefully, namely the True and Not cells are not always aligned alternately. See **CHAPTER 5 INTERNAL MEMORY OPERATION** for basic internal memory operation.

6.9 DRAM Refresh Cycles

Various DRAM refresh cycles are shown in the table below.


Table 6-4. Various DRAM Refresh Cycles

| Density | Bit Organization | DRAM with Self Refresh Function | DRAM without Self Refresh Function |
|---------|------------------|---------------------------------|------------------------------------|
| 1 M | x 1 | ———— | 512/8 ms |
| | x 4 | | |
| 4 M | x 1 | 1,024/128 ms | 1,024/16 ms |
| | x 4 | | |
| | x 8 | | |
| | x 16 | 512/128 ms | 512/8 ms |
| 16 M | x 1 | 4,096/128 ms | 4,096/64 ms |
| | x 4 | 2,048/128 ms | 2,048/32 ms |
| | x 8 | | |
| | x 16 | 4,096/128 ms | 4,096/64 ms |
| | | 1,024/128 ms | 1,024/32 ms |

CHAPTER 7 TEST MODE

By using the test mode, the test time can be reduced. The reason for this is that, in the case of 16M DRAM for example, the memory emulates the x 16-bit organization during test mode (In the case of 4M DRAM, the memory emulates the x 8-bit organization).

Figure 7-1. Test Mode Set Cycle (\overline{WE} , CBR Refresh Cycle)



Remark Address, \overline{OE} : don't care I/O: Hi-Z

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , CBR refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, in the case of 16M DRAM, the data are written to 16 bits of memory cell and in the case of 4M DRAM, the data is written to 8 bits of memory cell (independent data can be written to any input pin). The case of 16M DRAM is illustrated in the example below.

Write Operation during Test Mode for 16M DRAM

- x 1-bit devices: "0" or "1" input from D_{IN} is written sequentially to all 16 bits of memory cells.
- x 4-bit devices: "0" or "1" input from I/O1-I/O4 is written sequentially to all 16 bits of memory cells in four-bit units.

Next, when the data are read from the output pin at the same address, the memory cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh

Refresh in the test mode must be performed with read/write cycle (See **6.8 Internal Memory Operation During Refresh**) or with the \overline{WE} , CBR refresh cycle. The \overline{WE} , CBR refresh cycle use the same counter as the CBR refresh's internal counter (See **6.3 Refresh Operation**).

(4) Mode Cancellation

The test mode is canceled by executing one cycle of ROR cycle or CBR refresh cycle.

[MEMO]


8.2 Page Mode of Byte Read/Write Mode

In the page mode, there are the following four types of control methods of I/O data according to the toggle operation (repeated operation of activation/inactivation) of CAS signal.

Table 8-1. Method for Controlling Byte Read/Write Mode


| | \overline{UCAS} | \overline{LCAS} | I/O Data Control |
|-----|-------------------|-------------------|------------------|
| (1) | Toggle operation | Inactive | 8 bits |
| (2) | Inactive | Toggle operation | 8 bits |
| (3) | Toggle operation | Toggle operation | 16 bits |
| (4) | Toggle operation | Toggle operation | 8 bits |

(1) UPPER I/O Control




The \overline{UCAS} is toggled while \overline{LCAS} is inactive to control the UPPER I/O 8-bit data.

(2) LOWER I/O Control




The \overline{LCAS} is toggled while \overline{UCAS} is inactive to control the LOWER I/O 8-bit data.

(3) All I/O Control



The $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ are toggled simultaneously to control UPPER I/O and LOWER I/O (all I/Os) 16-bit data.

(4) Mixed Control of UPPER I/O and LOWER I/O



The $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ are toggled in a mix to control each 8-bit data of UPPER I/O and LOWER I/O (No alternate control is required).


Remark In the page mode, read, write, and read modify write can be used in a mix by continuing $\overline{\text{CAS}}$ signal during the same $\overline{\text{RAS}}$ cycle.

CHAPTER 9 INITIALIZING

After turning on, the state of internal DRAM circuits is not known. It is therefore necessary to initialize them to ensure normal operation.

When turning on power, allow a 100- μ s or longer pause ($\overline{\text{RAS}}$ signal inactive) and then be sure to execute eight or more ROR or CBR refresh cycles as dummy cycles to initialize the internal circuits.

Figure 9-1. Initializing



Remark This dummy cycle of 8 cycles or more is just a dummy cycle and does not guarantee refresh operation.

Unless initializing is executed accurately, the memory may not operate properly even during guaranteed operation period.

[MEMO]

CHAPTER 10 LOW VOLTAGE OPERATION

DRAM are divided into 5.0-V operation devices and low-voltage operation devices. The main differences between 5.0-V and low-voltage operation devices are shown in Table 10-1 using 16M DRAM (X 16-bit device) as an example.

Table 10-1. Main Differences between 5.0-V and Low-Voltage Operation Devices

| | 5.0-V Operation Devices | Low-voltage Operation Devices |
|--|---|---|
| Part number | μ PD42S16160-60 | μ PD42S16160L-A60 |
| Power supply voltage | 5.0 V \pm 10 % (4.5 V to 5.5 V) | 3.3 V \pm 0.3 V (3.0 V to 3.6 V) |
| Input voltage | $V_{IH} = 2.4$ V to $V_{CC} + 1.0$ V $V_{IL} = -1.0$ V to +0.8 V | $V_{IH} = 2.0$ V to $V_{CC} + 0.3$ V $V_{IL} = -0.3$ V to +0.8 V |
| Output voltage | $V_{OH} = 2.4$ V/ $V_{OL} = 0.4$ V | $V_{OH} = 2.4$ V/ $V_{OL} = 0.4$ V |
| Operating current | 100 mA | 90 mA |
| CBR self refresh current (data-retention current) | 250 μ A | 150 μ A |
| Pin configuration | Same | |


The 5.0-V operation devices of 16M DRAM all adopt an internal voltage-drop circuit. The internal voltage-drop circuit causes the power supply voltage (5.0 V) supplied to the memory externally to be dropped inside the memory and 5.0-V operation devices also operate on 3.3 V inside the memory. Therefore, there is almost no difference between the current consumption of the 5.0-V operation device and that of the low-voltage operation device. The low-voltage operation device of 16M DRAM does not adopt any internal voltage-drop circuit.

[MEMO]

CHAPTER 11 CURRENT CONSUMPTION CALCULATION


The following examples explain an approximate current consumption calculation according to timing.

(1) Example 1



In the example 1, after $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation (read, write, or read modify write cycle) is executed first, refresh (ROR) is executed. When the $\overline{\text{RAS}}$ precharge time ($t_{\text{RP}}(\text{MIN.})$) exceeds the specification ($t_{\text{R}} > T_{\text{RP}}(\text{MIN.})$), standby current is applied.

(2) Example 2



The example 2 executes the page mode. In the first $\overline{\text{CAS}}$ cycle, $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation is applied and the page mode is applied from the second $\overline{\text{CAS}}$ cycle or thereafter. The $\overline{\text{RAS}}$ precharge time ($t_{\text{RP}}(\text{MIN.})$) when the page mode ends becomes the precharge of $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. Therefore, the $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation is obtained by merging the first $\overline{\text{RAS}}$ active period and the $\overline{\text{RAS}}$ precharge period when the page mode ends.

When the timing shown in the example satisfies the conditions shown in Table 11-1 (extracted from data sheet), each current consumption (per unit time) is added.

Table 11-1. μ PD4216160 DC Characteristics

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. | Unit |
|---|-------------------|--|--------------|------|------|---------|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling trc = trc (MIN.) I _o = 0 mA | trAC = 50 ns | | 110 | mA |
| | | | trAC = 60 ns | | 100 | |
| | | | trAC = 70 ns | | 90 | |
| | | | trAC = 80 ns | | 80 | |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.}), I_o = 0 \text{ mA}$ | | | 2 | mA |
| | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$ | | | 1 | |
| $\overline{\text{RAS}}$ only refresh current | I _{CC3} | $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ trc = trc (MIN.), I _o = 0 mA | trAC = 50 ns | | 110 | mA |
| | | | trAC = 60 ns | | 100 | |
| | | | trAC = 70 ns | | 90 | |
| | | | trAC = 80 ns | | 80 | |
| Operating current (Fast page mode) | I _{CC4} | $\overline{\text{RAS}} \leq V_{IL}(\text{MAX.}), \overline{\text{CAS}}$ Cycling trc = trc (MIN.), I _o = 0 mA | trAC = 50 ns | | 100 | mA |
| | | | trAC = 60 ns | | 90 | |
| | | | trAC = 70 ns | | 80 | |
| | | | trAC = 80 ns | | 70 | |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current | I _{CC5} | $\overline{\text{RAS}}$ Cycling trc = trc (MIN.) I _o = 0 mA | trAC = 50 ns | | 110 | mA |
| | | | trAC = 60 ns | | 100 | |
| | | | trAC = 70 ns | | 90 | |
| | | | trAC = 80 ns | | 80 | |
| Input leakage current | I _{I(L)} | V _I = 0 to 5.5 V All other pins not under test = 0 V | -10 | | +10 | μ A |
| Output leakage current | I _{O(L)} | V _O = 0 to 5.5 V Output is disabled (Hi-Z) | -10 | | +10 | μ A |
| High level output voltage | V _{OH} | I _o = -2.5 mA | 2.4 | | | V |
| Low level output voltage | V _{OL} | I _o = +2.1 mA | | | 0.4 | V |


Current consumption varies depending on operating conditions (See CHAPTER 12 MAIN DRAM CHARACTERISTICS for the details). Appendix A shows the ratio and compensation which is required for each operating condition.

CHAPTER 12 MAIN DRAM CHARACTERISTICS

12.1 Current Consumption Waveform Diagram

In DRAM, as its name implies, consumption current flows more dynamically as compared with other memories. There is actually a peak current as shown in Figure 12-1.

Figure 12-1. Current Consumption Waveform Simplified Diagram of $\overline{\text{RAS}}/\overline{\text{CAS}}$ Cycle




| Period | Signal State | Current Consumption |
|--------|---|---------------------|
| a | $\overline{\text{RAS}}/\overline{\text{CAS}}$ = inactive | Almost 0 |
| b | $\overline{\text{RAS}}/\overline{\text{CAS}}$ = from inactive to active or vice versa | Peak current |
| c | $\overline{\text{RAS}}/\overline{\text{CAS}}$ = inactive | Slight |

When $\overline{\text{RAS}}$ changes from inactive to active state, the sense amplifier becomes active and hence current consumption is maximized at that instant (peak current). The guaranteed value indicates an average current consumption and hence the peak current may exceed the guaranteed value.

As $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle becomes longer, the average current consumption becomes smaller.

12.2 Current Consumption Dependence on Power Supply Voltage


Figure 12-2. Current Consumption - Power Supply Voltage Characteristics



Current consumption decreases when the power supply voltage is reduced, and increases when the ambient temperature decreases. As ambient temperature decreases, resistance decreases and internal memory operation speeds up, resulting in increase in current consumption. The current consumption should be roughly estimated when the power supply voltage is higher (the worst case).

12.3 Access Time Dependence on Power Supply Voltage


Figure 12-3. Access Time - Power Supply Voltage Characteristics



The access time is slower when the power supply voltage decreases, and is faster when the ambient temperature decreases. The access time should be roughly estimated when the power supply voltage is lower.


12.4 Current Consumption Dependence on $\overline{\text{RAS}}$ Cycle

Figure 12-4. Current Consumption - Cycle Time Characteristics



The current consumption per unit time is reduced as the cycle time becomes slower.


Figure 12-5. Average Current Consumption on Fixed $\overline{\text{RAS}}$ Pulse Width



Fixing the $\overline{\text{RAS}}$ pulse width and increasing the cycle time result in increasing the $\overline{\text{RAS}}$ precharge time. As the $\overline{\text{RAS}}$ precharge time becomes longer, the inactive time of $\overline{\text{RAS}}$ is extended and hence the average current consumption is reduced.


12.5 Current Consumption Dependence on $\overline{\text{RAS}}$ Pulse Width

Figure 12-6. Current Consumption - $\overline{\text{RAS}}$ Pulse Width Characteristics



As the $\overline{\text{RAS}}$ pulse width becomes longer, current consumption per unit time increases.

Figure 12-7. Average Current Consumption in Fixed Cycle Time




Fixing the cycle time and increasing the $\overline{\text{RAS}}$ pulse width result in reduction in the $\overline{\text{RAS}}$ precharge time. As the $\overline{\text{RAS}}$ pulse width is increased, the inactive time of $\overline{\text{RAS}}$ decreases and hence the average current consumption becomes larger.

12.6 Refresh Time Dependence on Ambient Temperature

Figure 12-8 shows the duration for which a high level can be read, supposing that the high level has been written and no refresh operation is performed.

Figure 12-8. Refresh Time - Ambient Temperature Characteristics



Remark The data were obtained by measurement using a sample extracted from a specific lot and do not indicate entire characteristics (they are not the assured values). Use them only for designing reference.

As ambient temperature rises, the leak in the capacitor tends to increase. In Figure 12-8, all memory cells (16,777,216 cells for 16M DRAM) are targeted rather than only one memory cell.

Therefore, the above figure indicates a point out of all memory cells where one or more data are destroyed.

12.7 Soft Error Rate (SER)

A memory can fail in the following two ways:

- (1) The memory itself (hard) breaks due to application of some kind of stress.
- (2) Data (soft) retained in the memory cell breaks.


Generally, a memory failure is due to (2) above.

Such a failure is called a soft error. Data are broken by alpha rays in the physical world. Data breakdown due to specification violation (any one of specifications listed in the data sheet is violated) is not included in category 2.

The soft error rate (SER) indicates the extent that data are broken under the above conditions and is normally expressed by FIT (Failure In Time). The FIT indicates the probability for failure per unit time, and 1 FIT is equal to 1×10^{-9} failures/time.


The FIT is a predicted value and varies depending on the memory usage conditions such as power supply voltage and access time and used environment such as ambient temperature.

Figure 12-9. Power Supply - SER Characteristics (5.0-V device)



Remark The data were obtained by measurement using a sample extracted from a specific lot and do not indicate entire characteristics (they are not the assured values). Use them only for designing reference.

Figure 12-10. Power Supply - SER Characteristics (3.3-V device)



Remark The data were obtained by measurement using a sample extracted from a specific lot and do not indicate entire characteristics (they are not the assured values). Use them only for designing reference.

Figure 12-11. $\overline{\text{RAS}}$ Cycle Time - SER Characteristics (5.0-V device)





Figure 12-12. $\overline{\text{RAS}}$ Cycle Time - SER Characteristics (3.3-V device)



Remark The data were obtained by measurement using a sample extracted from a specific lot and do not indicate entire characteristics (they are not the assured values). Use them only for designing reference.

APPENDIX A DRAM DATA COLLECTION

The following shows the main characteristics of DRAM using 16M DRAM as an example.

The data were obtained by measurement using a sample extracted from a specific lot and do not indicate entire characteristics (they are not the assured values). Use them only for designing reference.

Normalization indicates the ratio of a value with a certain another value as 1.0.

A.1 Current Consumption Dependence on Power Supply Voltage

Figure A-1. I_{cc1} - V_{cc} Characteristics (3.3-V device)





Figure A-2. I_{cc2} - V_{cc} Characteristics (3.3-V device)



Remark Standby refers to the memory condition where no operation is possible ($\overline{RAS}/\overline{CAS}$ inactive). Because, in the case of DRAM, refresh is required for retaining data, data cannot be retained in the standby mode.

Figure A-3. I_{cc3} - V_{cc} Characteristics (3.3-V device)




Figure A-4. I_{cc4} - V_{cc} Characteristics (3.3-V device)




Figure A-5. I_{cc5} - V_{cc} Characteristics (3.3-V device)




Figure A-6. I_{CC6} - V_{CC} Characteristics (3.3-V device)




Figure A-7. I_{CC7} - V_{CC} Characteristics (3.3-V device)




Figure A-8. I_{cc1} - V_{cc} Characteristics (5.0-V device)





Figure A-9. I_{cc2} - V_{cc} Characteristics (5.0-V device)



Remark Standby refers to the memory condition where no operation is possible ($\overline{RAS}/\overline{CAS}$ inactive). Because, in the case of DRAM, refresh is required for retaining data, data cannot be retained in the standby mode.

Figure A-10. I_{cc3} - V_{cc} Characteristics (5.0-V device)




Figure A-11. I_{cc4} - V_{cc} Characteristics (5.0-V device, fast page mode)




Figure A-12. I_{CC4} - V_{CC} Characteristics (5.0-V device, hyper page mode)




Figure A-13. I_{CCS} - V_{CC} Characteristics (5.0-V device)




Figure A-14. I_{CC6} - V_{CC} Characteristics (5.0-V device)





Figure A-15. I_{CC7} - V_{CC} Characteristics (5.0-V device)



A.2 Access Time Dependence on Power Supply Voltage

Figure A-16. Vcc-t_{RAS} Characteristics (3.3-V device)




Figure A-17. Vcc-t_{CAS} Characteristics (3.3-V device)




Figure A-18. Vcc-tAA Characteristics (3.3-V device)




Figure A-19. Vcc-tACP Characteristics (3.3-V device)




Figure A-20. Vcc-toEA Characteristics (3.3-V device)





Figure A-21. Vcc-trac Characteristics (5.0-V device)



The 5.0-V operation devices of 16M DRAM all adopt an internal voltage-drop circuit.

The internal voltage-drop circuit causes the power supply voltage (5.0 V) supplied to the memory externally to be dropped inside the memory and 5.0-V operation devices also operate on 3.3 V inside the memory. Therefore, there is almost no difference between the current consumption of a 5.0-V operation device and that of a low-voltage operation device. The low-voltage operation device of 16M DRAM does not adopt any internal voltage-drop circuit.

Figure A-22. Vcc-t_{CAS} Characteristics (5.0-V device)




Figure A-23. Vcc-t_{AA} Characteristics (5.0-V device)




Figure A-24. Vcc-tACP Characteristics (5.0-V device)





Figure A-25. Vcc-toEA Characteristics (5.0-V device)



A.3 Current Consumption Dependence on Cycle Time

Figure A-26. I_{CC1} - t_{RC} Characteristics (5.0-V device)




Figure A-27. I_{CC3} - t_{RC} Characteristics (5.0-V device)




Figure A-28. I_{CC4} - t_{PC} Characteristics (5.0-V device)




Figure A-29. I_{CC4} - t_{HPC} Characteristics (5.0-V device)




Figure A-30. I_{CCS} - t_{RC} Characteristics (5.0-V device)




Figure A-31. I_{CC1} - t_{RAS} Characteristics (5.0-V device)




Figure A-32. I_{CC3} - t_{RAS} Characteristics (3.3-V device)




Figure A-33. I_{CC3} - t_{RAS} Characteristics (5.0-V device)





Figure A-34. I_{CC6} - t_{RAS} Characteristics (5.0-V device)




A.4 Current Consumption Waveform

When $\overline{\text{RAS}}$ is activated, the sense amplifier is also activated and hence current consumption is maximized at that instant (peak current).

The data in Figures A-1 through A-34 indicate the average current consumption. In reality, however, there is a current consumption peak, as shown in Figure A-35.

Figure A-35. $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ Cycle Current Consumption Waveform



**NEC Semiconductor Device
Reliability/Quality Control System**

**NEC SEMICONDUCTOR DEVICE RELIABILITY/QUALITY
CONTROL SYSTEM**

MICROCOMPUTER LSI

MEMORY IC

GATE ARRAY

LOGIC LSI

The information in this document is subject to change without notice.

1. BASIC PRINCIPLES OF RELIABILITY/QUALITY CONTROL SYSTEM

NEC's reliability/quality control of semiconductors is based on the thorough integration of the reliable management in market analysis, development and design of the products meeting users' needs, and manufacturing process design, on one hand, and, quality control in materials and parts supply, each and every manufacturing process, direct and reliable assurance of thorough examination and reliability test of the products, and shipment and after-sale service management, on the other. It is our pleasure and pride to serve our customers best through a product-specific efficient management system to realize reliable quality and reasonable prices to the satisfaction of the users.

As the semiconductor application fields expand and develop, the amount used in those areas is increasing tremendously. The needs of our customers for higher and higher product quality are inevitable results of the development of the electronic industry.

To meet such users' needs, the NEC concentrates on the following three key points:

- (1) Master design of key aspects of the product characteristics
- (2) Quality control system built in the manufacturing process
- (3) Removal of fault products through inspection of the products

The followings are our routine practices assure high quality products:


- (a) Standardized designing practices to built reliability in to the developed products.
- (b) Thorough examination of potential factors that may cause fault products at the design examination stage.
- (c) Exhaustive and thoroughgoing evaluation of the characteristics and reliability test of the test products.
- (d) Automated manufacturing equipment to reduce variability in the product quality.
- (e) Quality control at each and every manufacturing process meeting the process-specific requirements.
- (f) Built-in learning process to increase workers' awareness of the importance of the product quality through small group activities such as the ZD (Zero-defect) groups or QC circles.
- (g) Product-specific screening, inspection, and reliability tests.
- (h) Analysis of quality information, including the field data, and feed back/forward of the analysis results.

Through these effective measures, we believe that NEC can satisfy users' needs for its high quality products.

It is not, however, the end of our efforts: we still try our best to improve the quality of our products.

Figure 1 diagrammatically describes, our quality (Q) and reliability (R) control.

Fig. 1 Q and R System Diagram



2. MANUFACTURING PROCESS QUALITY CONTROL

NEC manufactures and sells its semiconductor products under the management policy of "Reliability Quality Control" based on an accurate understanding of customers' needs and operating conditions realized in the product designs.

To secure the intended reliability and quality in the product design, possible causes of off-grade products in the manufacturing processes must be eliminated in each step of the production line through qualified manufacturing management.

For the purpose, we carefully control the quality of the parts, materials and related goods, manufacturing equipment and environment. In addition, inspection processes are inserted in the manufacturing process to check the semifinal-final products by referring to key control items at proper sampling frequency.


The above-described quality control system is explained in detail referring to the flow chart Fig. 2 - Fig. 6.

The following is a brief explanation of the material/parts control system.


First, parts, materials, chemicals, highly pure gases, and other related goods are purchased from specific manufacturers authorized by NEC.

The results of the inspection are monitored and, when necessary, corrective measures are requested to the identified suppliers or the plants are audited by the purchase division to maintain quality of the purchased items.

**Fig. 2 Manufacturing Process Control Flow Chart:
Example of Plastic Molded DIP, SOP, SOJ and QFJ (PLCC)**




**Fig. 3 Manufacturing Process Control Flow Chart:
Example of Plastic Molded QFP and TSOP**




**Fig. 4 Manufacturing Process Control Flow Chart:
Example of PGA**

| Process | Control Item | Control Purpose |
|--|--|---|
| <p>Purchase of parts/materials</p> <p>Reception Inspection</p> <p>Silicon wafer</p> <p>Diffusion</p> <p>Metallization</p> <p>Wafer sorting</p> <p>Dicing</p> <p>Die mounting</p> <p>Wire bonding</p> <p>Molding</p> <p>Lead processing</p> <p>Finish on lead's surface</p> <p>Marking</p> <p>Cut/separate</p> <p>Electrical sorting</p> <p>Reliability verification test</p> <p>Shipment</p> <p>Al</p> <p>Frame</p> <p>Fine gold wire</p> <p>Resin and cap</p> | <p>Resistivity Sheet Resistance V_{th}, Breakdown voltage Appearance</p> <p>Al thickness Appearance</p> <p>Electrical characteristics (all pieces)</p> <p>Appearance</p> <p>Appearance</p> <p>Appearance Strength of pull</p> <p>Appearance Temperature/time</p> <p>Appearance</p> <p>Appearance</p> <p>Appearance</p> <p>Appearance</p> <p>Electrical characteristics (all pieces)</p> <p>Life Test Environment Test</p> | <p>Evaluation of basic parameters</p> <p>Etching quality evaluation</p> <p>Securing film thickness Etching quality evaluation</p> <p>Elimination of off-grade electrical characteristics</p> <p>Evaluation of die quality by appearance</p> <p>Mounting quality evaluation</p> <p>Bonding quality evaluation</p> <p>Molding quality evaluation</p> <p>Lead processing evaluation</p> <p>Finish quality evaluation</p> <p>Marking quality evaluation</p> <p>Elimination of off-grade cut/ insulate</p> <p>Elimination of off-grade electrical characteristics (Burn-in, depend on product)</p> <p>Confirmation of reliability (Sampling)</p> |

**Fig. 5 Manufacturing Process Control Flow Chart:
Example of Ceramic DIP (CERDIP)**



**Fig. 6 Manufacturing Process Control Flow Chart:
Example of Ceramic DIP (SEAM WELD), Ceramic QFN (LCC), and Ceramic PGA**



3. RELIABILITY TEST

NEC's reliability test is conducted periodically, considering various standards such as JIS C 7022, MIL-STD-883, and other standards.

The following, section 3.1 describes an example of the reliability test, and section 3.2, fault evaluation criteria in the reliability test.

3.1 DESCRIPTION OF THE RELIABILITY TEST

Reliability Test: Example of Plastic Packages

| Test Item | | Test Condition | Sample Size | Equipment Test Method | |
|-----------------------------------|-----------|--|-------------|---------------------------------|------------------------------|
| | | | | JIS C 7022 | MIL-STD-883 |
| Resistance to Soldering Heat*1 | | Soak the product in melted solder at 260 ± 5 °C with no flux from 10 seconds. 1.6 ± 0.8 mm deep from the product or its tab-stud. | 18 | A-1 Condition A | — |
| Temperature Cycle | | Soak the product in a low temperature (T_{sig} min.) bath for 30 minutes then another 30 minutes in a high-temperature (T_{sig} max.) bath. Repeat this cycle 10 times. | | A-4 | 1010 Condition C |
| Thermal Shock | | Soak the product in a prescribed liquid at 100 °C for at least 5 minutes. Then, within 10 seconds, soak it in a prescribed liquid at 0 °C for at least 5 minutes. Repeat this cycle 15 times. | | A-3 Condition A Method II | 1011 Condition A |
| Solderability | | Soak the device in noncorrosive flux up to 1.27 mm deep from the product for 5 to 10 seconds then in flux of melt solder at 230 ± 5 °C with a soaking speed of 25.4 ± 6.3 mm/s, again up to 1.27 mm deep from the device for 5 seconds. Wash away the flux in alcohol and examine the soldered area of the device. | 5 | A-2 | 2003 |
| Terminal Strength | Bending*1 | Apply a weight*2 to the lead of the product in a vertical direction of the axis of the lead without causing twist in it until the lead bends by 90 degrees, then release it. Repeat this operation three times. Apply this operation separately to 3 randomly chosen terminals. | 5 | — | 2004 Condition B2 |
| High-Temperature Storage | | Conduct the left test in an environment atmosphere at 150 °C for 1000 hours. | 18 | B-3 | 1008 |
| High-Temperature Bias | | In an environmental atmosphere at 125 °C, apply the upper limit supply voltage of the recommended operating conditions for 1000 hours to conduct the bias life test. | 24 | B-1 | 1005 Condition A,B, and C |
| High-Temperature/Humidity Storage | | Conduct the life test in an atmosphere with relative humidity of 85 % at temperature of 85 °C for 1000 hours. | 26 | B-5 Condition B | — |
| PCT | | Expose the device to vapor having a pressure of 2.3×10^5 Pa (2.3 barometric pressure) in an atmosphere at 125 °C for 96 hours. | 18 | — | — |

*1) PLCC is not subjected to this test.

*2) The DIP and PPGA weight 250 grams; the SOP, QFP and QUIP weight 125 grams each.

Reliability Test: Example of Ceramic Packages

| Test Item | | Test Condition | Sample Size | Equipment Test Method | |
|--|-----------------------|---|-------------|---------------------------------|------------------------------|
| | | | | JIS C 7022 | MIL-STD-883 |
| Resistance to Soldering Heat ^{*3} | | Soak the product in melted solder at 260 ±5 °C with no flux from 10 seconds. 1.6 ±0.8 mm deep from the product or its tab-stud. | 18 | A-1 Condition A | — |
| Temperature Cycle | | Soak the product in a low temperature (T _{stg} min.) bath for 30 minutes, then another 30 minutes in a high-temperature (T _{stg} max.) bath. Repeat this cycle 10 times. | | A-4 | 1010 Condition C |
| Thermal Shock | | Soak the product in a prescribed liquid at 100 °C for at least 5 minutes. Then, within 10 seconds, soak it in a prescribed liquid at 0 °C for at least 5 minutes. Repeat this cycle 15 times. | | A-3 Condition A Method II | 1011 Condition A |
| Variable Frequency Oscillation | | Fix the product on a vibrator and apply sine wave oscillation in the X, Y, and Z directions that logarithmically changes in the range between 10 to 2000, then 2000 to 10 Hz in 4 minutes, with a peak acceleration of 20 G. | 18 | A-10 | 2007 Condition A |
| Mechanical Shock | | Mount the product on a shock tester and subject it to a shock of 1500 G (500 G ^{*1}) in acceleration and 0.5 ms in the pulse width, in the X, Y, and Z directions 3 times each. | | A-7 Condition F, D | 2002 Condition B, A |
| Constant Acceleration | | Fix the product on the tester and subject it to a centrifugal acceleration of 20000 G (5000 G ^{*2}) is applied in the X, Y, and Z directions for 1 minute in each. | | A-9 Condition C, A | 2001 Condition A |
| Solderability | | Soak the device in noncorrosive flux up to 1.27 mm deep from the product for 5 to 10 seconds, then in flux of melted solder at 230 ±5 °C at a soaking speed of 25.4 ±6.3 mm/s, again up to 1.27 mm deep from the device for 5 seconds. Wash away the flux in alcohol and examine the soldered area of the device. | 5 | A-2 | 2003 |
| Terminal Strength | Bending ^{*3} | Apply a prescribed weight to the lead of the product in a vertical direction of the axis of the lead without causing twist in it until the lead bends by 90 ±5 degrees, then release it. Repeat this three times. Apply this separately to 3 randomly chosen terminals. | 5 | — | 2004 Condition B2 |
| High-Temperature Storage | | Conduct the life test in an environmental atmosphere at 150 °C for 1000 hours. | 18 | B-3 | 1008 |
| High-Temperature Bias | | In an environmental atmosphere at 125 °C, apply the upper limit supply voltage of the recommended operating conditions for 1000 hours to conduct the bias life test. | 24 | B-1 | 1005 Condition A,B, and C |

*1) Glass-windowed products. *2) Glass-windowed products and products with heat sink.

*3) The LCC is not subjected to this test.

3.2 FAULT EVALUATION CRITERIA IN RELIABILITY TEST

Example of Plastic Package Product

| Testing Item | Fault Evaluation Criterion | |
|---|--|--|
| Resistance to Soldering Heat* Temperature Cycle Thermal Shock* High-Temperature Storage High-Temperature Bias High-Temperature/Humidity/Storage PCT | Within tolerance of the electrical characteristics | |
| Terminal Strength (Bending)* | Lead appearance | No breaking/Loosening |
| Solderability | Lead appearance | Above 95 % Solder Coverage of Tested Surface |

*The PLCC is not subjected to this test.

Example of Ceramic Package Product

| Testing Item | Fault Evaluation Criterion | |
|---|--|--|
| Resistance to Soldering Heat* Temperature Cycle Thermal Shock Variable Frequency Oscillation Mechanical Shock Constant Acceleration High-Temperature Storage High-Temperature Bias | Within tolerance of the electrical characteristics | |
| Terminal Strength (Bending)* | Lead appearance | No breaking/Loosening |
| Solderability | Lead appearance | Above 95 % Solder Coverage of Tested Surface |

*The LCC is not subjected to this test.



NEC

NEC Electronics Inc.

Corporate Headquarters
475 Ellis Street
Mountain View, CA 94043
Telephone: 415-960-6000
Fax: 415-965-6130

New Corporate Headquarters
(Fall 1996)
2880 Scott Blvd.
Santa Clara, CA 95050

For literature, call toll-free 8 a.m. to 4 p.m., Pacific time: 1-800-366-9782