


# 4M DRAM

*Fleisher*

**Data Book**

**1992**



**SAMSUNG**

### **PRINTED IN KOREA**

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserve the right to change device specifications.

# TABLE OF CONTENTS

## I. FUNCTION GUIDE

1. Introduction .....	11
2. Product Guide .....	14
3. Cross Reference Guide .....	16
4. Ordering Information .....	17

## II. 4M DRAM DATA SHEETS

### 4M X 1

1. KM41C4000 .....	21
2. KM41C1000L .....	21
3. KM41C4001 .....	37
4. KM41C4002 .....	52
5. KM41C4000A .....	68
6. KM41C4000AL .....	86
7. KM41C4000ASL .....	104
8. KM41C4001A .....	122
9. KM41C4002A .....	138

### 1M X 4

10. KM44C1000 .....	155
11. KM44C1000L .....	155
12. KM44C1002 .....	171
13. KM44C1000A .....	188
14. KM44C1000AL .....	206
15. KM44C1000ASL .....	224
16. KM44C1002A .....	242
17. KM44C1010A .....	260
18. KM44C1012A .....	261

### 256K X 16

19. KM416C256 .....	262
---------------------	-----

### 256K X 18

20. KM418C256 .....	284
---------------------	-----

### 512K X 8

21. KM48C512 .....	306
--------------------	-----

### 512K X 9

22. KM49C512 .....	320
--------------------	-----

## III. 4M DRAM MODULES DATA SHEETS

1. KMM581000AN .....	337
2. KMM591000AN .....	347
3. KMM584000A .....	357
4. KMM594000A .....	367
5. KMM5321000AV/AVG .....	377
6. KMM5361000A/AG/A1/A1G .....	388
7. KMM5322000AV/AVG .....	399
8. KMM5362000A/AG/A1/A1G .....	410
9. KMM5401000A/AG .....	421
10. KMM5402000A/AG .....	434

## IV. SALES OFFICES AND MANUFACTURER'S REPRESENTATIVES

REPRESENTATIVES .....	447
-----------------------	-----


<b>Function Guide</b>	<b>1</b>
<b>4M DRAM Data Sheets</b>	<b>2</b>
<b>4M DRAM MODULES Data Sheets</b>	<b>3</b>
<b>Sales Offices and Manufacturer's Representatives</b>	<b>4</b>

# FUNCTION GUIDE 1




## 1. Introduction

### 1.1 Dynamic RAM



1

# FUNCTION GUIDE



\* New Product

## 1.2 Dynamic RAM Module

CMOS	1M×8 (2-chips)	KMM581000AN-7	KMM581000AN-8	KMM581000AN-10
	1M×9 (3-chips)	KMM591000AN-7	KMM591000AN-8	KMM591000AN-10
	4M×8	KMM584000A-7	KMM584000A-8	KMM584000A-10
	4M×9	KMM594000A-7	KMM594000A-8	KMM594000A-10
	1M×32	KMM5321000AV/AVG-7	KMM5321000AV/AVG-8	KMM5321000AV/AVG-10
	1M×36	KMM5361000A/AG/A1/A1G-7	KMM5361000A/AG/A1/A1G-8	KMM5361000A/AG/A1/A1G-10
	2M×32	KMM5322000AV/AVG-7	KMM5322000AV/AVG-8	KMM5322000AV/AVG-10
	2M×36	KMM5362000A/AG/A1/A1G-7	KMM5362000A/AG/A1/A1G-8	KMM5362000A/AG/A1/A1G-10
	1M×40	KMM5401000A/AG-7	KMM5401000A/AG-8	KMM5401000A/AG-10
	2M×40	KMM5402000A/AG-7	KMM5402000A/AG-8	KMM5402000A/AG-10

1



## 2. Product Guide

### 2.1 Dynamic RAM

Generation	Part Number	Organization	Speed (ns)	Technology	Feature	Package	Remark	
1st Gen.	KM41C4000J	4M x 1	80/100	CMOS	Fast Page	20 Pin SOJ	Now	
	KM41C4000Z	4M x 1	80/100	CMOS	Fast Page	20 Pin ZIP	Now	
	KM41C4000LJ	4M x 1	80/100	CMOS	Fast Page	20 Pin SOJ	Now	
	KM41C4000LZ	4M x 1	80/100	CMOS	Fast Page	20 Pin ZIP	Now	
	KM41C4001J	4M x 1	80/100	CMOS	Nibble	20 Pin SOJ	Now	
	KM41C4001Z	4M x 1	80/100	CMOS	Nibble	20 Pin ZIP	Now	
	KM41C4002J	4M x 1	80/100	CMOS	Static Column	20 Pin SOJ	Now	
	KM41C4002Z	4M x 1	80/100	CMOS	Static Column	20 Pin ZIP	Now	
	KM44C1000J	1M x 4	80/100	CMOS	Fast Page	20 Pin SOJ	Now	
	KM44C1000Z	1M x 4	80/100	CMOS	Fast Page	20 Pin ZIP	Now	
	KM44C1000LJ	1M x 4	80/100	CMOS	Fast Page	20 Pin SOJ	Now	
	KM44C1000LZ	1M x 4	80/100	CMOS	Fast Page	20 Pin ZIP	Now	
	KM44C1002J	1M x 4	80/100	CMOS	Static Column	20 Pin SOJ	Now	
	KM44C1002Z	1M x 4	80/100	CMOS	Static Column	20 Pin ZIP	Now	
	2nd Gen.	KM41C4000AJ	4M x 1	70/80/100	CMOS	Fast Page	20 Pin SOJ	Now
		KM41C4000AP	4M x 1	70/80/100	CMOS	Fast Page	18 Pin DIP	Now
KM41C4000AZ		4M x 1	70/80/100	CMOS	Fast Page	20 Pin ZIP	Now	
KM41C4000AT		4M x 1	70/80/100	CMOS	Fast Page	20 Pin TSOP	Now	
KM41C4000ALJ/ASLJ		4M x 1	70/80/100	CMOS	Fast Page	20 Pin SOJ	Now	
KM41C4000ALP/ASLP		4M x 1	70/80/100	CMOS	Fast Page	18 Pin DIP	Now	
KM41C4000ALZ/ASLZ		4M x 1	70/80/100	CMOS	Fast Page	20 Pin ZIP	Now	
KM41C4000ALT/ASLT		4M x 1	70/80/100	CMOS	Fast Page	20 Pin TSOP	Now	
KM41C4001AJ		4M x 1	70/80/100	CMOS	Nibble	20 Pin SOJ	Now	
KM41C4001AP		4M x 1	70/80/100	CMOS	Nibble	18 Pin DIP	Now	
KM41C4001AZ		4M x 1	70/80/100	CMOS	Nibble	20 Pin ZIP	Now	
KM41C4002AJ		4M x 1	70/80/100	CMOS	Static Column	20 Pin SOJ	Now	
KM41C4002AP		4M x 1	70/80/100	CMOS	Static Column	18 Pin DIP	Now	
KM41C4002AZ		4M x 1	70/80/100	CMOS	Static Column	20 Pin ZIP	Now	
KM44C1000AJ		1M x 4	70/80/100	CMOS	Fast Page	20 Pin SOJ	Now	
KM44C1000AP		1M x 4	70/80/100	CMOS	Fast Page	20 Pin DIP	Now	
KM44C1000AZ		1M x 4	70/80/100	CMOS	Fast Page	20 Pin ZIP	Now	
KM44C1000AT		1M x 4	70/80/100	CMOS	Fast Page	20 Pin TSOP	Now	
KM441000ALJ/ASLJ		1M x 4	70/80/100	CMOS	Fast Page	20 Pin SOJ	Now	
KM441000ALP/ASLP		1M x 4	70/80/100	CMOS	Fast Page	20 Pin DIP	Now	
KM44C1000ALZ/ASLZ		1M x 4	70/80/100	CMOS	Fast Page	20 Pin ZIP	Now	
KM44C1000ALT/ASLT		1M x 4	70/80/100	CMOS	Fast Page	20 Pin TSOP	Now	
KM44C1002AJ		1M x 4	70/80/100	CMOS	Static Column	20 Pin SOJ	Now	
KM44C1002AP		1M x 4	70/80/100	CMOS	Static Column	20 Pin DIP	Now	
KM44C1002AZ		1M x 4	70/80/100	CMOS	Static Column	20 Pin ZIP	Now	
KM44C1010AJ		1M x 4	70/80/100	CMOS	Fast Page with WPB	20 Pin SOJ	Now	
KM44C1010AP		1M x 4	70/80/100	CMOS	Fast Page with WPB	20 Pin DIP	Now	
KM44C1010AZ		1M x 4	70/80/100	CMOS	Fast Page with WPB	20 Pin ZIP	Now	
KM44C1012AJ		1M x 4	70/80/100	CMOS	Static Column with WPB	20 Pin SOJ	Now	
KM44C1012AP		1M x 4	70/80/100	CMOS	Static Column with WPB	20 Pin DIP	Now	
KM44C1012AZ		1M x 4	70/80/100	CMOS	Static Column with WPB	20 Pin ZIP	Now	
3rd Gen.		*KM41C4000B	4M x 1	50/60	CMOS	Fast Page	20 Pin SOJ	2Q, '92
		*KM44C1000B	1M x 4	50/60	CMOS	Fast Page	20 Pin SOJ	2Q, '92
		*KM416C256J	256K x 16	70/80/100	CMOS	Fast Page	40 Pin SOJ	2Q, '92
		*KM416C256Z	256K x 16	70/80/100	CMOS	Fast Page	40 Pin ZIP	2Q, '92

## Dynamic RAM (Continued)

Generation	Part Number	Organization	Speed (ns)	Technology	Feature	Package	Remark
	*KM416C266J	256K×16	70/80/100	CMOS	Fast Page with WPB	40 Pin SOJ	2Q, '92
	*KM416C266Z	256K×16	70/80/100	CMOS	Fast Page with WPB	40 Pin ZIP	2Q, '92
	*KM418C256J	256K×18	70/80/100	CMOS	Fast Page	40 Pin SOJ	2Q, '92
	*KM418C256Z	256K×18	70/80/100	CMOS	Fast Page	40 Pin ZIP	2Q, '92
	*KM48C512J	512K×8	70/80/100	CMOS	Fast Page	28 Pin SOJ	2Q, '92
	*KM48C512Z	512K×8	70/80/100	CMOS	Fast Page	28 Pin ZIP	2Q, '92
	*KM48C522J	512K×8	70/80/100	CMOS	Fast Page with WPB	28 Pin SOJ	2Q, '92
	*KM48C522Z	512K×8	70/80/100	CMOS	Fast Page with WPB	28 Pin SOJ	2Q, '92
	*KM49C512J	512K×9	70/80/100	CMOS	Fast Page	28 Pin SOJ	2Q, '92
	*KM49C512Z	512K×9	70/80/100	CMOS	Fast Page	28 Pin ZIP	2Q, '92

## 2.2 Dynamic RAM Module

\*S: Single Side

\*D: Double Side

Part Number	Organization	Speed (ns)	Technology	Feature	Package	PCB Height [In]
KMM581000AN	1M×8	70/80/100	CMOS	Fast Page Mode	*S, 30 Pin SIMM	0.65
KMM591000AN	1M×9	70/80/100	CMOS	Fast Page Mode	*S, 30 Pin SIMM	0.65
KMM584000A	4M×8	70/80/100	CMOS	Fast Page Mode	*S, 30 Pin SIMM	0.805
KMM594000A	4M×9	70/80/100	CMOS	Fast Page Mode	*S, 30 Pin SIMM	0.805
KMM5321000AV/AVG	1M×32	70/80/100	CMOS	Fast Page Mode	*S, 72 Pin SIMM	0.855
KMM5361000A/AG/A1/A1G	1M×36	70/80/100	CMOS	Fast Page Mode	A/AG: *D, 72 Pin A1/A1G: *S, 72 Pin	A/AG: 1.25 A1/A1G: 1.0
KMM5322000AV/AVG	2M×32	70/80/100	CMOS	Fast Page Mode	*D, 72 Pin SIMM	0.855
KMM5362000A/AG/A1/A1G	2M×36	70/80/100	CMOS	Fast Page Mode	*D, 72 Pin SIMM	A/AG: 1.25 A1/A1G: 1.0
KMM5401000A/AG	1M×40	70/80/100	CMOS	Fast Page Mode	*S, 72 Pin SIMM	1.0
KMM5402000A/AG	2M×40	70/80/100	CMOS	Fast Page Mode	*D, 72 Pin SIMM	1.0

## 3. Cross Reference

### 3.1 Dynamic RAM


Org.	Mode	Samsung	Toshiba	Hitachi	Fujitsu	NEC	Oki
X1	F. Page	KM41C4000	TC514100	HM514100	MB814100	MPD424100	MSM514100
	Nibble	KM41C4001	TC514101	HM514101	MB814101	MPD424101	MSM514101
	S. Column	KM41C4002	TC514102	HM514102	MB814102	MPD424102	MSM514102
X4	F. Page	KM44C1000	TC514400	HM514400	MB814400	MPD424400	MSM514400
	S. Column	KM44C1002	TC514402	HM514402	MB814402	MPD424402	MSM514402

### 3.2 Dynamic RAM Module


Density	Organization	Samsung	Toshiba	Hitachi	NEC
8M bit	1M × 8 (2C)	KMM581000AN		HB56G18	
9M bit	1M × 9 (3C)	KMM591000AN		HB56G19	
32M bit	4M × 8	KMM584000	THM84000	HB56A48	MC-424100A8
36M bit	4M × 9	KMM594000	THM94000	HB56A49	MC-424100A9
32M bit	1M × 32	KMM5321000	THM321000	HB56D132	
36M bit	1M × 36	KMM5361000	THM5361020	HB56D136	MC-421000A36
64M bit	2M × 32	KMM5322000	THM322020	HB56D232	
72M bit	2M × 36	KMM5362000	THM362020	HB56D236	MC-422000A36
40M bit	1M × 40	KMM5401000	THM401020	HB56A140	
80M bit	2M × 40	KMM5402000	THM402020		

## 4. Ordering Information

### 4.1 Dynamic RAM




### 4.2 Dynamic RAM Module




# NOTES

A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten notes.

## 4M DRAM DATA SHEETS 2

- 
1. KM41C4030
  2. KM41C1000L
  3. KM41C4001
  4. KM41C4032
  5. KM41C4000A
  6. KM41C4000AL
  7. KM41C4000ASL
  - 8.
  - 9.
  10. KM44C1000
  11. KM44C1000L
  12. KM44C1002
  13. KM44C1000A
  14. KM44C1000AL
  15. KM44C1000ASL
  16. KM44C1002A
  17. KM44C1010A
  18. KM44C1012A
  19. KM416C256
  20. KM418C256
  21. KM48C512
  22. KM49C512



## 4Mx1 Bit CMOS Dynamic RAM with Fast Page Mode

### FEATURES

- Performance range:

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4000/L- 8	80ns	20ns	150ns
KM41C4000/L-10	100ns	25ns	180ns

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Common I/O capability using Early Write
- Single +5V  $\pm$  10% power supply
- Refresh Cycles:
  - 1024 cycles/16ms
  - 1024 cycles/128ms (L-Version)
- Power dissipation
  - Standby: 5.5mW
  - 1.7mW (L-Version)
  - Active : 550mW (80ns)
  - 468mW (100ns)
- JEDEC standard pinout
- Available in Plastic SOJ/ZIP

### GENERAL DESCRIPTION


The Samsung KM41C4000/L is a high speed CMOS 4,194,304 bit X 1 dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4000/L features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only Refresh. All inputs and output are fully TTL compatible.


The KM41C4000/L is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)

- KM41C4000J/LJ
- KM41C4000Z/LZ



Pin Name	Pin Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
D	Data In
Q	Data Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min)	KM41C4000/L- 8	I <sub>CC1</sub>	—	100	mA
	KM41C4000/L-10			85	
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min)	KM41C4000/L- 8	I <sub>CC3</sub>	—	100	mA
	KM41C4000/L-10			85	
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling @ t <sub>PC</sub> =min.)	KM41C4000/L- 8	I <sub>CC4</sub>	—	60	mA
	KM41C4000/L-10			50	
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$ )	KM41C4000-8/10	I <sub>CC5</sub>	—	1	mA
	KM41C4000L-8/10			300	
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4000/L- 8	I <sub>CC6</sub>	—	100	mA
	KM41C4000/L-10			85	
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode Input High Voltage (V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage (V <sub>IL</sub> )=0.2V $\overline{\text{CAS}}=\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycling or 0.2V D <sub>IN</sub> =Don't Care T <sub>RC</sub> =125μs, T <sub>RAS</sub> =t <sub>RAS</sub> min.~1μs	KM41C4000L- 8	I <sub>CC7</sub>	—	400	μA
	KM41C4000L-10				
Stand Current ( $\overline{\text{RAS}}=V_{IH}$ , $\overline{\text{CAS}}=V_{IL}$ Dout Enable)		I <sub>CC8</sub>	—	5	mA

**DC AND OPERATING CHARACTERISTICS** (Continued)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test = 0 volts)	$I_{IL}$	-10	10	$\mu A$
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	-10	10	$\mu A$
Output High Voltage Level ( $I_{OH} = -5mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL} = 4.2mA$ )	$V_{OL}$	—	0.4	V

\*NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as average current.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC6}$  Address can be changed maximum two times while  $\overline{RAS} = V_{IL}$ .  $I_{CC4}$ , Address can be changed maximum once while  $\overline{CAS} = V_{IH}$ .

**CAPACITANCE** ( $T_A = 25^\circ C$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_{10}$ , D)	$C_{IN1}$	—	5	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ )	$C_{IN2}$	—	7	pF
Output Capacitance (Q)	$C_{OUT}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ C \leq T_A \leq 70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$ , See notes 1,2)

Parameter	Symbol	KM41C4000/L-8		KM41C4000/L-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	175		210		ns	
Fast Page mode cycle time	$t_{PC}$	55		60		ns	
Fast Page mode read-modify-write cycle time	$t_{PRWC}$	80		90		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		25	ns	3,4
Access time from column address	$t_{AA}$		40		50	ns	3,10
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		50		55	ns	
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	20	ns	6
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	80	10,000	100	10,000	ns	
$\overline{RAS}$ pulse width (Fast page mode)	$t_{RASP}$	80	200,000	100	200,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	60	25	75	ns	4,5
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	40	20	50	ns	10
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		10		ns	



AC CHARACTERISTICS (Continued)

Parameter	Symbol	KM41C4000/L-8		KM41C4000/L-10		Unit	Notes
		Min	Max	Min	Max		
CAS precharge time	t <sub>CP</sub>	10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	60		75		ns	12
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		ns	8
Write command hold time	t <sub>WCH</sub>	15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	60		75		ns	12
Write command pulse width	t <sub>WP</sub>	15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		ns	9
Data-in hold time	t <sub>DH</sub>	15		20		ns	9
Data-in hold referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	60		75		ns	12
Refresh period (1024 cycles)	t <sub>REF</sub>		16		16	ms	
Refresh period (only for L-version, 1024 cycles)	t <sub>REF</sub>		128		128	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t <sub>CWD</sub>	20		25		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t <sub>RWD</sub>	80		100		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	40		50		ns	7
$\overline{\text{CAS}}$ setup time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CSR</sub>	10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	30		30		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t <sub>RPC</sub>	0		0		ns	
CAS precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ counter test)	t <sub>CPT</sub>	40		50		ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	t <sub>WRP</sub>	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	t <sub>WRH</sub>	10		10		ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	50		55		ns	

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	KM41C4000/L-8		KM41C4000/L-10		Unit	Notes
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	155	—	185	—	ns	
Read-Write Cycle Time	t <sub>RWC</sub>	180	—	215	—	ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	60	—	65	—	ns	
Fast Page Mode Read-Write Cycle Time	t <sub>PRWC</sub>	85	—	95	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	85	—	105	ns	3,4
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	25	—	30	ns	3,4
Access Time from Column Address	t <sub>AA</sub>	—	45	—	55	ns	3,10
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>CPA</sub>	—	55	—	60	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	85	10,000	105	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	85	200,000	105	200,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	85	—	105	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	25	10,000	30	10,000	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	45	—	55	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ Delay Time	t <sub>CWD</sub>	25	—	30	—	ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ Delay Time	t <sub>RWD</sub>	85	—	105	—	ns	7
Column Address to $\overline{\text{W}}$ Time	t <sub>AWD</sub>	45	—	55	—	ns	7

NOTES

1. An initial pause of 200μs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub> > t<sub>RCD(max)</sub>.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
7. t<sub>wcs</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data

- sheet as electrical characteristics only. If t<sub>wcs</sub> > t<sub>wcs(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> > t<sub>CWD(min)</sub> and t<sub>RWD</sub> > t<sub>RWD(min)</sub> and t<sub>AWD</sub> > t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
  9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
  10. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
  11. These specifications are applied in the test mode.
  12. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>.


2






**TIMING DIAGRAMS** (Continued)

**FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**



TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-WRITE CYCLE



DON'T CARE


2



**TIMING DIAGRAMS** (Continued)


**$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE**

Note:  $\overline{\text{W}}$ , D, A<sub>10</sub> = Don't Care



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**


NOTE: Address = Don't Care



 DON'T CARE


TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




2

HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued)


$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH COUNTER TEST CYCLE



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D. Address=Don't Care



2

**TEST MODE DESCRIPTION**

The KM41C4000L is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way.  $A_{10R}$ ,  $A_{10C}$  and  $A_{0C}$  are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicating a "0". In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{W}$ ,  $\overline{CAS}$  Before  $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$  Before  $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM41C4000/L contains 4,194,304 memory locations. Twenty two address bits are required to address a particular memory location. Since the KM41C4000/L has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column address. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operating of the KM41C4000/L begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM41C4000/L cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time ( $t_{\text{RP}}$ ) requirement.

### $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4000/L begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{\text{W}}$ ) high during a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{RCD}}(\text{max})$ , the access time to valid data is specified by  $t_{\text{RAC}}$ . If  $\overline{\text{CAS}}$  goes low after  $t_{\text{RCD}}(\text{max})$ , the access time is measured from  $\overline{\text{CAS}}$  and is specified by  $t_{\text{CAC}}$ . In order to achieve the minimum access time,  $t_{\text{RAC}}(\text{min})$ , it is necessary to bring  $\overline{\text{CAS}}$  low before  $t_{\text{RCD}}(\text{max})$ .

### Write

The KM41C4000/L can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{W}}$  and  $\overline{\text{CAS}}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{\text{W}}$  or  $\overline{\text{CAS}}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{\text{W}}$  low before  $\overline{\text{CAS}}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{\text{W}}$  low after  $\overline{\text{CAS}}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{\text{W}}$  is brought low after  $\overline{\text{CAS}}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4000/L has a three-state output buffer which is controlled by  $\overline{\text{CAS}}$ . Whenever  $\overline{\text{CAS}}$  is high ( $V_{\text{IH}}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{\text{CLZ}}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{\text{CLZ}}$  and before the valid data appears at the output. The timing parameters  $t_{\text{CAC}}$ ,  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM41C4000/L operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{\text{RAS}}$ -only Refresh, Fast Page Mode Write,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh,  $\overline{\text{CAS}}$ -only cycle.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM41C4000/L is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every

## DEVICE OPERATION (Continued)

16/128 (L-version)ms. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM41C4000/L has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM41C4000/L hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM41C4000/L by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Fast Page Mode

The KM41C4000/L has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

### $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$

counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter. This  $A_{10}$  bit is set high internally.

**Column Address**—Bits  $A_0$  through  $A_{10}$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

### Suggested $\overline{CAS}$ -Before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.


### Power-up

If  $\overline{RAS}=V_{SS}$  during power-up, the KM41C4000/L could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid VIH in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.

PACKAGE DIMENSIONS

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



## 4Mx1 Bit CMOS Dynamic RAM with Nibble Mode


### FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4001- 8	80ns	20ns	150ns
KM41C4001-10	100ns	25ns	180ns

- Nibble Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic SOJ, ZIP

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The Samsung KM41C4001 is a high speed CMOS 4,194,304 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.


The KM41C4001 features Nibble Mode operation which allows high speed serial access of up to 4 bits of data.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.


The KM41C4001 is fabricated using Samsung's advanced CMOS process.

### PIN CONFIGURATION (Top Views)

- KM41C4001J



- KM41C4001Z



Pin Name	Pin Function
A0-A10	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C≤T<sub>A</sub>≤70°C, V<sub>CC</sub>=5.0V±10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ t <sub>RC</sub> =min)	KM41C4001- 8	I <sub>CC1</sub>	—	100	mA
	KM41C4001-10			85	
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{RAS}$ Cycling, $\overline{CAS}=V_{IH}$ , @ t <sub>RC</sub> =min)	KM41C4001- 8	I <sub>CC3</sub>	—	100	mA
	KM41C4001-10			85	
Nibble Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ , Address cycling: @ t <sub>NC</sub> =min.)	KM41C4001- 8	I <sub>CC4</sub>	—	60	mA
	KM41C4001-10			50	
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	1	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ cycling @ t <sub>RC</sub> =min.)	KM41C4001- 8	I <sub>CC6</sub>	—	100	mA
	KM41C4001-10			85	
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CAS}=V_{IL}$ Dout=Enable)		I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. I<sub>CC</sub> is specified as an average current. Specified value are obtained with the output open. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub> Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{CAS}=V_{IH}$ .

## CAPACITANCE (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> , D)	C <sub>IN1</sub>	—	5	pF
Input Capacitance (RAS, CAS, W)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (Q)	C <sub>OUT</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KM41C4001-8		KM41C4001-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	175		210		ns	
Nibble Mode Cycle Time	t <sub>NC</sub>	40		45		ns	
Nibble Mode Read-Write Cycle Time	t <sub>NRWC</sub>	65		70		ns	
Access time from RAS	t <sub>RAC</sub>		80		100	ns	3,4
Access time from CAS	t <sub>CAC</sub>		20		25	ns	3,4
Nibble Mode Access Time	t <sub>NCAC</sub>		20		25	ns	
Access time from column address	t <sub>AA</sub>		40		50	ns	3,10
CAS to output in Low-Z	t <sub>CLZ</sub>	5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	20	ns	6
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	ns	2
RAS precharge time	t <sub>RP</sub>	60		70		ns	
RAS pulse width	t <sub>RAS</sub>	80	10,000	100	10,000	ns	
RAS hold time	t <sub>RSH</sub>	20		25		ns	
CAS hold time	t <sub>CSH</sub>	80		100		ns	
CAS pulse width	t <sub>CAS</sub>	20	10,000	25	10,000	ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	60	25	75	ns	4,5
RAS to column address delay time	t <sub>RAD</sub>	15	40	20	50	ns	10
CAS to RAS precharge time	t <sub>CRP</sub>	5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	20		20		ns	
Column address hold referenced to RAS	t <sub>AR</sub>	60		75		ns	12
Column Address to RAS lead time	t <sub>RAL</sub>	40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		ns	
Read command hold referenced to CAS	t <sub>RCH</sub>	0		0		ns	8
Read command hold referenced to RAS	t <sub>RRH</sub>	0		0		ns	8
Write command hold time	t <sub>WCH</sub>	15		20		ns	
Write command hold referenced to RAS	t <sub>WCR</sub>	60		75		ns	12
Write command pulse width	t <sub>WTP</sub>	15		20		ns	

2

**AC CHARACTERISTICS** (Continued)

Standard Operation	Symbol	KM41C4001-8		KM41C4001-10		Unit	Notes
		Min	Max	Min	Max		
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		25		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		ns	9
Data-in hold time	$t_{DH}$	15		20		ns	9
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	60		75		ns	12
Refresh period (1024 cycles)	$t_{REF}$		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		ns	7
$\overline{CAS}$ to write enable delay	$t_{CWD}$	20		25		ns	7
$\overline{RAS}$ to write enable delay	$t_{RWD}$	80		100		ns	7
Column address to $\overline{W}$ delay time	$t_{AWD}$	40		50		ns	7
$\overline{CAS}$ setup time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CSR}$	10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CHR}$	30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	0		0		ns	
$\overline{CAS}$ precharge ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ counter test)	$t_{CPT}$	40		50		ns	
Nibble mode $\overline{CAS}$ pulse width	$t_{NCAS}$	20		25		ns	
Nibble mode $\overline{CAS}$ precharge time	$t_{NCP}$	10		10		ns	
Nibble mode $\overline{RAS}$ hold time	$t_{NRSH}$	20		25		ns	
Nibble mode $\overline{CAS}$ to $\overline{W}$ delay time	$t_{NCWD}$	20		25		ns	
Nibble mode $\overline{W}$ to $\overline{RAS}$ lead time	$t_{NRWL}$	20		25		ns	
Nibble mode $\overline{W}$ to $\overline{CAS}$ lead time	$t_{NCWL}$	20		25		ns	
Write command set-up time (Test mode In)	$t_{WTS}$	10		10		ns	
Write command hold time (Test mode In)	$t_{WTH}$	10		10		ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRP}$	10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRH}$	10		10		ns	

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	KM41C4001-8		KM41C4001-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	180		215		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		85		105	ns	3,4
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		30	ns	3,4
Access time from column address	t <sub>AA</sub>		45		55	ns	3,10
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	85	10,000	105	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		30		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	85		105		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	45		55		ns	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t <sub>CWD</sub>	25		30		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t <sub>RWD</sub>	85		105		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	45		55		ns	7

NOTES


1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub>.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
7. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub> and t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
10. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
11. These specifications are applied in the test mode.
12. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>.

2




TIMING DIAGRAMS (Continued)

READ-WRITE/READ-MODIFY-WRITE CYCLE



2


NIBBLE MODE READ CYCLE




DON'T CARE

TIMING DIAGRAMS (Continued)

NIBBLE MODE WRITE CYCLE (EARLY WRITE)



NIBBLE MODE READ-WRITE CYCLE




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**RAS-ONLY REFRESH CYCLE**


Note:  $\overline{CAS} = V_{IH}$ ,  $\overline{W}, D, A_{10} = \text{Don't Care}$



2

**CAS-BEFORE-RAS REFRESH CYCLE**

NOTE: Address=Don't Care




 DON'T CARE




**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**



**HIDDEN REFRESH CYCLE (WRITE)**




 DON'T CARE



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D, Address = Don't Care



**TEST MODE DESCRIPTION**

The KM41C4001 is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A<sub>10R</sub>, A<sub>10C</sub> and A<sub>0C</sub> are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicate a "0". In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{W}$ ,  $\overline{CAS}$  Before  $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS Before  $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM41C4001 contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4001 has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column address. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operating of the KM41C4001 begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM41C4001 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time ( $t_{\text{RP}}$ ) requirement.

### $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS(min)}}$  and  $t_{\text{CAS(min)}}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4001 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{\text{W}}$ ) high during a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{RCD(max)}}$ , the access time to valid data is specified by  $t_{\text{RAC}}$ . If  $\overline{\text{CAS}}$  goes low after  $t_{\text{RCD(max)}}$ , the access time is measured from  $\overline{\text{CAS}}$  and is specified by  $t_{\text{CAC}}$ . In order to achieve the minimum access time,  $t_{\text{RAC(min)}}$ , it is necessary to bring  $\overline{\text{CAS}}$  low before  $t_{\text{RCD(max)}}$ .

### Write

The KM41C4001 can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{W}}$  and  $\overline{\text{CAS}}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{\text{W}}$  or  $\overline{\text{CAS}}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{\text{W}}$  low before  $\overline{\text{CAS}}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{\text{W}}$  low after  $\overline{\text{CAS}}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{\text{W}}$  is brought low after  $\overline{\text{CAS}}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4001 has a three-state output buffer which is controlled by  $\overline{\text{CAS}}$ . Whenever  $\overline{\text{CAS}}$  is high ( $V_{\text{IH}}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{\text{CLZ}}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{\text{CLZ}}$  and before the valid data appears at the output. The timing parameters  $t_{\text{CAC}}$ ,  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM41C4001 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Nibble Mode Read, Nibble Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{\text{RAS}}$ -only Refresh, Nibble Mode Write,  $\overline{\text{CAS}}$ -before-RAS Refresh,  $\overline{\text{CAS}}$ -only cycle.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM41C4001 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity

**DEVICE OPERATION** (Continued)

it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

***RAS-Only Refresh:*** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

***CAS-before-RAS Refresh:*** The KM41C4001 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.


***Hidden Refresh:*** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM41C4001 hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

***Other Refresh Methods:*** It is also possible to refresh the KM41C4001 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Nibble Mode**

The KM41C4001 has Nibble mode capability. Nibble mode operation allows high speed serial read, write or read-modify-write access of 4 consecutive bits. The first of 4 bits is accessed in the usual manner. The remaining nibble bits are accessed by toggling  $\overline{CAS}$  high then low while  $\overline{RAS}$  remains low.

The 4 bits of data that may be accessed during Nibble mode are determined by the lower 10 row address bits ( $RA_0$ - $RA_9$ ) and 10 column address bits ( $CA_0$ - $CA_9$ ). The two address bits,  $CA_{10}$  and  $RA_{10}$  are used to select 1 of the 4 nibble bits for initial access. The remaining nibble bits are accessed by toggling  $\overline{CAS}$  with  $\overline{RAS}$  held low. Each high-low  $\overline{CAS}$  transition will internally increment the nibble address ( $CA_{10}$   $RA_{10}$ ) as shown in the following diagram with  $RA_{10}$  being the least significant bit.



If more than 4 bits are accessed during Nibble mode, the address sequence will wrap around and repeat. If any bit is written during Nibble mode, the new data will be read on any subsequent access. If the write operation

is executed again on a subsequent access, the new data will be written into the selected cell location.

A nibble mode cycle can be a read, write or read-modify-write cycle. Any combinations of reads and writes or read-modify-write be allowed.

**CAS-Before-RAS Refresh Counter Test Cycle**

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter. This  $A_{10}$  bit is set high internally.

**Column Address**—Bits  $A_0$  through  $A_{10}$  are strobed-in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

**Suggested CAS-Before-RAS Counter Test Procedure**

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.


**Power-up**

If  $\overline{RAS} = V_{SS}$  during power-up, the KM41C4001 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid VIH in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CAS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$  only refresh before proper device operation is achieved.

PACKAGE DIMENSIONS

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



4Mx1 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

- Performance range:

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4002- 8	80ns	20ns	150ns
KM41C4002-10	100ns	25ns	180ns

- Static Column Mode operation
- CS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single +5V±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic SOJ, ZIP

GENERAL DESCRIPTION


The Samsung KM41C4002 is a high speed CMOS 4,194,304 bit x 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4002 features Static Column Mode operation which allows high speed random or sequential access within a row. Static Column Mode operation offers high performance while relaxing many critical system timing requirements for fast usable speed.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.


The KM41C4002 is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

- KM41C4002J
- KM41C4002Z



Pin Name	Pin Function
A0-A10	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CS	Chip Select Input
Vcc	Power (+5V)
Vss	Ground
N.C.	No connection

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CS}$ , Address Cycling @ t <sub>RC</sub> =min)	KM41C4002- 8	I <sub>CC1</sub>	—	100	mA
	KM41C4002-10		—	85	mA
Standby Current ( $\overline{RAS}=\overline{CS}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{RAS}$ Cycling, $\overline{CS}=V_{IH}$ , @ t <sub>RC</sub> =min)	KM41C4002- 8	I <sub>CC3</sub>	—	100	mA
	KM41C4002-10		—	85	mA
Static Column Mode Current* ( $\overline{RAS}=\overline{CS}=V_{IL}$ , Address cycling: @ t <sub>SC</sub> =min.)	KM41C4002- 8	I <sub>CC4</sub>	—	60	mA
	KM41C4002-10		—	50	mA
Standby Current ( $\overline{RAS}=\overline{CS}=V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	1	mA
$\overline{CS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CS}$ cycling @ t <sub>RC</sub> =min.)	KM41C4002- 8	I <sub>CC6</sub>	—	100	mA
	KM41C4002-10		—	85	mA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CS}=V_{IL}$ Dout=Enable)		I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. I<sub>CC</sub> is specified as an average current. Specified value are obtained with the output open. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{CAS}=V_{IH}$ .

2



**CAPACITANCE** (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> , D)	C <sub>IN1</sub>	—	5	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CS}}$ , $\overline{\text{W}}$ )	C <sub>IN2</sub>	—	7	pF
Output Capacitance (Q)	C <sub>OUT</sub>	—	7	pF

**AC CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KM41C4002-8		KM41C4002-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	175		210		ns	
Static column mode cycle time	t <sub>SC</sub>	45		55		ns	
Static column mode read-write cycle time	t <sub>SRWC</sub>	80		100		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		80		100	ns	3,4,11
Access time from $\overline{\text{CS}}$	t <sub>CAC</sub>		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		50	ns	3,11
Access time from last write	t <sub>ALW</sub>		75		95	ns	3,12
$\overline{\text{CS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		ns	3,12
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	20	ns	7
Output data hold time from column address	t <sub>AOH</sub>	5		5		ns	
Output data enable time from $\overline{\text{W}}$	t <sub>OW</sub>		50		70	ns	
Output data hold time from $\overline{\text{W}}$	t <sub>WOH</sub>	0		0		ns	
Transition time (rise and fall)	t <sub>r</sub>	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	60		70		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ pulse width (static column mode)	t <sub>RASC</sub>	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		25		ns	
$\overline{\text{CS}}$ hold time	t <sub>CSH</sub>	80		100		ns	
$\overline{\text{CS}}$ pulse width	t <sub>CS</sub>	20	10,000	25	10,000	ns	
$\overline{\text{CS}}$ pulse width (static column mode)	t <sub>CSC</sub>	20	100,000	25	100,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ delay time	t <sub>RCd</sub>	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	40	20	50	ns	11
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		10		ns	
$\overline{\text{CS}}$ precharge time (static column mode)	t <sub>CP</sub>	10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		ns	
Write address hold time referenced to $\overline{\text{RAS}}$	t <sub>AWR</sub>	60		75		ns	6
Column address hold time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	95		115		ns	

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM41C4002-8		KM41C4002-10		Unit	Notes
		Min	Max	Min	Max		
Column Address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	40		50		ns	
Column address hold time referenced to $\overline{\text{RAS}}$ rise	$t_{\text{AH}}$	5		10		ns	
Last write to column address delay time	$t_{\text{LWAD}}$	20	35	25	45	ns	
Last write to column address hold time	$t_{\text{AHLW}}$	75		95		ns	
Read command set-up time	$t_{\text{RCS}}$	0		0		ns	
Read command hold referenced to $\overline{\text{CS}}$	$t_{\text{RCH}}$	0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0		0		ns	9
Write command hold time	$t_{\text{WCH}}$	15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	$t_{\text{WCR}}$	60		75		ns	6
Write command pulse width	$t_{\text{Wp}}$	15		20		ns	
Write command inactive time	$t_{\text{WI}}$	10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	20		25		ns	
Write command to $\overline{\text{CS}}$ lead time	$t_{\text{CWL}}$	20		25		ns	
Data-in set-up time	$t_{\text{DS}}$	0		0		ns	10
Data-in hold time	$t_{\text{DH}}$	15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	60		75		ns	6
Refresh period (1024 cycles)	$t_{\text{REF}}$		16		16	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		ns	8
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time	$t_{\text{CWD}}$	20		25		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	$t_{\text{RWD}}$	80		100		ns	8
Column address to $\overline{\text{W}}$ delay time	$t_{\text{AWD}}$	40		50		ns	8
$\overline{\text{CS}}$ setup time ( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ refresh)	$t_{\text{CSR}}$	10		10		ns	
$\overline{\text{CS}}$ hold time ( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ refresh)	$t_{\text{CHR}}$	30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CS}}$ hold time	$t_{\text{RPC}}$	0		0		ns	
$\overline{\text{CS}}$ precharge ( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ counter test)	$t_{\text{CPT}}$	40		50		ns	
Write command set-up time (Test mode In)	$t_{\text{WTS}}$	10		10		ns	
Write command hold time (Test mode In)	$t_{\text{WTH}}$	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ refresh)	$t_{\text{WRP}}$	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ refresh)	$t_{\text{WRH}}$	10		10		ns	

2

TEST MODE CYCLE

(Note. 13)

Parameter	Symbol	KM41C4002-8		KM41C4002-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	155		185		ns	
Read-modify-write cycle time	$t_{RWC}$	180		215		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		85		105	ns	3,4,11
Access time from $\overline{CS}$	$t_{CAC}$		25		30	ns	3,4,5
Access time from column address	$t_{AA}$		45		55	ns	3,11
$\overline{RAS}$ pulse width	$t_{RAS}$	85	10,000	105	10,000	ns	
$\overline{CS}$ pulse width	$t_{CS}$	25	10,000	30	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	25		30		ns	
$\overline{CS}$ hold time	$t_{CSH}$	85		105		ns	
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	45		55		ns	
$\overline{CS}$ to $\overline{W}$ delay time	$t_{CWD}$	25		30		ns	8
$\overline{RAS}$ to $\overline{W}$ delay time	$t_{RWD}$	85		105		ns	8
Column address to $\overline{W}$ delay time	$t_{AWD}$	45		55		ns	8
Static column mode cycle time	$t_{SC}$	50		60		ns	
Static column mode read-modify-write	$t_{SRWC}$	85		95		ns	
$\overline{RAS}$ pulse width (Static column mode)	$t_{RASC}$	85	100,000	105	100,000	ns	
Access time from last write	$t_{ALW}$		80		100	ns	3,12
$\overline{CS}$ pulse width (static column mode)	$t_{CSC}$	25	100,000	30	100,000	ns	


NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$  only refresh before proper device operation is achieved.
2.  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
6.  $t_{AWR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If

- $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{RWD} \geq t_{RWD(min)}$  and  $t_{AWD} \geq t_{AWD(min)}$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  10. These parameters are referenced to the  $\overline{CS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
  11. Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .
  12. Operation within the  $t_{LWAD(max)}$  limit insures that  $t_{ALW(max)}$  can be met.  $t_{LWAD(max)}$  is specified as a reference point only. If  $t_{LWAD}$  is greater than the specified  $t_{LWAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .
  13. These specifications are applied in the test mode.


TIMING DIAGRAMS

READ CYCLE



2


WRITE CYCLE (EARLY WRITE)




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**READ-WRITE/READ-MODIFY-WRITE CYCLE**



**STATIC COLUMN MODE READ CYCLE**



DON'T CARE






TIMING DIAGRAMS (Continued)

RAS-ONLY REFRESH CYCLE


NOTE:  $\bar{W}$ , D, A<sub>10</sub>=Don't Care



2

CS-BEFORE-RAS REFRESH CYCLE

NOTE: Address=Don't Care




 DON'T CARE




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)

$\overline{CS}$ -BEFORE- $\overline{RAS}$  REFRESH COUNTER TEST CYCLE




2

**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D, Address= Don't Care



**TEST MODE DESCRIPTION**

The KM41C4002 is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way.  $A_{10R}$ ,  $A_{10C}$  and  $A_{0C}$  are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicate a "0". In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{\text{W}}$ ,  $\overline{\text{CS}}$  Before  $\overline{\text{RAS}}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{\text{CS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle" or " $\overline{\text{RAS}}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM41C4002 contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4002 has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the chip select input ( $\overline{CS}$ ) and the valid row and column address inputs.

Operating of the KM41C4002 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CS}$ . This is the beginning of any KM41C4002 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4002 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CS}$  and on the valid column address transition.

If  $\overline{CS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CS}$  goes low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCD(max)}$  and  $t_{RAD(max)}$ .

### Write

The KM41C4002 can perform early write, late write and

read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{W}$  is brought low after  $\overline{CS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4002 has a three-state output buffer which is controlled by  $\overline{CS}$ . Whenever  $\overline{CS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM41C4002 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Static Column Mode Read, Static Column Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Static Column Mode Write,  $\overline{CS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CS}$ -only cycle.

*Indeterminate Output State:* Delayed Write

## DEVICE OPERATION (Continued)

### Refresh

The data in the KM41C4002 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

***RAS-Only Refresh:*** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. This cycle must be repeated for each row.

***CS-before-RAS Refresh:*** The KM41C4002 has  $\overline{CS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle.

***Hidden Refresh:*** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CS}$  active time and cycling  $\overline{RAS}$ . The KM41C4002 hidden refresh cycle is actually a  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

***Other Refresh Methods:*** It is also possible to refresh the KM41C4002 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Static Column Mode

Static Column Mode allows high speed read, write or read-modify-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM. The read, write or read-modify-write cycles may be mixed in any order.

A Static Column mode read cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{W}=V_{IH}$  and  $\overline{RAS}=V_{IL}$ .

A Static Column mode write cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{RAS}=V_{IL}$  and toggling either  $\overline{W}$  or  $\overline{CS}$ . The data is written into the cell triggered by the latter falling edge of  $\overline{W}$  or  $\overline{CS}$ .

### $\overline{CS}$ -before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CS}$ -before- $\overline{RAS}$  refresh operation,  $\overline{CS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter. The  $A_{10}$  bit is set high internally.

**Column Address**—Bits  $A_0$  through  $A_{10}$  are strobed-in by the falling edge of  $\overline{CS}$  as in a normal memory cycle.

### Suggested $\overline{CS}$ -before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 512 times so that highs are written into the 512 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.


### Power-up

If  $\overline{RAS}=V_{SS}$  during power-up, the KM41C4002 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$  only refresh before proper device operation is achieved.

PACKAGE DIMENSIONS

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



2

4Mx1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4000A- 7	70ns	20ns	130ns
KM41C4000A- 8	80ns	20ns	150ns
KM41C4000A-10	100ns	25ns	180ns

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic DIP, SOJ, ZIP, and TSOP (II)

GENERAL DESCRIPTION


The Samsung KM41C4000A is a high speed CMOS 4,194,304 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4000A features Fast Page Mode operation which allows high speed random access of memory cells within the same row.






$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only Refresh. All inputs and output are fully TTL compatible.

The KM41C4000A is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
D	Data In
Q	Data Out
$\overline{W}$	Read/Write Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)  
(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min)	KM41C4000A- 7	I <sub>CC1</sub>	—	105	mA
	KM41C4000A- 8		—	95	mA
	KM41C4000A-10		—	85	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4000A- 7	I <sub>CC3</sub>	—	105	mA
	KM41C4000A- 8		—	95	mA
	KM41C4000A-10		—	85	mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling @ t <sub>PC</sub> =min.)	KM41C4000A- 7	I <sub>CC4</sub>	—	80	mA
	KM41C4000A- 8		—	70	mA
	KM41C4000A-10		—	60	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{W} \geq V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	1	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4000A- 7	I <sub>CC6</sub>	—	105	mA
	KM41C4000A- 8		—	95	mA
	KM41C4000A-10		—	85	mA
Standby Current ( $\overline{\text{RAS}}=V_{IH}$ , $\overline{\text{CAS}}=V_{IL}$ , Dout Enable)		I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0 ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> = -5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> = 4.2mA)		V <sub>OL</sub>	—	0.4	V

\* Note: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>. Address can be changed maximum two times while  $\overline{\text{RAS}}=V_{IL}$ . I<sub>CC4</sub>. Address can be changed maximum once while  $\overline{\text{CAS}}=V_{IH}$ .

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_{10}$ , D)	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ )	$C_{IN2}$	—	7	pF
Output Capacitance (Q)	$C_{OUT}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC}=5.0\text{V} \pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KM41C4000A-7		KM41C4000A-8		KM41C4000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	155		175		210		ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		70		80		100	ns	3,4,10
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	6
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	$t_{AR}$	55		60		75		ns	12
Column Address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		ns	8
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	$t_{WCR}$	55		60		75		ns	12
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	20		20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	9

**2**

**AC CHARACTERISTICS** (Continued)

Standard Operation	Symbol	KM41C4000A-7		KM41C4000A-8		KM41C4000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	9
Data-in hold referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	55		60		75		ns	12
Refresh period (1024 cycles)	t <sub>REF</sub>		16		16		16	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	7
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	20		20		25		ns	7
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	70		80		100		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	35		40		50		ns	7
$\overline{\text{CAS}}$ setup time (C-B-R refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ hold time (C-B-R refresh)	t <sub>CHR</sub>	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ precharge (C-B-R counter test)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		45		45		55	ns	3
FAst Page mode cycle time	t <sub>PC</sub>	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	45		45		55		ns	
Fast page moderated-modify-write	t <sub>PRWC</sub>	75		75		90		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	200,000	80	200,000	100	200,000	ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time (C-B-R refresh)	t <sub>WRP</sub>	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time (C-B-R refresh)	t <sub>WRH</sub>	10		10		10		ns	

TEST MODE CYCLE

(Note. 11)

Standard Operation	Symbol	KM41C4000A-7		KM41C4000A-8		KM41C4000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	135		155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	160		180		215		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		75		85		105	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		45		55	ns	3,10
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	75	10,000	85	10,000	105	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		25		30		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	75		85		105		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		45		55		ns	
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	25		25		30		ns	7
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	75		85		105		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	40		45		55		ns	7
Fast mode cycle time	t <sub>PC</sub>	55		55		65		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	80		80		95		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	75	200,000	85	200,000	105	200,000	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		50		60	ns	3

2


NOTES

1. An initial pause of 200μs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub>.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
7. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If


- t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub> and t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
  9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
  10. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
  11. These specifications are applied in the test mode.
  12. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>.

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)





 DON'T CARE



TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



 DON'T CARE






**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\bar{W}$ , D,  $A_{10}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address = Don't Care




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**



**HIDDEN REFRESH CYCLE (WRITE)**




 DON'T CARE



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D, Address= Don't Care



 DON'T CARE

2

**TEST MODE DESCRIPTION**

The KM41C4000A is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A<sub>10R</sub>, A<sub>10C</sub> and A<sub>0C</sub> are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicate a "0" In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{W}$ ,  $\overline{CAS}$  Before  $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$  Before  $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM41C4000A contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4000A has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operating of the KM41C4000A begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM41C4000A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4000A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$ , the access time to valid data is specified by  $t_{RAC}$ . If  $\overline{CAS}$  goes low after  $t_{RCD(max)}$ , the access time is measured from  $\overline{CAS}$  and is specified by  $t_{CAC}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to bring  $\overline{CAS}$  low before  $t_{RCD(max)}$ .

### Write

The KM41C4000A can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CAS}$ . In any

type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

**Read-Modify-Write:** In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

**Late Write:** If  $\overline{W}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4000A has a three-state output buffer which is controlled by  $\overline{CAS}$ . Whenever  $\overline{CAS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM41C4000A operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

**Hi-Z Output State:** Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CAS}$ -only cycle.

**Indeterminate Output State:** Delayed Write

**DEVICE OPERATION** (Continued)**Refresh**

The data in the KM41C4000A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM41C4000A has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM41C4000A hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM41C4000A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Fast Page Mode**

The KM41C4000A has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

 **$\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Counter Test Cycle**

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter. This  $A_{10}$  bit is set high internally.

**Column Address**—Bits  $A_0$  through  $A_{10}$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

**Suggested  $\overline{CAS}$ -Before- $\overline{RAS}$  Counter Test Procedure**

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

**Power-up**


If  $\overline{RAS} = V_{SS}$  during power-up, the KM41C4000A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid VIH in order to minimize the power-up current.

An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CBR}$  or  $\overline{ROR}$  cycles before proper device operation is achieved.


PACKAGE DIMENSIONS

18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)




20-LEAD PLASTIC SMALL OUT-LINE J-LEAD




PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (Forward and Reverse Type)



2



4Mx1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4000AL- 7	70ns	20ns	130ns
KM41C4000AL- 8	80ns	20ns	150ns
KM41C4000AL-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single +5V ± 10% power supply
- 1024 cycles/128ms refresh
- Low power dissipation
  - Standby: 1.1mW
  - Active (70/80/100ns): 578/523/468mW
- JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP, and TSOP (II)

GENERAL DESCRIPTION


The Samsung KM41C4000AL is a high speed CMOS 4,194,304 bit X 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4000AL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.






CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM41C4000AL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
D	Data In
Q	Data Out
$\overline{W}$	Read/Write Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

2

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C≤T<sub>a</sub>≤70°C, V<sub>CC</sub>=5.0V±10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ t <sub>RC</sub> =min)	KM41C4000AL- 7	I <sub>CC1</sub>	—	105	mA
	KM41C4000AL- 8		—	95	mA
	KM41C4000AL-10		—	85	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4000AL- 7	I <sub>CC3</sub>	—	105	mA
	KM41C4000AL- 8		—	95	mA
	KM41C4000AL-10		—	85	mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling @ t <sub>PC</sub> =min.)	KM41C4000AL- 7	I <sub>CC4</sub>	—	80	mA
	KM41C4000AL- 8		—	70	mA
	KM41C4000AL-10		—	60	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}\geq V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	200	μA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4000AL- 7	I <sub>CC6</sub>	—	105	mA
	KM41C4000AL- 8		—	95	mA
	KM41C4000AL-10		—	85	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage (V <sub>IL</sub> )=0.2V $\overline{CAS}=\overline{CAS}$ Before RAS Cycling or 0.2V D <sub>IN</sub> =Don't Care T <sub>RC</sub> =125μS, T <sub>RAS</sub> =t <sub>RAS</sub> min.~1μS		I <sub>CC7</sub>	—	300	μA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CAS}=V_{IL}$ , Dout Enable)		I <sub>CC8</sub>	—	5	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*Note: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{CAS}=V_{IH}$ .

## CAPACITANCE (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> , D)	C <sub>IN1</sub>	—	6	pF
Input Capacitance (R <sub>AS</sub> , C <sub>AS</sub> , W)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (Q)	C <sub>OUT</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KM41C4000AL-7		KM41C4000AL-8		KM41C4000AL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		175		210		ns	
Access time from R <sub>AS</sub>	t <sub>RAC</sub>		70		80		100	ns	3,4,10
Access time from C <sub>AS</sub>	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,10
C <sub>AS</sub> to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	6
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
R <sub>AS</sub> precharge time	t <sub>RP</sub>	50		60		70		ns	
R <sub>AS</sub> pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
R <sub>AS</sub> hold time	t <sub>RSH</sub>	20		20		25		ns	
C <sub>AS</sub> hold time	t <sub>CSH</sub>	70		80		100		ns	
C <sub>AS</sub> pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
R <sub>AS</sub> to C <sub>AS</sub> delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
R <sub>AS</sub> to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	10
C <sub>AS</sub> to R <sub>AS</sub> precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to R <sub>AS</sub>	t <sub>AR</sub>	55		60		75		ns	12
Column Address to R <sub>AS</sub> lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to C <sub>AS</sub>	t <sub>RCH</sub>	0		0		0		ns	8
Read command hold referenced to R <sub>AS</sub>	t <sub>RRH</sub>	0		0		0		ns	8
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to R <sub>AS</sub>	t <sub>WCR</sub>	55		60		75		ns	12
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to R <sub>AS</sub> lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to C <sub>AS</sub> lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	9

2

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM41C4000AL-7		KM41C4000AL-8		KM41C4000AL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	9
Data-in hold referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	55		60		75		ns	12
Refresh period (1024 cycles)	t <sub>REF</sub>		128		128		128	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	7
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	20		20		25		ns	7
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	70		80		100		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	35		40		50		ns	7
$\overline{\text{CAS}}$ setup time ( $\overline{\text{C-B-R}}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	t <sub>CHR</sub>	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ precharge ( $\overline{\text{C-B-R}}$ counter test)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		45		45		55	ns	3
Fast Page mode cycle time	t <sub>PC</sub>	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	45		45		55		ns	
Fast page moderated-modify-write	t <sub>PRWC</sub>	75		75		90		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	200,000	80	200,000	100	200,000	ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ refresh)	t <sub>WRP</sub>	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	t <sub>WRH</sub>	10		10		10		ns	

## TEST MODE CYCLE

(Note. 11)

Standard Operation	Symbol	KM41C4000AL-7		KM41C4000AL-8		KM41C4000AL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	135		155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	160		180		215		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		75		85		105	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		45		55	ns	3,10
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	75	10,000	85	10,000	105	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		25		30		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	75		85		105		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		45		55		ns	
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	25		25		30		ns	7
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	75		85		105		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	40		45		55		ns	7
Fast mode cycle time	t <sub>PC</sub>	55		55		65		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	80		80		95		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	75	200,000	85	200,000	105	200,000	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		50		60	ns	3


2

## NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by and 8 CBR or ROR cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub>  $\geq$  t<sub>RCD(max)</sub>.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
7. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub>  $\geq$  t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub>  $\geq$  t<sub>CWD(min)</sub> and t<sub>RWD</sub>  $\geq$  t<sub>RWD(min)</sub> and t<sub>AWD</sub>  $\geq$  t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
10. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
11. These specifications are applied in the test mode.
12. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>.

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)



 DON'T CARE


TIMING DIAGRAMS (Continued)

READ-WRITE/READ-MODIFY-WRITE CYCLE



2

FAST PAGE MODE READ CYCLE




DON'T CARE



TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)






**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**


Note:  $\bar{W}$ , D,  $A_{10}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address = Don't Care



 DON'T CARE


TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



2

HIDDEN REFRESH CYCLE (WRITE)




 DON'T CARE



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D, Address= Don't care



 DON'T CARE

**TEST MODE DESCRIPTION**

The KM41C4000AL is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way.  $A_{10R}$ ,  $A_{10C}$  and  $A_{0C}$  are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed the data output pin would in-

dicare a "0" In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{W}$ ,  $\overline{CAS}$ -Before  $\overline{RAS}$ -Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

2

## DEVICE OPERATION

### Device Operation

The KM41C4000AL contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4000AL has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operating of the KM41C4000AL begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM41C4000AL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4000AL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$ , the access time to valid data is specified by  $t_{RAC}$ . If  $\overline{CAS}$  goes low after  $t_{RCD(max)}$ , the access time is measured from  $\overline{CAS}$  and is specified by  $t_{CAC}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to bring  $\overline{CAS}$  low before  $t_{RCD(max)}$ .

### Write

The KM41C4000AL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{W}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4000AL has a three-state output buffer which is controlled by  $\overline{CAS}$ . Whenever  $\overline{CAS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM41C4000AL operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CAS}$ -only cycle.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM41C4000AL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every

**DEVICE OPERATION** (Continued)

128 ms. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM41C4000AL has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CS}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM41C4000AL hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM41C4000AL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Fast Page Mode**

The KM41C4000AL has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

 **$\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Counter Test Cycle**

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of veri-

fying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter. This  $A_{10}$  bit is set high internally.

**Column Address**—Bits  $A_0$  through  $A_{10}$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

**Suggested  $\overline{CAS}$ -Before- $\overline{RAS}$  Counter Test Procedure**

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

**Power-up**

If  $\overline{RAS}=V_{SS}$  during power-up, the KM41C4000AL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CAS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles before proper device operation is achieved.




PACKAGE DIMENSIONS

18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)





20-LEAD PLASTIC SMALL OUT-LINE J-LEAD





PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (Forward and Reverse Type)



2

*4Mx1 Bit CMOS Dynamic RAM with Fast Page Mode*

**FEATURES**

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4000ASL- 7	70ns	20ns	130ns
KM41C4000ASL- 8	80ns	20ns	150ns
KM41C4000ASL-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single +5V ± 10% power supply
- 1024 cycles/256ms refresh
- Low power dissipation
  - Standby: 0.6mW
  - Active (70/80/100ns): 578/523/468mW
- JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP, and TSOP (II)

**GENERAL DESCRIPTION**


The Samsung KM41C4000ASL is a high speed CMOS 4,194,304 bit X 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4000ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.






CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM41C4000ASL is fabricated using Samsung's advanced CMOS process.

**FUNCTIONAL BLOCK DIAGRAM**



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
$A_0$ - $A_{10}$	Address Inputs
D	Data In
Q	Data Out
$\bar{W}$	Read/Write Input
$\bar{RAS}$	Row Address Strobe
$\bar{CAS}$	Column Address Strobe
$V_{CC}$	Power (+5V)
$V_{SS}$	Ground
N.C.	No connection

2

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ t <sub>RC</sub> =min)	KM41C4000ASL- 7	I <sub>CC1</sub>	—	105	mA
	KM41C4000ASL- 8		—	95	mA
	KM41C4000ASL-10		—	85	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
RAS-Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4000ASL- 7	I <sub>CC3</sub>	—	105	mA
	KM41C4000ASL- 8		—	95	mA
	KM41C4000ASL-10		—	85	mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling @ t <sub>PC</sub> =min.)	KM41C4000ASL- 7	I <sub>CC4</sub>	—	80	mA
	KM41C4000ASL- 8		—	70	mA
	KM41C4000ASL-10		—	60	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W} \geq V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	100	μA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4000ASL- 7	I <sub>CC6</sub>	—	105	mA
	KM41C4000ASL- 8		—	95	mA
	KM41C4000ASL-10		—	85	mA
Battery Back Up CurrentAverage Power Supply Current, Battery Back Up Mode, Input High Voltage (V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage (V <sub>IL</sub> )=0.2V $\overline{CAS}=\overline{CAS}$ Before $\overline{RAS}$ Cycling or 0.2V D <sub>IN</sub> =Don't Care T <sub>RC</sub> =250μS, T <sub>RAS</sub> =t <sub>RAS</sub> min.~1μS		I <sub>CC7</sub>	—	150	μA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CAS}=V_{IL}$ , Dout Enable)		I <sub>CC8</sub>	—	5	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0 ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\* Note: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{CAS}=V_{IH}$ .

## CAPACITANCE (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> , D)	C <sub>IN1</sub>	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (Q)	C <sub>OUT</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KM41C4000ASL-7		KM41C4000ASL-8		KM41C4000ASL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		175		210		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		70		80		100	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	6
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	55		60		75		ns	12
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	8
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	55		60		75		ns	12
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	9

2

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM41C4000ASL-7		KM41C4000ASL-8		KM41C4000ASL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	9
Data-in hold referenced to $\overline{RAS}$	t <sub>DHR</sub>	55		60		75		ns	12
Refresh period (1024 cycles)	t <sub>REF</sub>		256		256		256	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	7
$\overline{CAS}$ to write enable delay	t <sub>CWD</sub>	20		20		25		ns	7
$\overline{RAS}$ to write enable delay	t <sub>RWD</sub>	70		80		100		ns	7
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	35		40		50		ns	7
$\overline{CAS}$ setup time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>CHR</sub>	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ counter test)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{CAS}$ precharge	t <sub>CPA</sub>		45		45		55	ns	3
FAst Page mode cycle time	t <sub>PC</sub>	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t <sub>RHCP</sub>	45		45		55		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	75		75		90		ns	
$\overline{RAS}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	200,000	80	200,000	100	200,000	ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>WRP</sub>	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>WRH</sub>	10		10		10		ns	

TEST MODE CYCLE

(Note. 11)

Standard Operation	Symbol	KM41C4000ASL-7		KM41C4000ASL-8		KM41C4000ASL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	135		155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	160		180		215		ns	
Access time from $\overline{RAS}$	t <sub>RAC</sub>		75		85		105	ns	3,4,10
Access time from $\overline{CAS}$	t <sub>CAC</sub>		25		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		45		55	ns	3,10
$\overline{RAS}$ pulse width	t <sub>RAS</sub>	75	10,000	85	10,000	105	10,000	ns	
$\overline{CAS}$ pulse width	t <sub>CAS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{RAS}$ hold time	t <sub>RSH</sub>	25		25		30		ns	
$\overline{CAS}$ hold time	t <sub>CSH</sub>	75		85		105		ns	
Column address to $\overline{RAS}$ lead time	t <sub>RAL</sub>	40		45		55		ns	
$\overline{CAS}$ to write enable delay	t <sub>CWD</sub>	25		25		30		ns	7
$\overline{RAS}$ to write enable delay	t <sub>RWD</sub>	75		85		105		ns	7
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	40		45		55		ns	7
Fast mode cycle time	t <sub>PC</sub>	55		55		65		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	80		80		95		ns	
$\overline{RAS}$ pulse width (Fast page mode)	t <sub>RASP</sub>	75	200,000	85	200,000	105	200,000	ns	
Access time from $\overline{CAS}$ precharge	t <sub>CPA</sub>		50		50		60	ns	3




NOTES

1. An initial pause of 200μs is required after power-up followed by and 8 CBR or ROR cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RC(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RC(max)</sub> is specified as a reference point only. If t<sub>RC</sub> is greater than the specified t<sub>RC(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RC</sub> ≥ t<sub>RC(max)</sub>.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
7. t<sub>wcs</sub>, t<sub>rwd</sub>, t<sub>cwd</sub> and t<sub>awd</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>wcs</sub> ≥ t<sub>wcs(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>cwd</sub> ≥ t<sub>cwd(min)</sub> and t<sub>rwd</sub> ≥ t<sub>rwd(min)</sub> and t<sub>awd</sub> ≥ t<sub>awd(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
8. Either t<sub>rch</sub> or t<sub>rrh</sub> must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
10. Operation within the t<sub>rad(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>rad(max)</sub> is specified as a reference point only. If t<sub>rad</sub> is greater than the specified t<sub>rad(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
11. These specifications are applied in the test mode.
12. t<sub>AR</sub>, t<sub>wcr</sub>, t<sub>dhr</sub> are referenced to t<sub>rad(max)</sub>.




TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE



 DON'T CARE


TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-WRITE CYCLE




 DON'T CARE

2

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




 DON'T CARE

2

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D. Address=Don't Care



 DON'T CARE

**TEST MODE DESCRIPTION**

The KM41C4000ASL is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A<sub>10R</sub>, A<sub>10C</sub> and A<sub>0C</sub> are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed the data output pin would in-

dicate a "0". In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{W}$ ,  $\overline{CAS}$ -Before- $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

2



## DEVICE OPERATION

### Device Operation

The KM41C4000ASL contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4000ASL has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operating of the KM41C4000ASL begins by strobing in a valid row address with  $RAS$  while  $CAS$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM41C4000ASL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4000ASL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. If  $\overline{CAS}$  goes low before  $t_{RCB(max)}$ , the access time to valid data is specified by  $t_{RAC}$ . If  $\overline{CAS}$  goes low after  $t_{RCB(max)}$ , the access time is measured from  $\overline{CAS}$  and is specified by  $t_{CAC}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to bring  $\overline{CAS}$  low before  $t_{RCB(max)}$ .

### Write

The KM41C4000ASL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CAS}$ . In any type of write cycle, data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{W}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4000ASL has a three-state output buffer which is controlled by  $\overline{CAS}$ . Whenever  $\overline{CAS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM41C4000ASL operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CAS}$ -only cycle.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM41C4000ASL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every

## DEVICE OPERATION (Continued)

256 ms. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM41C4000ASL has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSF}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM41C4000ASL hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM41C4000ASL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Fast Page Mode

The KM41C4000ASL has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

### $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of veri-

fying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter. This  $A_{10}$  bit is set high internally.

**Column Address**—Bits  $A_0$  through  $A_{10}$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

### Suggested $\overline{CAS}$ -Before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

### Power-up

If  $\overline{RAS} = V_{SS}$  during power-up, the KM41C4000ASL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid VIH in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CBR}$  or  $\overline{ROR}$  cycles before proper device operation is achieved.

2


PACKAGE DIMENSIONS

18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)




20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



2

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (Forward and Reverse Type)



## 4MX1 Bit CMOS Dynamic RAM with Nibble Mode

### FEATURES

• Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4001A- 7	70ns	20ns	130ns
KM41C4001A- 8	80ns	20ns	150ns
KM41C4001A-10	100ns	25ns	180ns

- Nibble Mode operation
- CAS-before-RAS Refresh Capability
- RAS-only and Hidden Refresh Capability
- 8-bit fast parallel test mode Capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP

### GENERAL DESCRIPTION


The Samsung KM41C4001A is a CMOS high speed 4,194,304 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4001A features Nibble Mode operation which allows high speed serial access of up to 4 bits of data.


CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM41C4001A is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
D	Data In
Q	Data Out
$\bar{W}$	Read/Write Input
$\bar{RAS}$	Row Address Strobe
$\bar{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-1 to +7.0	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	600	mW
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage referenced to $V_{SS}$ , $T_a=0$ to $70^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	$V_{CC}+1$	V
Input Low Voltage	$V_{IL}$	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , $V_{CC}=5.0\text{V} \pm 10\%$ )

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ $t_{RC}=\text{min}$ )	KM41C4001A- 7	$I_{CC1}$	—	105	mA
	KM41C4001A- 8		—	95	mA
	KM41C4001A-10		—	85	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )		$I_{CC2}$	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ $t_{RC}=\text{min}$ .)	KM41C4001A- 7	$I_{CC3}$	—	105	mA
	KM41C4001A- 8		—	95	mA
	KM41C4001A-10		—	85	mA
Nibble Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ , Address Cycling: $t_{NC}=\text{min}$ .)	KM41C4001A- 7	$I_{CC4}$	—	80	mA
	KM41C4001A- 8		—	70	mA
	KM41C4001A-10		—	60	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=W \geq V_{CC}-0.2\text{V}$ )		$I_{CC5}$	—	1	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min}$ .)	KM41C4001A- 7	$I_{CC6}$	—	105	mA
	KM41C4001A- 8		—	95	mA
	KM41C4001A-10		—	85	mA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CAS}=V_{IL}$ , Dout Enable)		$I_{CC7}$	—	5	mA
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5\text{V}$ , all other pins not under test=0 volts)		$I_{IL}$	-10	10	$\mu\text{A}$
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 5.5\text{V}$ )		$I_{OL}$	-10	10	$\mu\text{A}$
Output High Voltage Level ( $I_{OH}=-5\text{mA}$ )		$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL}=4.2\text{mA}$ )		$V_{OL}$	—	0.4	V

\* NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates. Specified value are obtained with the output open.  $I_{CC}$  is specified as average current.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC6}$ , Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ .  $I_{CC4}$ , Address can be changed maximum once while  $\overline{CAS}=V_{IH}$ .

**CAPACITANCE** ( $T_A=25^{\circ}\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_{10}$ , D)	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W)	$C_{IN2}$	—	7	pF
Output Capacitance (Q)	$C_{OUT}$	—	7	pF

**AC CHARACTERISTICS** ( $0^{\circ}\text{C}\leq T_A\leq 70^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KM41C4001A-7		KM41C4001A-8		KM41C4001A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	155		175		210		ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		70		80		100	ns	3,4,10
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	6
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	$t_{AR}$	55		60		75		ns	12
Column Address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		ns	8
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	$t_{WCR}$	55		60		75		ns	12
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	20		20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	9

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM41C4001A-7		KM41C4001A-8		KM41C4001A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	9
Data-in hold referenced to RAS	t <sub>DHR</sub>	55		60		75		ns	12
Refresh period (1024 cycles)	t <sub>REF</sub>		16		16		16	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	7
CAS to write enable delay	t <sub>CWD</sub>	20		20		25		ns	7
RAS to write enable delay	t <sub>RWD</sub>	70		80		100		ns	7
Column address to W delay time	t <sub>AWD</sub>	35		40		50		ns	7
CAS setup time (C-B-R refresh)	t <sub>CSR</sub>	10		10		10		ns	
CAS hold time (C-B-R refresh)	t <sub>CHR</sub>	20		30		30		ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	10		10		10		ns	
CAS precharge (C-B-R counter test)	t <sub>CPT</sub>	35		40		50		ns	
Nibble mode cycle time	t <sub>NC</sub>	40		40		45		ns	
Nibble mode read-write cycle time	t <sub>NRWC</sub>	65		65		70		ns	
Nibble mode access time	t <sub>NCAC</sub>		20		20		25	ns	
Nibble mode CAS pulse width	t <sub>NCAS</sub>	20		20		25		ns	
Nibble mode CAS precharge time	t <sub>NCP</sub>	10		10		10		ns	
Nibble mode RAS hold time	t <sub>NRSH</sub>	20		20		25		ns	
Nibble mode CAS to W delay time	t <sub>NCWD</sub>	20		20		25		ns	
Nibble mode W to RAS lead time	t <sub>NRWL</sub>	20		20		25		ns	
Nibble mode W to CAS lead time	t <sub>NCWL</sub>	20		20		25		ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	t <sub>WRP</sub>	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	t <sub>WRH</sub>	10		10		10		ns	

2



TEST MODE CYCLE

(Note. 11)


Standard Operation	Symbol	KM41C4001A-7		KM41C4001A-8		KM41C4001A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	135		155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	160		180		215		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		75		85		105	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		45		55	ns	3,10
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	75	10,000	85	10,000	105	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		25		30		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	75		85		105		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		45		55		ns	
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	25		25		30		ns	7
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	75		85		105		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	40		45		55		ns	7

NOTES


1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{\text{CBR}}$  or  $\overline{\text{ROF}}$  cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub>.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
7. twcs, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs<sub>(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub> and t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
10. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
11. These specifications are applied in the test mode.
12. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>.

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)




 DON'T CARE


2

TIMING DIAGRAMS (Continued)

READ-WRITE/READ-MODIFY-WRITE CYCLE



NIBBLE MODE READ CYCLE




 DON'T CARE



TIMING DIAGRAMS (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\overline{\text{CAS}} = V_{IH}$ ,  $\overline{\text{W}}, \text{D}, \text{A}_{10} = \text{Don't Care}$



**~~CAS-BEFORE-RAS~~ REFRESH CYCLE**


NOTE: Address=Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




 DON'T CARE

2

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D, Address=Don't Care



 DON'T CARE

**TEST MODE DESCRIPTION**

The KM41C4001A is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way.  $A_{10R}$ ,  $A_{10C}$  and  $A_{0C}$  are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicates a "0". In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{\text{W}}$ ,  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle" or " $\overline{\text{RAS}}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

2



## DEVICE OPERATIONS

The KM41C4001A contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4001A has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operating of the KM41C4001A begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM41C4001A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time ( $t_{\text{RP}}$ ) requirement.

### RAS and CAS Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$  has been satisfied. Once a cycle begins internal clocks and other circuits within the KM41C4001A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{\text{W}}$ ) high during a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{RCD}}(\text{max})$ , the access time to valid data is specified by  $t_{\text{RAC}}$ . If  $\overline{\text{CAS}}$  goes low after  $t_{\text{RCD}}(\text{max})$ , the access time is measured from  $\overline{\text{CAS}}$  and is specified by  $t_{\text{CAC}}$ . In order to achieve the minimum access time,  $t_{\text{RAC}}(\text{min})$ , it is necessary to bring  $\overline{\text{CAS}}$  low before  $t_{\text{RCD}}(\text{max})$ .

### Write

The KM41C4001A can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{W}}$  and  $\overline{\text{CAS}}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{\text{W}}$  or  $\overline{\text{CAS}}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{\text{W}}$  low before  $\overline{\text{CAS}}$ . The data at the data input pin(D)

is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

**Read-Modify-Write:** In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{\text{W}}$  low after  $\overline{\text{CAS}}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

**Late Write:** If  $\overline{\text{W}}$  is brought low after  $\overline{\text{CAS}}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4001A has a three-state output buffer which is controlled by  $\overline{\text{CAS}}$ . Whenever  $\overline{\text{CAS}}$  is high ( $V_{\text{IH}}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{\text{CLZ}}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{\text{CLZ}}$  and before the valid data appears at the output. The timing parameters  $t_{\text{CAC}}$ ,  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM41C4001A operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Nibble Mode Read, Nibble Mode Read-Modify-Write.

**Hi-Z Output State:** Early Write,  $\overline{\text{RAS}}$ -only Refresh, Nibble Mode Write,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh,  $\overline{\text{CAS}}$ -only cycle.

**Indeterminate Output State:** Delayed Write

### Refresh

The data in the KM41C4001A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

**$\overline{\text{RAS}}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. This cycle must be repeated for each row.

**DEVICE OPERATIONS** (Continued)

**CAS-before-RAS Refresh:** The KM41C4001A has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time ( $t_{\text{CSR}}$ ) before  $\overline{\text{RAS}}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.


**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ . The KM41C4001A hidden refresh cycle is actually a  $\overline{\text{CAS}}$  before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM41C4001A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is the preferred method.

**Nibble Mode**

The KM41C4001A has Nibble mode capability. Nibble mode operation allows high speed serial read, write or read-modify-write access of 4 consecutive bits. The first of 4 bits is accessed in the usual manner. The remaining nibble bits are accessed by toggling  $\overline{\text{CAS}}$  high then low while  $\overline{\text{RAS}}$  remains low.

The 4 bits of data that may be accessed during Nibble mode are determined by the lower 10 row address bits ( $\text{RA}_0\text{-RA}_9$ ) and 10 column address bits ( $\text{CA}_0\text{-CA}_9$ ). The two address bits,  $\text{CA}_{10}$  and  $\text{RA}_{10}$  are used to select 1 of the 4 nibble bits for initial access. The remaining nibble bits are accessed by toggling  $\overline{\text{CAS}}$  with  $\overline{\text{RAS}}$  held low. Each high-low  $\overline{\text{CAS}}$  transition will internally increment the nibble address ( $\text{CA}_{10}$ ,  $\text{RA}_{10}$ ) as shown in the following diagram with  $\text{RA}_{10}$  being the least significant bit.



If more than 4 bits are accessed during Nibble mode, the address sequence will wrap around and repeat. If any bit is written during Nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on a subsequent access, the new data will be written into the selected cell location.

A nibble mode cycle can be a read, write or read-modify-write cycle. Any combinations of reads and writes or read-modify-write be allowed.

**$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Counter Test Cycle**

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh activated circuitry.

After the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation, if  $\overline{\text{CAS}}$  goes high and then low again while  $\overline{\text{RAS}}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

**Row Address**—Bits  $\text{A}_0$  through  $\text{A}_9$  are supplied by the on-chip refresh counter. This  $\text{A}_{10}$  bit is set high internally.

**Column Address**—Bits  $\text{A}_0$  through  $\text{A}_{10}$  are strobed in by the falling edge of  $\overline{\text{CAS}}$  as in a normal memory cycle.

**Suggested  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Counter Test Procedure**

The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

**Power-up**


If  $\overline{\text{RAS}} = \text{V}_{\text{SS}}$  during power-up, the KM41C4001A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $\text{V}_{\text{CC}}$  during power-up or be held at a valid  $\text{V}_{\text{IH}}$  in order to minimize the power-up current.

An initial pause of 200 $\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.


PACKAGE DIMENSIONS

18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)




20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



2

## 4MX1 Bit CMOS Dynamic RAM with Static Column Mode

### FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41C4002A- 7	70ns	20ns	130ns
KM41C4002A- 8	80ns	20ns	150ns
KM41C4002A-10	100ns	25ns	180ns

- Static Column Mode operation
- $\overline{CS}$ -before- $\overline{RAS}$  Refresh Capability
- $\overline{RAS}$ -only and Hidden Refresh Capability
- 8-bit fast parallel test mode Capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single +5V  $\pm$ 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP

### GENERAL DESCRIPTION


The Samsung KM41C4002A is a high speed CMOS 4,194,304 bit X 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4002A features Static Column Mode operation which allows high speed random or sequential access within a row. Static Column Mode operation offers high performance while relaxing many critical system timing requirements for fast usable speed.

$\overline{CS}$ -before- $\overline{RAS}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{RAS}$ -only refresh. All inputs and output are fully TTL compatible.


The KM41C4002A is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)

- KM41C4002AP
- KM41C4002AJ
- KM41C4002AZ



Pin Name	Pin Function
A0-A10	Address Inputs
D	Data In
Q	Data Out
$\overline{W}$	Read/Write Input
$\overline{RAS}$	Row Address Strobe
$\overline{CS}$	Chip Select Input
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CS}$ , Address Cycling @ t <sub>RC</sub> =min)	KM41C4002A- 7	I <sub>CC1</sub>	—	105	mA
	KM41C4002A- 8		—	95	mA
	KM41C4002A-10		—	85	mA
Standby Current ( $\overline{RAS}=\overline{CS}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{RAS}$ Cycling, $\overline{CS}=V_{IH}$ , @ t <sub>RC</sub> =min)	KM41C4002A- 7	I <sub>CC3</sub>	—	105	mA
	KM41C4002A- 8		—	95	mA
	KM41C4002A-10		—	85	mA
Static Column Mode Current* ( $\overline{RAS}=\overline{CS}=V_{IL}$ , Address Cycling @ t <sub>SC</sub> =min)	KM41C4002A- 7	I <sub>CC4</sub>	—	80	mA
	KM41C4002A- 8		—	70	mA
	KM41C4002A-10		—	60	mA
Standby Current ( $\overline{RAS}=\overline{CS}=\overline{W} \geq V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	1	mA
$\overline{CS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CS}$ Cycling @ t <sub>RC</sub> =min.)	KM41C4002A- 7	I <sub>CC6</sub>	—	105	mA
	KM41C4002A- 8		—	95	mA
	KM41C4002A-10		—	85	mA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CS}=V_{IL}$ , D <sub>OUT</sub> =Enable)		I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{CS}=V_{IH}$ .

2

## CAPACITANCE (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> , D)	C <sub>IN1</sub>	—	6	pF
Input Capacitance (R <sub>AS</sub> , C <sub>S</sub> , W)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (Q)	C <sub>OUT</sub>	—	7	pF

## AC CHARACTERISTICS (0°C≤T<sub>a</sub>≤70°C, V<sub>CC</sub>=5.0V±10%, See notes 1,2)

Standard Operation	Symbol	KM41C4002A-7		KM41C4002A-8		KM41C4002A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		175		210		ns	
Access time from R <sub>AS</sub>	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from C <sub>S</sub>	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,11
C <sub>S</sub> to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3,12
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
R <sub>AS</sub> precharge time	t <sub>RP</sub>	50		60		70		ns	
R <sub>AS</sub> pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
R <sub>AS</sub> hold time	t <sub>RSH</sub>	20		20		25		ns	
C <sub>S</sub> hold time	t <sub>CSH</sub>	70		80		100		ns	
C <sub>S</sub> pulse width	t <sub>CS</sub>	20	10,000	20	10,000	25	10,000	ns	
R <sub>AS</sub> to C <sub>S</sub> delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
R <sub>AS</sub> to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
C <sub>S</sub> to R <sub>AS</sub> precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to R <sub>AS</sub>	t <sub>AR</sub>	55		60		75		ns	
Column Address to R <sub>AS</sub> lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to C <sub>S</sub>	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to R <sub>AS</sub>	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to R <sub>AS</sub>	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM41C4002A-7		KM41C4002A-8		KM41C4002A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{CS}$ lead time	$t_{CWL}$	20		20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	10
Data-in hold time	$t_{DH}$	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	55		60		75		ns	6
Refresh period (1024 cycles)	$t_{REF}$		16		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CS}$ to write enable delay time	$t_{CWD}$	20		20		25		ns	8
$\overline{RAS}$ to write enable delay time	$t_{RWD}$	70		80		100		ns	8
Column address to $\overline{W}$ delay time	$t_{AWD}$	35		40		50		ns	8
$\overline{CS}$ set-up time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CHR}$	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CS}$ hold time	$t_{RPC}$	10		10		10		ns	
$\overline{CS}$ precharge ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ counter test)	$t_{CPT}$	35		40		50		ns	
Static column mode cycle time	$t_{SC}$	40		45		55		ns	
Static column mode read-write cycle time	$t_{SRWC}$	70		80		100		ns	
Access time from last write	$t_{ALW}$		65		75		95	ns	3,12
Output data hold time from column address	$t_{AOH}$	5		5		5		ns	
Output data enable time from $\overline{W}$	$t_{OW}$		45		50		70	ns	
Output data hold time from $\overline{W}$	$t_{WOH}$	0		0		0		ns	
$\overline{RAS}$ pulse width (static column mode)	$t_{RASC}$	70	100,000	80	100,000	100	100,000	ns	
$\overline{CS}$ pulse width (static column mode)	$t_{CSC}$	20	100,000	20	100,000	25	100,000	ns	
$\overline{CS}$ precharge time (static column mode)	$t_{CP}$	10		10		10		ns	
Write address hold time reference to $\overline{RAS}$	$t_{AWR}$	55		60		75		ns	6
Column address hold time referenced to $\overline{RAS}$ rise	$t_{AH}$	5		5		10		ns	
Last write to column address delay time	$t_{LWAD}$	20	30	20	35	25	45	ns	
Last write to column address hold time	$t_{AHLW}$	65		75		95		ns	
Write command inactive time	$t_{WI}$	10		10		10		ns	
Write command set-up time (Test mode In)	$t_{WTS}$	10		10		10		ns	
Write command hold time (Test mode In)	$t_{WTH}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRP}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRH}$	10		10		10		ns	

2



TEST MODE CYCLE

(Note. 13)

Standard Operation	Symbol	KM41C4002A-7		KM41C4002A-8		KM41C4002A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	135		155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	160		180		215		ns	
Access time from $\overline{RAS}$	t <sub>RAC</sub>		75		85		105	ns	3,4,11
Access time from $\overline{CS}$	t <sub>CAC</sub>		25		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		45		55	ns	3,11
$\overline{RAS}$ pulse width	t <sub>RAS</sub>	75	10,000	85	10,000	105	10,000	ns	
$\overline{CS}$ pulse width	t <sub>CS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{RAS}$ hold time	t <sub>RSH</sub>	25		25		30		ns	
$\overline{CS}$ hold time	t <sub>CSH</sub>	75		85		105		ns	
Column Address to $\overline{RAS}$ lead time	t <sub>RAL</sub>	40		45		55		ns	
$\overline{CS}$ to write enable delay	t <sub>CWD</sub>	25		25		30		ns	8
$\overline{RAS}$ to write enable delay	t <sub>RWD</sub>	75		85		105		ns	8
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	40		45		55		ns	8
Static column mode cycle time	t <sub>SC</sub>	45		50		60		ns	
Static column mode read-modify-write	t <sub>SRWC</sub>	75		85		105		ns	
$\overline{RAS}$ pulse width (Static column mode)	t <sub>RASC</sub>	75	100,000	85	100,000	105	100,000	ns	
Access time from last write	t <sub>ALW</sub>		70		80		100	ns	3,12
$\overline{CS}$ pulse width (static column mode)	t <sub>CSC</sub>	25	100,000	25	100,000	30	100,000	ns	

NOTES


1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{RAS}$  cycle before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub> > t<sub>RCD(max)</sub>.
6. t<sub>AWR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
8. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If

t<sub>WCS</sub> > t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> > t<sub>CWD(min)</sub> and t<sub>RWD</sub> > t<sub>RWD(min)</sub> and t<sub>AWD</sub> > t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.


9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
11. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
12. Operation within the t<sub>LWAD(max)</sub> limit insures that t<sub>ALW(max)</sub> can be met. t<sub>LWAD(max)</sub> is specified as a reference point only. t<sub>LWAD</sub> is greater than the specified t<sub>LWAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
13. These specifications are applied in the test mode.

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)









**TIMING DIAGRAMS** (Continued)

**STATIC COLUMN MODE READ-WRITE CYCLE**



**STATIC COLUMN MODE MIXED CYCLE**




 DONT'T CARE

**TIMING DIAGRAMS** (Continued)

**$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE**


NOTE:  $\overline{\text{W}}$ , D, A<sub>10</sub>=Don't Care



2

**$\overline{\text{CS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**

NOTE: Address=Don't Care




 DON'T CARE



TIMING DIAGRAMS (Continued)

CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




2



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D, Address=Don't Care



**TEST MODE DESCRIPTION**

The KM41C4002A is 4M DRAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way.  $A_{10R}$ ,  $A_{10C}$  and  $A_{0C}$  are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicating a "0". In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{\text{W}}$ ,  $\overline{\text{CS}}$  Before  $\overline{\text{RAS}}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{\text{CS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle" or " $\overline{\text{RAS}}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

## DEVICE OPERATIONS

### Device Operation

The KM41C4002A contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4002A has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the chip select input ( $\overline{CS}$ ) and the valid row and column address inputs.

Operating of the KM41C4002A begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CS}$ . This is the beginning of any KM41C4002A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4002A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CS}$  and on the valid column address transition.

If  $\overline{CS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CS}$  goes low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCD(max)}$  and  $t_{RAD(max)}$ .

### Write

The KM41C4002A can perform early write, late write and read-modify-write cycles. The difference between

these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CS}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

**Read-Modify-Write:** In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

**Late Write:** If  $\overline{W}$  is brought low after  $\overline{CS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41C4002A has a three-state output buffer which is controlled by  $\overline{CS}$ . Whenever  $\overline{CS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM41C4002A operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Static Column Mode Read, Static Column Mode Read-Modify-Write.

**Hi-Z Output Static:** Early Write,  $\overline{RAS}$ -only Refresh, Static Column Mode Write,  $\overline{CS}$ -Before- $\overline{RAS}$  Refresh,  $\overline{CS}$ -only cycle.

**Indeterminate Output State:** Delayed Write.

## DEVICE OPERATIONS (Continued)

### Refresh

The data in the KM41C4002A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

***RAS-Only Refresh:*** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. This cycle must be repeated for each row.

***$\overline{CS}$ -before- $\overline{RAS}$  Refresh:*** The KM41C4002A has  $\overline{CS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle.

***Hidden Refresh:*** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CS}$  active time and cycling  $\overline{RAS}$ . The KM41C4002A hidden refresh cycle is actually a  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

***Other Refresh Methods:*** It is also possible to refresh the KM41C4002A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Static Column Mode

Static Column Mode allows high speed read, write or read-modify-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM. The read, write or read-modify-write cycles may be mixed in any order.

A Static Column mode read cycle starts as a normal cycle. Additional cells within the selected row are written by by applying a new column address while  $\overline{W}=V_{IH}$  and  $\overline{RAS}=V_{IL}$ .

A Static Column mode write cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{RAS}=V_{IL}$  and toggling either  $\overline{W}$  or  $\overline{CS}$ . The data is written into the cell triggered by the latter fallin edge of  $\overline{W}$  or  $\overline{CS}$ .

### $\overline{CS}$ -before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CS}$ -before- $\overline{RAS}$  refresh operation, is  $\overline{CS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

***Row Address***—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter. The  $A_{10}$  bit is set high internally.

***Column Address***—Bits  $A_0$  through  $A_{10}$  are strobed-in by the falling edge of  $\overline{CS}$  as in a normal memory cycle.

### Suggested $\overline{CS}$ -before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 512 times so that highs are written into the 512 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

### Power-up


If  $\overline{RAS}=V_{SS}$  during power-up, the KM41C4002A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.

PACKAGE DIMENSIONS


18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Unit: Inches (Millimeters)



2


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



**PACKAGE DIMENSIONS** (Continued)

**20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE**

Units: Inches (millimeters)



1Mx4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1000/L- 8	80ns	20ns	150ns
KM44C1000/L-10	100ns	25ns	180ns

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Early Write or output enable controlled write
- Single +5V ± 10% power supply
- Refresh cycles:
  - 1024 cycles/16ms
  - 1024 cycles/128ms (L-Version)
- Low Power:
  - Standby: 5.5mW
  - 1.7mW (L-Version)
  - Active: 550mW (80ns)
  - 468mW (100ns)
- JEDEC standard pinout
- Available in Plastic SOJ/ZIP


GENERAL DESCRIPTION

The Samsung KM44C1000/L is a high speed CMOS 1,048,576 bit X 4 dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.


The KM44C1000/L features Fast Page Mode operation which allows high speed random access of memory cells within the same row.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only Refresh. All inputs and output are fully TTL compatible.

The KM44C1000/L is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ1-4	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
V <sub>cc</sub>	Power (+5V)
V <sub>ss</sub>	Ground



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* (RAS, CAS, Address Cycling @ t <sub>RC</sub> =min)	KM44C1000/L- 8	I <sub>CC1</sub>	—	100	mA
	KM44C1000/L-10			85	
Standby Current (RAS=CAS=V <sub>IH</sub> )		I <sub>CC2</sub>	—	2	mA
RAS-Only Refresh Current* (CAS=V <sub>IH</sub> , RAS Cycling @ t <sub>RC</sub> =min)	KM44C1000/L- 8	I <sub>CC3</sub>	—	100	mA
	KM44C1000/L-10			85	
Fast Page Mode Current* (RAS=V <sub>IL</sub> , CAS Cycling @ t <sub>PC</sub> =min.)	KM44C1000/L- 8	I <sub>CC4</sub>	—	70	mA
	KM44C1000/L-10			60	
Standby Current (RAS=CAS=V <sub>CC</sub> -0.2V)	KM44C1000-8/10	I <sub>CC5</sub>	—	1	mA
	KM44C1000L-8/10			300	
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t <sub>RC</sub> =min.)	KM44C1000/L- 8	I <sub>CC6</sub>	—	100	mA
	KM44C1000/L-10			85	
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode Input High Voltage (V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage (V <sub>IL</sub> )=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1~4=Don't Care T <sub>RC</sub> =125μs, T <sub>RAS</sub> =t <sub>RAS</sub> min.~1μs	KM44C1000L- 8 KM44C1000L-10	I <sub>CC7</sub>	—	400	μA
Standby Current (RAS=V <sub>IH</sub> , CAS=V <sub>IL</sub> Dout Enable)		I <sub>CC8</sub>	—	5	mA

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test = 0 volts)	$I_{IL}$	-10	10	$\mu A$
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	-10	10	$\mu A$
Output High Voltage Level ( $I_{OH} = -5mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL} = 4.2mA$ )	$V_{OL}$	—	0.4	V

\*NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as average current. In  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC6}$ . Address can be changed maximum two times while  $RAS = V_{IL}$ .  $I_{CC4}$ . Address can be changed maximum once while  $CAS = V_{IH}$ .

CAPACITANCE ( $T_A = 25^\circ C$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0-A_9$ )	$C_{IN1}$	—	5	pF
Input Capacitance ( $RAS, CAS, W, OE$ )	$C_{IN2}$	—	7	pF
Output Capacitance ( $DQ_1-DQ_4$ )	$C_{OUT}$	—	7	pF

AC CHARACTERISTICS ( $0^\circ C \leq T_a \leq 70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$ . See notes 1,2)

Standard Operation	Symbol	KM44C1000/L-8		KM44C1000/L-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	205		245		ns	
Access time from $RAS$	$t_{RAC}$		80		100	ns	3,4
Access time from $CAS$	$t_{CAC}$		20		25	ns	3,4
Access time from column address	$t_{AA}$		40		50	ns	3,11
$CAS$ to output in Low-Z	$t_{CLZ}$	5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	2
$RAS$ precharge time	$t_{RP}$	60		70		ns	
$RAS$ pulse width	$t_{RAS}$	80	10,000	100	10,000	ns	
$RAS$ hold time	$t_{RSH}$	20		25		ns	
$CAS$ hold time	$t_{CSH}$	80		100		ns	
$CAS$ pulse width	$t_{CAS}$	20	10,000	25	10,000	ns	
$RAS$ to $CAS$ delay time	$t_{RCD}$	20	60	25	75	ns	4
$RAS$ to column address delay time	$t_{RAD}$	15	40	20	50	ns	11
$CAS$ to $RAS$ precharge time	$t_{CRP}$	5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	10		15		ns	



AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM44C1000/L-8		KM44C1000/L-10		Unit	Notes
		Min	Max	Min	Max		
Column address set-up time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	60		75		ns	6
Write command pulse width	t <sub>Wp</sub>	15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	60		75		ns	6
Refresh period (1024 cycles)	t <sub>REF</sub>		16		16	ms	
Refresh period (for L-Version, 1024 cycles)	t <sub>REF</sub>		128		128	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		ns	8
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	50		60		ns	8
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	110		135		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	70		85		ns	8
$\overline{\text{CAS}}$ setup time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CSR</sub>	10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	30		30		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t <sub>RPC</sub>	0		0		ns	
Refresh counter test $\overline{\text{CAS}}$ precharge time	t <sub>CPT</sub>	40		50		ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		60	ns	3
Fast Page mode cycle time	t <sub>PC</sub>	55		65		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	t <sub>CP</sub>	10		10		ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	50		60		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	105		125		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	80	100,000	100	100,000	ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>WRP</sub>	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>WRH</sub>	10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	20		20		ns	
$\overline{\text{OE}}$ access time	t <sub>OEA</sub>		20		25	ns	
$\overline{\text{OE}}$ to data delay	t <sub>OED</sub>	20		25		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	20		25		ns	

TEST MODE CYCLE

(Note. 12)

Standard Operation	Symbol	KM44C1000/L-8		KM44C1000/L-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	210		250		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		85		105	ns	3,4
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		45		55	ns	3,11
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	85	10,000	105	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		30		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	85		105		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	45		55		ns	
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	55		65		ns	8
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	115		140		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	75		90		ns	8
Fast Page mode cycle time	t <sub>PC</sub>	60		65		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	110		130		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	85	100,000	105	100,000	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		55		65	ns	3
$\overline{\text{OE}}$ access time	t <sub>OE A</sub>		25		30	ns	
$\overline{\text{OE}}$ to data delay	t <sub>OE D</sub>	25		30		ns	
$\overline{\text{OE}}$ command hold time	t <sub>OE H</sub>	25		30		ns	




NOTES


1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub>.
6. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD (max)</sub>.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
8. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub> and t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
12. These specifications are applied in the test mode.

**TIMING DIAGRAMS**

**READ CYCLE**



**WRITE CYCLE (EARLY WRITE)**




 DON'T CARE





TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-WRITE




2

**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**


Note:  $\bar{W}$ ,  $\bar{OE}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE:  $\bar{OE}$ , Address = Don't Care




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**



**HIDDEN REFRESH CYCLE (WRITE)**



DON'T CARE

2






**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE:  $\overline{OE}$ , Address=Don't Care



2

**TEST MODE DESCRIPTION**

The KM44C1000/L is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 1Mx4 DRAM can be tested as if it were a 512Kx4 DRAM.

" $\overline{W}$ ,  $\overline{CAS}$ -Before- $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times (1/2 in case of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM44C1000/L contains 4,194,304 memory locations. Twenty address bits are required to address a particular memory location. Since the KM44C1000/L has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column address. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operating of the KM44C1000/L begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM44C1000/L cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000/L begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{WE}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$ , the access time to valid data is specified by  $t_{RAC}$ . If  $\overline{CAS}$  goes low after  $t_{RCD(max)}$ , the access time is measured from  $\overline{CAS}$  and is specified by  $t_{CAC}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to bring  $\overline{CAS}$  low before  $t_{RCD(max)}$ .

### Write

The KM44C1000/L can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{WE}$  low before  $\overline{CAS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{WE}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{WE}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM44C1000/L has a three-state output buffer which is controlled by  $\overline{CAS}$ . Whenever  $\overline{CAS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM44C1000/L operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CAS}$ -only cycle.  $\overline{OE}$  controlled write.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM44C1000/L is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every

## DEVICE OPERATION (Continued)

16/128 (L-version)ms. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM44C1000/L has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM44C1000/L hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM44C1000/L by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Fast Page Mode

The KM44C1000/L has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

### $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$

counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter.

**Column Address**—Bits  $A_0$  through  $A_9$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

### Suggested $\overline{CAS}$ -Before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.


### Power-up

If  $\overline{RAS}=V_{SS}$  during power-up, the KM44C1000/L could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up flow-  
en on any 8  $\overline{CAS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles before proper device operation is achieved.

PACKAGE DIMENSIONS



20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



1Mx4 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1002- 8	80ns	20ns	150ns
KM44C1002-10	100ns	25ns	180ns

- Static Column Mode operation
- $\overline{CS}$ -before- $\overline{RAS}$  refresh capability
- $\overline{RAS}$ -only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Early Write or Output Enable Controlled Write
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic SOJ, ZIP

GENERAL DESCRIPTION


The Samsung KM44C1002 is a high speed CMOS 1,048,576 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1002 features Static Column Mode operation which allows high speed random or sequential access within a row. Static Column Mode operation offers high performance while relaxing many critical system timing requirements for fast usable speed.

$\overline{CS}$ -before- $\overline{RAS}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{RAS}$ -only refresh. All inputs and output are fully TTL compatible.

The KM44C1002 is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

• KM44C1002J

• KM44C1002Z



Pin Name	Pin Function
A0-A9	Address Inputs
DQ1-DQ4	Data In/Out
$\overline{W}$	Read/Write Input
$\overline{OE}$	Data Output Enable
$\overline{RAS}$	Row Address Strobe
$\overline{CS}$	Chip Select Input
VCC	Power (+5V)
VSS	Ground



## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-1 to +7.0	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	600	mW
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to  $V_{SS}$ ,  $T_A=0$  to  $70^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	$V_{CC}+1$	V
Input Low Voltage	$V_{IL}$	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS ( $0^\circ\text{C}\leq T_A\leq 70^\circ\text{C}$ ,  $V_{CC}=5V\pm 10\%$ )

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CS}$ , Address Cycling @ $t_{RC}=\text{min}$ )	KM44C1002- 8	$I_{CC1}$	—	100	mA
	KM44C1002-10			85	
Standby Current ( $\overline{RAS}=\overline{CS}=V_{IH}$ )		$I_{CC2}$	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{RAS}$ Cycling, $\overline{CS}=V_{IH}$ , @ $t_{RC}=\text{min}$ )	KM44C1002- 8	$I_{CC3}$	—	100	mA
	KM44C1002-10			85	
Static Column Mode Current* ( $\overline{RAS}=\overline{CS}=V_{IL}$ , Address cycling: @ $t_{SC}=\text{min}$ .)	KM44C1002- 8	$I_{CC4}$	—	70	mA
	KM44C1002-10			60	
Standby Current ( $\overline{RAS}=\overline{CS}=V_{CC}-0.2V$ )		$I_{CC5}$	—	1	mA
$\overline{CS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CS}$ cycling @ $t_{RC}=\text{min}$ .)	KM44C1002- 8	$I_{CC6}$	—	100	mA
	KM44C1002-10			85	
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CS}=V_{IL}$ Dout=Enable)		$I_{CC7}$	—	5	mA
Input Leakage Current (Any input $0\leq V_{IN}\leq 6.5V$ , all other pins not under test=0 volts.)		$I_{IL}$	-10	10	$\mu\text{A}$
Output Leakage Current (Data out is disabled, $0V\leq V_{OUT}\leq 5.5V$ )		$I_{OL}$	-10	10	$\mu\text{A}$
Output High Voltage Level ( $I_{OH}=-5\text{mA}$ )		$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL}=4.2\text{mA}$ )		$V_{OL}$	—	0.4	V

\*NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates.  $I_{CC}$  is specified as an average current. Specified value are obtained with the output open.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC6}$ , Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ .  $I_{CC4}$ , Address can be changed maximum once while  $\overline{CAS}=V_{IH}$ .

## CAPACITANCE (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>	—	5	pF
Input Capacitance (RAS, CS, W, OE)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>4</sub> )	C <sub>OUT</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KM44C1002-8		KM44C1002-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	205		245		ns	
Static column mode cycle time	t <sub>SC</sub>	45		55		ns	
Static column mode read-write cycle time	t <sub>SRWC</sub>	110		135		ns	
Access time from RAS	t <sub>RAC</sub>		80		100	ns	3,4,11
Access time from CS	t <sub>CAC</sub>		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		50	ns	3,11
Access time from last write	t <sub>ALW</sub>		75		95	ns	3,12
CS to output in Low-Z	t <sub>CLZ</sub>	5		5		ns	3,12
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	20	ns	7
Output data hold time from column address	t <sub>AOH</sub>	5		5		ns	
Output data enable time from W	t <sub>OW</sub>		50		70	ns	
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	ns	2
RAS precharge time	t <sub>RP</sub>	60		70		ns	
RAS pulse width	t <sub>RAS</sub>	80	10,000	100	10,000	ns	
RAS pulse width (static column mode)	t <sub>RASC</sub>	80	100,000	100	100,000	ns	
RAS hold time	t <sub>RSH</sub>	20		25		ns	
CS hold time	t <sub>CSH</sub>	80		100		ns	
CS pulse width	t <sub>CS</sub>	20	10,000	25	10,000	ns	
CS pulse width (static column mode)	t <sub>CSC</sub>	20	100,000	25	100,000	ns	
RAS to CS delay time	t <sub>RCSD</sub>	20	60	25	75	ns	4
RAS to column address delay time	t <sub>RAD</sub>	15	40	20	50	ns	11
CS to RAS precharge time	t <sub>CRP</sub>	5		10		ns	
CS precharge time (static column mode)	t <sub>CP</sub>	10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		ns	
Write address hold time referenced to RAS	t <sub>AWR</sub>	65		75		ns	6
Column address hold referenced to RAS	t <sub>AR</sub>	60		75		ns	

2



AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM44C1002-8		KM44C1002-10		Unit	Notes
		Min	Max	Min	Max		
Column Address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	40		50		ns	
Column address hold time referenced to $\overline{\text{RAS}}$ rise	$t_{\text{AH}}$	10		10		ns	
Last write to column address delay time	$t_{\text{LWAD}}$	25	35	25	45	ns	
Last write to column address hold time	$t_{\text{AHLW}}$	75		95		ns	
Read command set-up time	$t_{\text{RCS}}$	0		0		ns	
Read command hold referenced to $\overline{\text{CS}}$	$t_{\text{RCH}}$	0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0		0		ns	9
Write command hold time	$t_{\text{WCH}}$	15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	$t_{\text{WCR}}$	60		75		ns	6
Write command pulse width	$t_{\text{Wp}}$	15		20		ns	
Write command inactive time	$t_{\text{Wi}}$	10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	20		25		ns	
Write command to $\overline{\text{CS}}$ lead time	$t_{\text{CWL}}$	20		25		ns	
Data-in set-up time	$t_{\text{DS}}$	0		0		ns	10
Data-in hold time	$t_{\text{DH}}$	15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	60		75		ns	6
Refresh period (1024 cycles)	$t_{\text{REF}}$		16		16	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		ns	8
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time	$t_{\text{CWD}}$	50		60		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	$t_{\text{RWD}}$	110		135		ns	8
Column address to $\overline{\text{W}}$ delay time	$t_{\text{AWD}}$	70		85		ns	8
$\overline{\text{CS}}$ setup time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	$t_{\text{CSR}}$	10		10		ns	
$\overline{\text{CS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	$t_{\text{CHR}}$	30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	0		0		ns	
$\overline{\text{CS}}$ precharge ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test)	$t_{\text{CPT}}$	40		50		ns	
Write command set-up time (Test mode In)	$t_{\text{WTS}}$	10		10		ns	
Write command hold time (Test mode In)	$t_{\text{WTH}}$	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	$t_{\text{WRP}}$	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	$t_{\text{WRH}}$	10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	$t_{\text{ROH}}$	20		20		ns	
$\overline{\text{OE}}$ access time	$t_{\text{OEA}}$		20		25	ns	
$\overline{\text{OE}}$ to data delay	$t_{\text{OED}}$	20		25		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	$t_{\text{OEH}}$	20		25		ns	

TEST MODE CYCLE

(Note. 13)

Parameter	Symbol	KM44C1002-8		KM44C1002-10		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	210		250		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		85		105	ns	3,4,11
Access time from $\overline{\text{CS}}$	t <sub>CAC</sub>		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		45		55	ns	3,11
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	85	10,000	105	10,000	ns	
$\overline{\text{CS}}$ pulse width	t <sub>CS</sub>	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		30		ns	
$\overline{\text{CS}}$ hold time	t <sub>CSH</sub>	85		105		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	45		55		ns	
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time	t <sub>CWD</sub>	25		30		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t <sub>RWD</sub>	115		140		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	75		90		ns	8
Static column mode cycle time	t <sub>SC</sub>	50		60		ns	
Static column mode read-modify-write	t <sub>SRWC</sub>	115		140		ns	
$\overline{\text{RAS}}$ pulse width (Static column mode)	t <sub>RASC</sub>	85	100,000	105	100,000	ns	
Access time from last write	t <sub>ALW</sub>		80		100	ns	3,12
$\overline{\text{CS}}$ pulse width (static column mode)	t <sub>CSC</sub>	25	100,000	30	100,000	ns	

2


NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub>  $\geq$  t<sub>RCD(max)</sub>.
6. t<sub>AWR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
8. twcs, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs  $\geq$  twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub>  $\geq$  t<sub>CWD(min)</sub> and t<sub>RWD</sub>  $\geq$  t<sub>RWD(min)</sub> and t<sub>AWD</sub>  $\geq$  t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
12. Operation within the t<sub>LWAD(max)</sub> limit insures that t<sub>ALW(max)</sub> can be met. t<sub>LWAD(max)</sub> is specified as a reference point only. If t<sub>LWAD</sub> is greater than the specified t<sub>LWAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
13. These specifications are applied in the test mode.




TIMING DIAGRAMS (Continued)

WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE



 DON'T CARE












**TIMING DIAGRAMS** (Continued)


**HIDDEN REFRESH CYCLE (WRITE)**



 DON'T CARE

TIMING DIAGRAMS (Continued)


CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE:  $\overline{OE}$ , Address=Don't Care



**TEST MODE DESCRIPTION**

The KM44C1002 is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit  $A_0$  is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1Mx4 DRAM can be tested as if it were a 512Kx4 DRAM.  $\overline{W}$ ,  $\overline{CS}$  Before  $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CS}$  Before  $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM44C1002 contains 4,194,304 memory locations organized as 1,048,576 four-bit words. Twenty address bits are required to address a particular 4-bit word in the memory array. Since the KM44C1002 has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the chip select input ( $\overline{CS}$ ) and the valid row and column address inputs.

Operating of the KM44C1002 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CS}$ . This is the beginning of any KM44C1002 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1002 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CS}$  and on the valid column address transition.

If  $\overline{CS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CS}$  goes low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCD(max)}$  and  $t_{RAD(max)}$ .

The KM44C1002 has common data I/O pins. For this

reason and output enable control input ( $\overline{OE}$ ) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$  and  $t_{OEZ}$ .

### Write

The KM44C1002 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$  and  $\overline{CS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CS}$ . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the  $\overline{OE}$  input.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CS}$  and meeting the data sheet read-modify-write cycle timing requirements. The output enable input ( $\overline{OE}$ ) must be low during the time defined by  $t_{OEA}$  and  $t_{OEZ}$  for data to appear at the outputs. If  $t_{CWD}$  and  $t_{RWD}$  are not met the output may contain invalid data. Conforming to the  $\overline{OE}$  timing requirements prevents bus contention on the KM44C1002's DQ pins.

### Data Output

The KM44C1002 has a three-state output buffer which is controlled by  $\overline{CS}$  and  $\overline{OE}$ . Whenever  $\overline{CS}$  or  $\overline{OE}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM44C1002 operating cycle is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Static Column Mode Read, Static Column Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Static Column Mode Write,  $\overline{CS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CS}$ -only cycle.  $\overline{OE}$  controlled write.

**DEVICE OPERATION** (Continued)

*Indeterminate Output State:* Delayed Write

**Refresh**

The data in the KM44C1002 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

***RAS-Only Refresh:*** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. This cycle must be repeated for each row.

***$\overline{CS}$ -before- $\overline{RAS}$  Refresh:*** The KM44C1002 has  $\overline{CS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CS}$  is held low for the specified set up time ( $t_{CS\overline{R}}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle.

***Hidden Refresh:*** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CS}$  active time and cycling  $\overline{RAS}$ . The KM44C1002 hidden refresh cycle is actually a  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

***Other Refresh Methods:*** It is also possible to refresh the KM44C1002 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Static Column Mode**

Static Column Mode allows high speed read, write or read-modify-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM. The read, write or read-modify-write cycles may be mixed in any order.

A Static Column mode read cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{W}=V_{IH}$  and  $\overline{RAS}=V_{IL}$ .

A Static Column mode write cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{RAS}=V_{IL}$  and tog-

gling either  $\overline{W}$  or  $\overline{CS}$ . The data is written into the cell triggered by the latter falling edge of  $\overline{W}$  or  $\overline{CS}$ .

 **$\overline{CS}$ -before- $\overline{RAS}$  Refresh Counter Test Cycle**

A special timing sequence using the  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CS}$ -before- $\overline{RAS}$  refresh operation,  $\overline{CS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter.

**Column Address**—Bits  $A_0$  through  $A_9$  are strobed-in by the falling edge of  $\overline{CS}$  as in a normal memory cycle.

**Suggested  $\overline{CS}$ -before- $\overline{RAS}$  Counter Test Procedure**

The  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 512 times so that highs are written into the 512 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.


**Power-up**

IF  $\overline{RAS}=V_{SS}$  during power-up, the KM44C1002 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles before proper device operation is achieved.

PACKAGE DIMENSIONS

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



1Mx4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1000A- 7	70ns	20ns	130ns.
KM44C1000A- 8	80ns	20ns	150ns
KM44C1000A-10	100ns	25ns	180ns

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- 8-bit fase parallel test mode capability
- TTL compatible inputs and output
- Early Write or output enable controlled write
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP, and TSOP (II)

GENERAL DESCRIPTION


The Samsung KM44C1000A is a high speed CMOS 1,048,576 bit x 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1000A features Fast Page Mode operation which allows high speed random access of memory cells within the same row.


$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only Refresh. All inputs and output are fully TTL compatible.

The KM44C1000A is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION (Top Views)



2

Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>1</sub> -4	Data In/Out
$\bar{W}$	Read/Write Input
$\bar{OE}$	Data Output Enable
$\bar{RAS}$	Row Address Strobe
$\bar{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* (RAS, CAS, Address Cycling @ t <sub>RC</sub> =min)	KM44C1000A- 7	I <sub>CC1</sub>	—	105	mA
	KM44C1000A- 8		—	95	mA
	KM44C1000A-10		—	85	mA
Standby Current (RAS=CAS=V <sub>IH</sub> )		I <sub>CC2</sub>	—	2	mA
RAS-Only Refresh Current* (CAS=V <sub>IH</sub> , RAS Cycling @ t <sub>RC</sub> =min.)	KM44C1000A- 7	I <sub>CC3</sub>	—	105	mA
	KM44C1000A- 8		—	95	mA
	KM44C1000A-10		—	85	mA
Fast Page Mode Current* (RAS=V <sub>IL</sub> , CAS Cycling @ t <sub>PC</sub> =min.)	KM44C1000A- 7	I <sub>CC4</sub>	—	80	mA
	KM44C1000A- 8		—	70	mA
	KM44C1000A-10		—	60	mA
Standby Current (RAS=CAS=W ≥ V <sub>CC</sub> -0.2V)		I <sub>CC5</sub>	—	1	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t <sub>RC</sub> =min.)	KM44C1000A- 7	I <sub>CC6</sub>	—	105	mA
	KM44C1000A- 8		—	95	mA
	KM44C1000A-10		—	85	mA
Standby Current (RAS=V <sub>IH</sub> , CAS=V <sub>IL</sub> , Dout Enable)		I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0 ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>. Address can be changed maximum two times while RAS=V<sub>IL</sub>. I<sub>CC4</sub> Address can be changed maximum once while CAS=V<sub>IH</sub>.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ , $\overline{OE}$ )	$C_{IN2}$	—	7	pF
Output Capacitance ( $DQ_1$ - $DQ_4$ )	$C_{OUT}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC}=5.0\text{V} \pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KM44C1000A-7		KM44C1000A-8		KM44C1000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	185		205		245		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80		100	ns	3,4,11
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	20		20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	10

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM44C1000A-7		KM44C1000A-8		KM44C1000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	$t_{DH}$	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	55		60		75		ns	6
Refresh period (1024 cycles)	$t_{REF}$		16		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ to write enable delay	$t_{CWD}$	50		50		60		ns	8
$\overline{RAS}$ to write enable delay	$t_{RWD}$	100		110		135		ns	8
Column address to $\overline{W}$ delay time	$t_{AWD}$	65		70		85		ns	8
$\overline{CAS}$ setup time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CHR}$	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ counter test)	$t_{CPT}$	35		40		50		ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		45		45		55	ns	3
FAst Page mode cycle time	$t_{PC}$	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page mode)	$t_{CP}$	10		10		10		ns	
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{RHCP}$	45		45		55		ns	
Fast page moderated-modify-write	$t_{PRWC}$	105		105		125		ns	
$\overline{RAS}$ pulse width (Fast page mode)	$t_{RASP}$	70	200,000	80	200,000	100	200,000	ns	
Write command set-up time (Test mode in)	$t_{WTS}$	10		10		10		ns	
Write command hold time (Test mode in)	$t_{WTH}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRP}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRH}$	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	$t_{ROH}$	20		20		20		ns	
$\overline{OE}$ access time	$t_{OEA}$		20		20		25	ns	
$\overline{OE}$ to data delay	$t_{OED}$	20		20		25		ns	
Output buffer turn off delay time from $\overline{OE}$	$t_{OEZ}$	0	20	0	20	0	25	ns	
$\overline{OE}$ command hold time	$t_{OEH}$	20		20		25		ns	

TEST MODE CYCLE

(Note. 12)


Standard Operation	Symbol	KM44C1000A-7		KM44C1000A-8		KM44C1000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	135		155		185		ns	
Read-modify-write cycle time	$t_{RWC}$	190		210		250		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		75		85		105	ns	3,4,11
Access time from $\overline{CAS}$	$t_{CAC}$		25		25		30	ns	3,4,5
Access time from column address	$t_{AA}$		40		45		55	ns	3,11
$\overline{RAS}$ pulse width	$t_{RAS}$	75	10,000	85	10,000	105	10,000	ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	25	10,000	25	10,000	30	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	25		25		30		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	75		85		105		ns	
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	40		45		55		ns	
$\overline{CAS}$ to write enable delay	$t_{CWD}$	55		55		65		ns	8
$\overline{RAS}$ to write enable delay	$t_{RWD}$	105		115		140		ns	8
Column address to $\overline{W}$ delay time	$t_{AWD}$	70		75		90		ns	8
Fast mode cycle time	$t_{PC}$	55		55		65		ns	
Fast page mode read-modify-write	$t_{PRWC}$	110		110		130		ns	
$\overline{RAS}$ pulse width (Fast page mode)	$t_{RASP}$	75	200,000	85	200,000	105	200,000	ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		50		50		60	ns	3
$\overline{OE}$ access time	$t_{OEA}$		25		25		30	ns	
$\overline{OE}$ to data delay	$t_{OED}$	25		25		30		ns	
$\overline{OE}$ command hold time	$t_{OEH}$	25		25		30		ns	

NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CBR}$  or  $\overline{ROR}$  cycles before proper device operation is achieved.
2.  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
6.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{RWD} \geq t_{RWD(min)}$  and  $t_{AWD} \geq t_{AWD(min)}$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .
12. These specifications are applied in the test mode.

**TIMING DIAGRAMS**

**READ CYCLE**




**WRITE CYCLE (EARLY WRITE)**




DON'T CARE


TIMING DIAGRAMS (Continued)

WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-WRITE




2



**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**


Note:  $\bar{W}$ ,  $\bar{OE}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE:  $\bar{OE}$ , Address = Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




DON'T CARE

2

**TIMING DIAGRAMS** (Continued)


**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE:  $\overline{OE}$ , Address=Don't Care



 DON'T CARE

2

**TEST MODE DESCRIPTION**

The KM44C1000A is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit  $A_0$  is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1Mx4 DRAM can be tested as if it were a 512Kx4  $\overline{DARM}$ .  $\overline{W}$ ,  $\overline{CAS}$ -Before- $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM44C1000A contains 4,194,304 memory locations. Twenty address bits are required to address a particular memory location. Since the KM44C1000A has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operating of the KM44C1000A begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM44C1000A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time ( $t_{\text{RP}}$ ) requirement.

### $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS(min)}}$  and  $t_{\text{CAS(min)}}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{\text{W}}$ ) high during a  $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$  cycle. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{RCD(max)}}$ , the access time to valid data is specified by  $t_{\text{RAC}}$ . If  $\overline{\text{CAS}}$  goes low after  $t_{\text{RCD(max)}}$ , the access time is measured from  $\overline{\text{CAS}}$  and is specified by  $t_{\text{CAC}}$ . In order to achieve the minimum access time,  $t_{\text{RAC(min)}}$ , it is necessary to bring  $\overline{\text{CAS}}$  low before  $t_{\text{RCD(max)}}$ .

### Write

The KM44C1000A can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{W}}$  and  $\overline{\text{CAS}}$ . In any type of write cycle, data-in must be valid at or before the falling edge of  $\overline{\text{W}}$  or  $\overline{\text{CAS}}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{\text{W}}$  low before  $\overline{\text{CAS}}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{\text{W}}$  low after  $\overline{\text{CAS}}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{\text{W}}$  is brought low after  $\overline{\text{CAS}}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM44C1000A has a three-state output buffer which is controlled by  $\overline{\text{CAS}}$ . Whenever  $\overline{\text{CAS}}$  is high ( $V_{\text{IH}}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{\text{CLZ}}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{\text{CLZ}}$  and before the valid data appears at the output. The timing parameters  $t_{\text{CAC}}$ ,  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM44C1000A operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{\text{RAS}}$ -only Refresh, Fast Page Mode Write,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh,  $\overline{\text{CAS}}$ -only cycle.  $\overline{\text{OE}}$  controlled write.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM44C1000A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

**DEVICE OPERATION** (Continued)

*RAS-Only Refresh:* This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

*$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:* The KM44C1000A has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

*Hidden Refresh:* A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM44C1000A hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

*Other Refresh Methods:* It is also possible to refresh the KM44C1000A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Fast Page Mode**

The KM44C1000A has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

**$\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Counter Test Cycle**

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of veri-

fying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

*Row Address*—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter.

*Column Address*—Bits  $A_0$  through  $A_9$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

**Suggested  $\overline{CAS}$ -Before- $\overline{RAS}$  Counter Test Procedure**

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

**Power-up**


If  $\overline{RAS} = V_{SS}$  during power-up, the KM44C1000A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of 200 $\mu$ s is required power-up followed by any 8  $\overline{CBB}$  or  $\overline{ROR}$  cycles before proper device operation is achieved.




PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE





20-LEAD PLASTIC SMALL OUT-LINE J-LEAD





PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (Forward and Reverse Type)



2



## 1Mx4 Bit CMOS Dynamic RAM with Fast Page Mode


### FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1000AL- 7	70ns	20ns	130ns
KM44C1000AL- 8	80ns	20ns	150ns
KM44C1000AL-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and output
- Early Write or output enable controlled write
- Single +5V ± 10% power supply
- 1024 cycles/128ms refresh
- Low power dissipation
  - Standby: 1.1mW
  - Active (70/80/100ns): 578/523/468mW
- JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP, and TSOP (II)

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The Samsung KM44C1000AL is a high speed CMOS 1,048,576 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.


The KM44C1000AL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM44C1000AL is fabricated using Samsung's advanced CMOS process.


PIN CONFIGURATION (Top Views)

• KM44C1000ALP




(DIP)

• KM44C1000ALJ




(SOJ)

• KM44C1000ALZ




(ZIP)

• KM44C1000ALT



(TSOP (II)-Forward Type)

• KM44C1000ALTR



(TSOP (II)-Reverse Type)

Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>1-4</sub>	Data In/Out
$\overline{W}$	Read/Write Input
$\overline{OE}$	Data Output Enable
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS (0°C<T<sub>a</sub><=70°C, V<sub>CC</sub>=5.0V±10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min)	KM44C1000AL- 7	I <sub>CC1</sub>	—	105	mA
	KM44C1000AL- 8		—	95	mA
	KM44C1000AL-10		—	85	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min.)	KM44C1000AL- 7	I <sub>CC3</sub>	—	105	mA
	KM44C1000AL- 8		—	95	mA
	KM44C1000AL-10		—	85	mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling @ t <sub>PC</sub> =min.)	KM44C1000AL- 7	I <sub>CC4</sub>	—	80	mA
	KM44C1000AL- 8		—	70	mA
	KM44C1000AL-10		—	60	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=W \geq V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	200	µA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KM44C1000AL- 7	I <sub>CC6</sub>	—	105	mA
	KM44C1000AL- 8		—	95	mA
	KM44C1000AL-10		—	85	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage (V <sub>IL</sub> )=0.2V $\overline{\text{CAS}}=\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V DQ <sub>1-4</sub> =Don't Care T <sub>RC</sub> =125µS, T <sub>RAS</sub> =t <sub>RAS</sub> min.~1µS		I <sub>CC7</sub>	—	300	µA
Standby Current ( $\overline{\text{RAS}}=V_{IH}$ , $\overline{\text{CAS}}=V_{IL}$ , Dout Enable)		I <sub>CC8</sub>	—	5	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts)		I <sub>IL</sub>	-10	10	µA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	µA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\* Note: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{\text{RAS}}=V_{IL}$ . I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{\text{CAS}}=V_{IH}$ .

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ , $\overline{OE}$ )	$C_{IN2}$	—	7	pF
Output Capacitance ( $DQ_1$ - $DQ_4$ )	$C_{OUT}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC}=5.0\text{V} \pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KM44C1000AL-7		KM44C1000AL-8		KM44C1000AL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	185		205		245		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80		100	ns	3,4,11
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	20		20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	10

2

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM44C1000AL-7		KM44C1000AL-8		KM44C1000AL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	t <sub>DHR</sub>	55		60		75		ns	6
Refresh period (1024 cycles)	t <sub>REF</sub>		128		128		128	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
$\overline{CAS}$ to write enable delay	t <sub>CWD</sub>	50		50		60		ns	8
$\overline{RAS}$ to write enable delay	t <sub>RWD</sub>	100		110		135		ns	8
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	65		70		85		ns	8
$\overline{CAS}$ setup time ( $\overline{C-B-R}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C-B-R}$ refresh)	t <sub>CHR</sub>	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C-B-R}$ counter test)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{CAS}$ precharge	t <sub>CPA</sub>		45		45		55	ns	3
FAst Page mode cycle time	t <sub>PC</sub>	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t <sub>RHCP</sub>	45		45		55		ns	
Fast page modered-modify-write	t <sub>PRWC</sub>	105		105		125		ns	
$\overline{RAS}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	200,000	80	200,000	100	200,000	ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C-B-R}$ refresh)	t <sub>WRP</sub>	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C-B-R}$ refresh)	t <sub>WRH</sub>	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	t <sub>ROH</sub>	20		20		20		ns	
$\overline{OE}$ access time	t <sub>OEA</sub>		20		20		25	ns	
$\overline{OE}$ to data delay	t <sub>OED</sub>	20		20		25		ns	
Output buffer turn off delay time from $\overline{OE}$	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	
$\overline{OE}$ command hold time	t <sub>OEH</sub>	20		20		25		ns	

TEST MODE CYCLE

(Note. 12)

Standard Operation	Symbol	KM44C1000AL-7		KM44C1000AL-8		KM44C1000AL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	135		155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	190		210		250		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		75		85		105	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		45		55	ns	3,11
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	75	10,000	85	10,000	105	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		25		30		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	75		85		105		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		45		55		ns	
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	55		55		65		ns	8
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	105		115		140		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	70		75		90		ns	8
Fast mode cycle time	t <sub>PC</sub>	55		55		65		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	110		110		130		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	75	200,000	85	200,000	105	200,000	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		50		60	ns	3
$\overline{\text{OE}}$ access time	t <sub>OEA</sub>		25		25		30	ns	
$\overline{\text{OE}}$ to data delay	t <sub>OED</sub>	25		25		30		ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	25		25		30		ns	


2

NOTES


1. An initial pause of 200μs is required after power-up followed by and 8 CBF or ROR cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub> > t<sub>RCD(max)</sub>.
6. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
8. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> > t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> > t<sub>CWD(min)</sub> and t<sub>RWD</sub> > t<sub>RWD(min)</sub> and t<sub>AWD</sub> > t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>TRAC(max)</sub> can be met. t<sub>TRAD(max)</sub> is specified as a reference point only. If t<sub>TRAD</sub> is greater than the specified t<sub>TRAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
12. These specifications are applied in the test mode.

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




DON'T CARE

**TIMING DIAGRAMS** (Continued)

**WRITE CYCLE (OE CONTROLLED WRITE)**



**READ-MODIFY-WRITE CYCLE**




DON'T CARE




TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-WRITE




2

**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\overline{W}$ ,  $\overline{OE}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE:  $\overline{OE}$ , Address = Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




DON'T CARE

2

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE:  $\overline{OE}$ , Address=Don't Care



2

**TEST MODE DESCRIPTION**

The KM44C1000AL is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit  $A_0$  is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1Mx4 DRAM can be tested as if it were a 512Kx4 DRAM.  $\overline{W}$ ,  $\overline{CAS}$ -Before- $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

## DEVICE OPERATION

### Device Operation

The KM44C1000AL contains 4,194,304 memory locations. Twenty address bits are required to address a particular memory location. Since the KM44C1000AL has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operating of the KM44C1000AL begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM44C1000AL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000AL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$ , the access time to valid data is specified by  $t_{RAC}$ . If  $\overline{CAS}$  goes low after  $t_{RCD(max)}$ , the access time is measured from  $\overline{CAS}$  and is specified by  $t_{CAC}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to bring  $\overline{CAS}$  low before  $t_{RCD(max)}$ .

### Write

The KM44C1000AL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CAS}$ . In any type of write cycle, data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{W}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM44C1000AL has a three-state output buffer which is controlled by  $\overline{CAS}$ . Whenever  $\overline{CAS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM44C1000AL operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CAS}$ -only cycle,  $\overline{OE}$  controlled write.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM44C1000AL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 128 ms. There are several ways to accomplish this.

## DEVICE OPERATION (Continued)

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM44C1000AL has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSA}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM44C1000AL hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM44C1000AL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Fast Page Mode

The KM44C1000AL has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

### $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$

counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter.

**Column Address**—Bits  $A_0$  through  $A_9$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

### Suggested $\overline{CAS}$ -Before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

### Power-up


If  $\overline{RAS}=V_{SS}$  during power-up, the KM44C1000AL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CAS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles before proper device operation is achieved.




PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE





20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



PACKAGE DIMENSIONS (Continued)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



2

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (Forward and Reverse Type)



*1Mx4 Bit CMOS Dynamic RAM with Fast Page Mode*

**FEATURES**

• **Performance range:**

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1000ASL- 7	70ns	20ns	130ns
KM44C1000ASL- 8	80ns	20ns	150ns
KM44C1000ASL-10	100ns	25ns	180ns

- **Fast Page Mode operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **8-bit fast parallel test mode capability**
- **TTL compatible inputs and output**
- **Early Write or output enable controlled write**
- **Single +5V ± 10% power supply**
- **1024 cycles/256ms refresh**
- **Low power dissipation**
  - Standby: 0.6mW
  - Active (70/80/100ns): 578/523/468mW
- JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP, and TSOP (II)

**FUNCTIONAL BLOCK DIAGRAM**


**GENERAL DESCRIPTION**

The Samsung KM44C1000ASL is a high speed CMOS 1,048,576 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.






The KM44C1000ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM44C1000ASL is fabricated using Samsung's advanced CMOS process.



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>1-4</sub>	Data In/Out
$\bar{W}$	Read/Write Input
$\bar{OE}$	Data Output Enable
$\bar{RAS}$	Row Address Strobe
$\bar{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

2

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* (RAS, CAS, Address Cycling @ t <sub>RC</sub> =min)	KM44C1000ASL- 7	I <sub>CC1</sub>	—	105	mA
	KM44C1000ASL- 8		—	95	mA
	KM44C1000ASL-10		—	85	mA
Standby Current (RAS=CAS=V <sub>IH</sub> )		I <sub>CC2</sub>	—	2	mA
RAS-Only Refresh Current* (CAS=V <sub>IH</sub> , RAS Cycling @ t <sub>RC</sub> =min.)	KM44C1000ASL- 7	I <sub>CC3</sub>	—	105	mA
	KM44C1000ASL- 8		—	95	mA
	KM44C1000ASL-10		—	85	mA
Fast Page Mode Current* (RAS=V <sub>IL</sub> , CAS Cycling @ t <sub>PC</sub> =min.)	KM44C1000ASL- 7	I <sub>CC4</sub>	—	80	mA
	KM44C1000ASL- 8		—	70	mA
	KM44C1000ASL-10		—	60	mA
Standby Current (RAS=CAS=W ≥ V <sub>CC</sub> -0.2V)		I <sub>CC5</sub>	—	100	μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t <sub>RC</sub> =min.)	KM44C1000ASL- 7	I <sub>CC6</sub>	—	105	mA
	KM44C1000ASL- 8		—	95	mA
	KM44C1000ASL-10		—	85	mA
Battery Back Up Current/Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage (V <sub>IL</sub> )=0.2V CAS=CAS Before RAS Cycling or 0.2V DQ <sub>1-4</sub> =Don't Care T <sub>RC</sub> =250μS, T <sub>RAS</sub> =t <sub>RAS</sub> min.~1μS		I <sub>CC7</sub>	—	150	μA
Standby Current (RAS=V <sub>IH</sub> , CAS=V <sub>IL</sub> , Dout Enable)		I <sub>CC8</sub>	—	5	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0 ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*Note: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC6</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while RAS=V<sub>IL</sub>. I<sub>CC4</sub>, Address can be changed maximum once while CAS=V<sub>IH</sub>.

## CAPACITANCE (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ )	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>4</sub> )	C <sub>OUT</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KM44C1000ASL-7		KM44C1000ASL-8		KM44C1000ASL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	185		205		245		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	55		60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10

2

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM44C1000ASL-7		KM44C1000ASL-8		KM44C1000ASL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	55		60		75		ns	6
Refresh period (1024 cycles)	t <sub>REF</sub>		256		256		256	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	50		50		60		ns	8
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	100		110		135		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	65		70		85		ns	8
$\overline{\text{CAS}}$ setup time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	t <sub>CHR</sub>	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ precharge ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		45		45		55	ns	3
FAst Page mode cycle time	t <sub>PC</sub>	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	45		45		55		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	105		105		125		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	200,000	80	200,000	100	200,000	ns	
Write command set-up time (Test mode in)	t <sub>WTS</sub>	10		10		10		ns	
Write command hold time (Test mode in)	t <sub>WTH</sub>	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	t <sub>WRP</sub>	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	t <sub>WRH</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	20		20		20		ns	
$\overline{\text{OE}}$ access time	t <sub>OEA</sub>		20		20		25	ns	
$\overline{\text{OE}}$ to data delay	t <sub>OED</sub>	20		20		25		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	20		20		25		ns	

## TEST MODE CYCLE

(Note. 12)

Standard Operation	Symbol	KM44C1000ASL-7		KM44C1000ASL-8		KM44C1000ASL-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	135		155		185		ns	
Read-modify-write cycle time	$t_{RWC}$	190		210		250		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		75		85		105	ns	3,4,11
Access time from $\overline{CAS}$	$t_{CAC}$		25		25		30	ns	3,4,5
Access time from column address	$t_{AA}$		40		45		55	ns	3,11
$\overline{RAS}$ pulse width	$t_{RAS}$	75	10,000	85	10,000	105	10,000	ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	25	10,000	25	10,000	30	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	25		25		30		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	75		85		105		ns	
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	40		45		55		ns	
$\overline{CAS}$ to write enable delay	$t_{CWD}$	55		55		65		ns	8
$\overline{RAS}$ to write enable delay	$t_{RWD}$	105		115		140		ns	8
Column address to $\overline{W}$ delay time	$t_{AWD}$	70		75		90		ns	8
Fast mode cycle time	$t_{PC}$	55		55		65		ns	
Fast page mode read-modify-write	$t_{PRWC}$	110		110		130		ns	
$\overline{RAS}$ pulse width (Fast page mode)	$t_{RASP}$	75	200,000	85	200,000	105	200,000	ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		50		50		60	ns	3
$\overline{OE}$ access time	$t_{OEA}$		25		25		30	ns	
$\overline{OE}$ to data delay	$t_{OED}$	25		25		30		ns	
$\overline{OE}$ command hold time	$t_{OEH}$	25		25		30		ns	


## NOTES

- An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{CBR}$  or  $\overline{ROR}$  cycles before proper device operation is achieved.
- $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
- $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{RWD} \geq t_{RWD(min)}$  and  $t_{AWD} \geq t_{AWD(min)}$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
- Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .
- These specifications are applied in the test mode.




TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




DON'T CARE

TIMING DIAGRAMS (Continued)

WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**FAST PAGE MODE READ CYCLE**




**FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**



☒ DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-WRITE




2

 DON'T CARE

**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\overline{W}$ ,  $\overline{OE}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE:  $\overline{OE}$ , Address = Don't Care




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**




**HIDDEN REFRESH CYCLE (WRITE)**



2

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE:  $\overline{OE}$ , Address=Don't Care



2

**TEST MODE DESCRIPTION**

The KM44C1000ASL is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit  $A_0$  is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1Mx4 DRAM can be tested as if it were a 512Kx4 DRAM.  $\overline{W}$ ,  $\overline{CAS}$ -Before- $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).



## DEVICE OPERATION

### Device Operation

The KM44C1000ASL contains 4,194,304 memory locations. Twenty address bits are required to address a particular memory location. Since the KM44C1000ASL has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operating of the KM44C1000ASL begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM44C1000ASL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000ASL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. If  $\overline{CAS}$  goes low before  $t_{RC(max)}$ , the access time to valid data is specified by  $t_{RAC}$ . If  $\overline{CAS}$  goes low after  $t_{RC(max)}$ , the access time is measured from  $\overline{CAS}$  and is specified by  $t_{CAC}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to bring  $\overline{CAS}$  low before  $t_{RC(max)}$ .

### Write

The KM44C1000ASL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

*Late Write:* If  $\overline{W}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RPD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM44C1000ASL has a three-state output buffer which is controlled by  $\overline{CAS}$ . Whenever  $\overline{CAS}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM44C1000ASL operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CAS}$ -only cycle.  $\overline{OE}$  controlled write.

*Indeterminate Output State:* Delayed Write

### Refresh

The data in the KM44C1000ASL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 256 ms. There are several ways to accomplish this.

## DEVICE OPERATION (Continued)

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each row.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM44C1000ASL has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM44C1000ASL hidden refresh cycle is actually a  $\overline{CAS}$  before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM44C1000ASL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Fast Page Mode

The KM44C1000ASL has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address for the same page. Up to 2048 memory cells can be accessed with the same row address.

### $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$

counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

**Row Address**—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter.

**Column Address**—Bits  $A_0$  through  $A_9$  are strobed in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

### Suggested $\overline{CAS}$ -Before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{CAS}$ -before- $\overline{RAS}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.


### Power-up

If  $\overline{RAS}=V_{SS}$  during power-up, the KM44C1000ASL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.


An initial pause of 200 $\mu$ s is required after power-up followed by 8 CBF or ROR cycles before proper device operation is achieved.

**PACKAGE DIMENSIONS**

**20-LEAD PLASTIC DUAL IN-LINE PACKAGE**




**20-LEAD PLASTIC SMALL OUT-LINE J-LEAD**



PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



2

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (Forward and Reverse Type)



## 1Mx4 Bit CMOS Dynamic RAM with Static Column Mode

### FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1002A- 7	70ns	20ns	130ns
KM44C1002A- 8	80ns	20ns	150ns
KM44C1002A-10	100ns	25ns	180ns

- Static Column Mode operation
- $\overline{CS}$ -before- $\overline{RAS}$  Refresh Capability
- $\overline{RAS}$ -only and Hidden Refresh Capability
- 8-bit fast parallel test mode Capability
- TTL compatible inputs and output
- Early Write or Output Enable Controlled Write
- Single +5V  $\pm$  10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP

### GENERAL DESCRIPTION


The Samsung KM44C1002A is a high speed CMOS 1,048,576 bit X 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1002A features Static Column Mode operation which allows high speed random or sequential access within a row. Static Column Mode operation offers high performance while relaxing many critical system timing requirements for fast usable speed.

$\overline{CS}$ -before- $\overline{RAS}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{RAS}$ -only refresh. All inputs and output are fully TTL compatible.


The KM44C1002A is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)

- KM44C1002AP
- KM44C1002AJ
- KM44C1002AZ



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>1</sub> -DQ <sub>4</sub>	Data In/Out
$\overline{W}$	Read/Write Input
$\overline{OE}$	Data Output Enable
$\overline{RAS}$	Row Address Strobe
$\overline{CS}$	Chip Select Input
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{CS}$ , Address Cycling @ t <sub>RC</sub> =min)	KM44C1002A- 7	I <sub>CC1</sub>	—	105	mA
	KM44C1002A- 8		—	95	mA
	KM44C1002A-10		—	85	mA
Standby Current ( $\overline{RAS}=\overline{CS}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{RAS}$ Cycling, $\overline{CS}=V_{IH}$ , @ t <sub>RC</sub> =min)	KM44C1002A- 7	I <sub>CC3</sub>	—	105	mA
	KM44C1002A- 8		—	95	mA
	KM44C1002A-10		—	85	mA
Static Column Mode Current* ( $\overline{RAS}=\overline{CS}=V_{IL}$ , Address Cycling @ t <sub>SC</sub> =min)	KM44C1002A- 7	I <sub>CC4</sub>	—	80	mA
	KM44C1002A- 8		—	70	mA
	KM44C1002A-10		—	60	mA
Standby Current ( $\overline{RAS}=\overline{CS}=\overline{W} \geq V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	1	mA
$\overline{CS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CS}$ Cycling @ t <sub>RC</sub> =min.)	KM44C1002A- 7	I <sub>CC6</sub>	—	105	mA
	KM44C1002A- 8		—	95	mA
	KM44C1002A-10		—	85	mA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CS}=V_{IL}$ , D <sub>OUT</sub> =Enable)		I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{CS}=V_{IH}$ .

2

## CAPACITANCE (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>	—	6	pF
Input Capacitance (R <sub>AS</sub> , C <sub>S</sub> , W, O <sub>E</sub> )	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>4</sub> )	C <sub>OUT</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KM44C1002A-7		KM44C1002A-8		KM44C1002A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	185		205		245		ns	
Access time from R <sub>AS</sub>	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from C <sub>S</sub>	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,11
C <sub>S</sub> to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3,12
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
R <sub>AS</sub> precharge time	t <sub>RP</sub>	50		60		70		ns	
R <sub>AS</sub> pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
R <sub>AS</sub> hold time	t <sub>RSH</sub>	20		20		25		ns	
C <sub>S</sub> hold time	t <sub>CSH</sub>	70		80		100		ns	
C <sub>S</sub> pulse width	t <sub>CS</sub>	20	10,000	20	10,000	25	10,000	ns	
R <sub>AS</sub> to C <sub>S</sub> delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
R <sub>AS</sub> to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
C <sub>S</sub> to R <sub>AS</sub> precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to R <sub>AS</sub>	t <sub>AR</sub>	55		60		75		ns	
Column Address to R <sub>AS</sub> lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to C <sub>S</sub>	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to R <sub>AS</sub>	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to R <sub>AS</sub>	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM44C1002A-7		KM44C1002A-8		KM44C1002A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{RAS}$ lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to $\overline{CS}$ lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	t <sub>DHR</sub>	55		60		75		ns	6
Refresh period (1024 cycles)	t <sub>REF</sub>		16		16		16	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
$\overline{CS}$ to write enable delay time	t <sub>CWD</sub>	50		50		60		ns	8
$\overline{RAS}$ to write enable delay time	t <sub>RWD</sub>	100		110		135		ns	8
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	65		70		85		ns	8
$\overline{CS}$ setup time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{CS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>CHR</sub>	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CS}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{CS}$ precharge ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ counter test)	t <sub>CPT</sub>	35		40		50		ns	
Static column mode cycle time	t <sub>SC</sub>	40		45		55		ns	
Static column mode read-write cycle time	t <sub>SRWC</sub>	100		110		135		ns	
Access time from last write	t <sub>ALW</sub>		65		75		95	ns	3,12
Output data hold time from column address	t <sub>AOH</sub>	5		5		5		ns	
Output data enable time from $\overline{W}$	t <sub>OW</sub>		45		50		70	ns	
$\overline{RAS}$ pulse width (static column mode)	t <sub>RASC</sub>	70	100,000	80	100,000	100	100,000	ns	
$\overline{CS}$ pulse width (static column mode)	t <sub>CSC</sub>	20	100,000	20	100,000	25	100,000	ns	
$\overline{CS}$ precharge time (static column mode)	t <sub>CP</sub>	10		10		10		ns	
Write address hold time reference to $\overline{RAS}$	t <sub>AWR</sub>	55		60		75		ns	6
Column address hold time referenced to $\overline{RAS}$ rise	t <sub>AH</sub>	5		5		10		ns	
Last write to column address delay time	t <sub>LWAD</sub>	20	30	20	35	25	45	ns	
Last write to column address hold time	t <sub>AHLW</sub>	65		75		95		ns	
Write command inactive time	t <sub>WI</sub>	10		10		10		ns	
Write command set-up time (Test mode In)	t <sub>WTS</sub>	10		10		10		ns	
Write command hold time (Test mode In)	t <sub>WTH</sub>	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>WRP</sub>	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	t <sub>WRH</sub>	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	t <sub>ROH</sub>	20		20		20		ns	
$\overline{OE}$ access time	t <sub>OEA</sub>		20		20		25	ns	
$\overline{OE}$ to data delay	t <sub>OED</sub>	20		20		25		ns	
Output buffer turn off delay time from $\overline{OE}$	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	
$\overline{OE}$ command hold time	t <sub>OEH</sub>	20		20		25		ns	

2



TEST MODE CYCLE

(Note. 13)


Standard Operation	Symbol	KM44C1002A-7		KM44C1002A-8		KM44C1002A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	135		155		185		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	185		210		250		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		75		85		105	ns	3,4,11
Access time from $\overline{\text{CS}}$	t <sub>CAC</sub>		25		25		30	ns	3,4,5
Access time from column address	t <sub>AA</sub>		40		45		55	ns	3,11
$\overline{\text{RAS}}$ pulse width	t <sub>TRAS</sub>	75	10,000	85	10,000	105	10,000	ns	
$\overline{\text{CS}}$ pulse width	t <sub>CSS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RRSH</sub>	25		25		30		ns	
$\overline{\text{CS}}$ hold time	t <sub>CSH</sub>	75		85		105		ns	
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40		45		55		ns	
$\overline{\text{CS}}$ to write enable delay	t <sub>CWD</sub>	55		55		65		ns	8
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	105		115		140		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	70		75		90		ns	8
Static column mode cycle time	t <sub>SC</sub>	45		50		60		ns	
Static column mode read-modify-write	t <sub>SRWC</sub>	105		115		135		ns	
$\overline{\text{RAS}}$ pulse width (static column mode)	t <sub>RASC</sub>	75	100,000	85	100,000	105	100,000	ns	
Access time from last write	t <sub>ALW</sub>		70		80		100	ns	3,12
$\overline{\text{CS}}$ pulse width (static column mode)	t <sub>CSC</sub>	25	100,000	25	100,000	30	100,000	ns	
$\overline{\text{OE}}$ access time	t <sub>OEa</sub>		25		25		30	ns	
$\overline{\text{OE}}$ to data delay	t <sub>OED</sub>	25		25		30		ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEh</sub>	25		25		30		ns	

NOTES


- An initial pause of 200 $\mu$ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Assumes that t<sub>RCD</sub> > t<sub>RCD(max)</sub>.
- t<sub>AWR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> > t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub> > t<sub>CWD(min)</sub> and t<sub>RWD</sub> > t<sub>RWD(min)</sub> and t<sub>AWD</sub> > t<sub>AWD(min)</sub>, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{\text{CS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
- Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
- Operation within the t<sub>LWAD(max)</sub> limit insures that t<sub>ALW(max)</sub> can be met. t<sub>LWAD(max)</sub> is specified as a reference point only. t<sub>LWAD</sub> is greater than the specified t<sub>LWAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
- These specifications are applied in the test mode.

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE



 DON'T CARE


TIMING DIAGRAMS (Continued)

STATIC COLUMN MODE READ CYCLE




2

STATIC COLUMN MODE WRITE CYCLE (W CONTROLLED EARLY WRITE)




**TIMING DIAGRAMS** (Continued)

**STATIC COLUMN MODE WRITE CYCLE ( $\overline{CS}$  CONTROLLED EARLY WRITE)**




**STATIC COLUMN MODE READ-WRITE CYCLE**



 DONT CARE

TIMING DIAGRAMS (Continued)


STATIC COLUMN MODE MIXED CYCLE



2

RAS-ONLY REFRESH CYCLE

NOTE: W, OE = Don't Care




 DON'T CARE


**TIMING DIAGRAMS** (Continued)

**$\overline{CS}$ -BEFORE- $\overline{RAS}$  REFRESH CYCLE**

NOTE:  $\overline{OE}$ , A=Don't Care




**HIDDEN REFRESH CYCLE (READ)**



 DON'T CARE

**TIMING DIAGRAMS** (Continued)  
**HIDDEN REFRESH CYCLE (WRITE)**




 DON'T CARE

2



TIMING DIAGRAMS (Continued)


$\overline{CS}$ -BEFORE- $\overline{RAS}$  REFRESH COUNTER TEST CYCLE



**TIMING DIAGRAMS** (Continued)

**TEST MODE IN CYCLE**

NOTE: D, Address=Don't Care



2

**TEST MODE DESCRIPTION**

The KM44C1002A is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit A<sub>0</sub> is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1M×4 DRAM can be tested as if it were a 512K×4 DRAM.  $\bar{W}$ ,  $\bar{CS}$  Before RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\bar{CS}$  Before RAS Refresh Cycle" or "RAS only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

## DEVICE OPERATIONS

### Device Operation

The KM44C1002A contains 4,194,304 memory locations organized as 1,048,576 four-bit words. Twenty address bits are required to address a particular 4-bit word in the memory location. Since the KM44C1002A has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the chip select input ( $\overline{CS}$ ) and the valid row and column address inputs.

Operating of the KM44C1002A begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CS}$ . This is the beginning of any KM44C1002A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1002A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CS}$  and on the valid column address transition.

If  $\overline{CS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CS}$  goes low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCD(max)}$  and  $t_{RAD(max)}$ .

The KM44C1002A has common data I/O pins. For this reason and output enable control input ( $\overline{OE}$ ) has been

provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$  and  $t_{OEZ}$ .

### Write

The KM44C1002A can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$  and  $\overline{CS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CS}$ . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the  $\overline{OE}$  input.

*Read-Modify-Write:* In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CS}$  and meeting the data sheet read-modify-write cycle timing requirements. The output enable input ( $\overline{OE}$ ) must be low during the time defined by  $t_{OEA}$  and  $t_{OEZ}$  for data to appear at the output. If  $t_{CWD}$  and  $t_{RWD}$  are not met the output may contain invalid data. Conforming to the  $\overline{OE}$  timing requirement prevents bus contention on the KM44C1002A's DQ pins.

### Data Output

The KM44C1002A has a three-state output buffer which is controlled by  $\overline{CS}$  and  $\overline{OE}$ . Whenever  $\overline{CS}$  or  $\overline{OE}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM44C1002A operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Static Column Read, Static Column Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Static Column Mode Write,  $\overline{CS}$ -before- $\overline{RAS}$  Refresh,  $\overline{CS}$ -only cycle.  $\overline{OE}$  Controlled write.

*Indeterminate Output State:* Delayed Write

## DEVICE OPERATIONS (Continued)

### Refresh

The data in the KM44C1002A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

***$\overline{RAS}$ -Only Refresh:*** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CS}$  remains high. This cycle must be repeated for each row.

***$\overline{CS}$ -before- $\overline{RAS}$  Refresh:*** The KM44C1002A has  $\overline{CS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle.

***Hidden Refresh:*** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CS}$  active time and cycling  $\overline{RAS}$ . The KM44C1002A hidden refresh cycle is actually a  $\overline{CS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

***Other Refresh Methods:*** It is also possible to refresh the KM44C1002A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Static Column Mode

Static Column Mode allows high speed read, write or read-modify-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM. The read, write or readmodify-write cycles may be mixed in any order.

A Static Column mode read cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{W}=V_{IH}$  and  $\overline{RAS}=V_{IL}$ .

A Static Column mode write cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{RAS}=V_{IL}$  and toggling either  $\overline{W}$  or  $\overline{CS}$ . The data is written into the cell triggered by the latter fallin edge of  $\overline{W}$  or  $\overline{CS}$ .

### $\overline{CS}$ -before- $\overline{RAS}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CS}$ -before- $\overline{RAS}$  refresh operation, is  $\overline{CS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

***Row Address***—Bits  $A_0$  through  $A_9$  are supplied by the on-chip refresh counter.

***Column Address***—Bits  $A_0$  through  $A_9$  are strobed-in by the falling edge of  $\overline{CS}$  as in a normal memory cycle.

### Suggested $\overline{CS}$ -before- $\overline{RAS}$ Counter Test Procedure

The  $\overline{CS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 512 times so that highs are written into the 512 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

### Power-up


If  $\overline{RAS}=V_{SS}$  during power-up, the KM44C1002A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycle before proper device operation is achieved.


PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Unit: Inches (Millimeters)





20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



## PACKAGE DIMENSIONS (Continued)

### 20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)



2

**KM44C1010A**

*1Mx4 Bit CMOS Dynamic RAM with Fast Page Mode  
(Write Per Bit Mode)*

**FEATURES**

• **Performance range:**

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1010A- 7	70ns	20ns	130ns
KM44C1010A- 8	80ns	20ns	150ns
KM44C1010A-10	100ns	25ns	180ns

- **Fast Page Mode operation**
- **Write Per Bit Mode Capability**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **8-bit fast parallel test mode capability**
- **TTL compatible inputs and outputs**
- **Early write or Output Enable Controlled Write**
- **Single +5V ±10% power supply**
- **1024 cycles/16ms refresh**
- **JEDEC standard pinout**
- **Available in Plastic DIP, SOJ and ZIP**

**GENERAL DESCRIPTION**


The Samsung KM44C1010A is a high speed CMOS 1,048,576x4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1010A features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.


The KM44C1010A is fabricated using Samsung's advanced CMOS process.

**FUNCTIONAL BLOCK DIAGRAM**




**PIN CONFIGURATION (Top Views)**


• **KM44C1010AP**



• **KM44C1010AJ**



• **KM44C1010AZ**



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/W	Write Per Bit/Read/Write Input
OE	Data Output Enable
W <sub>1</sub> /DQ <sub>1</sub> ~ W <sub>4</sub> /DQ <sub>4</sub>	Write Select/Data In, Out
V <sub>cc</sub>	Power (+5V)
V <sub>ss</sub>	Ground

## 1Mx4 Bit CMOS Dynamic RAM with Static Column Mode (Write Per Bit Mode)


### FEATURES

• Performance range:

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C1012A- 7	70ns	20ns	130ns
KM44C1012A- 8	80ns	20ns	150ns
KM44C1012A-10	100ns	25ns	180ns

- Static Column Mode operation
- Write Per Bit Mode Capability
- CS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- 8-bit fast parallel test mode capability
- TTL compatible inputs and outputs
- Early write or Output Enable Controlled Write
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic DIP, SOJ, SOJ and ZIP

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The Samsung KM44C1012A is a high speed CMOS 1,048,576x4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.


Static Column Mode Operation allows high speed random or sequential access within a row. The KM44C1012A offers high performance while relaxing many critical system timing requirements for fast usable speed.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.


The KM44C1012A is fabricated using Samsung's advanced CMOS process.

### PIN CONFIGURATION (Top Views)


• KM44C1012AP



• KM44C1012AJ



• KM44C1012AZ



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
RAS	Row Address Strobe
CS	Chip Select Input
WB/W	Write Per Bit/Read/Write Input
OE	Data Output Enable
W <sub>1</sub> /DQ <sub>1</sub> ~ W <sub>4</sub> /DQ <sub>4</sub>	Write Select/Data In, Out
Vcc	Power (+5V)
Vss	Ground



## 256KX16 Bit CMOS Dynamic RAM with Fast Page Mode

### FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM416C256- 7	70ns	20ns	130ns
KM416C256- 8	80ns	20ns	150ns
KM416C256-10	100ns	25ns	180ns

- Fast Page Mode operation
- 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Triple +5V ± 10% power supply
- 512 cycles/8ms refresh
- JEDEC Standard pinout
- Available in Plastic SOJ


### GENERAL DESCRIPTION

The Samsung KM416C256 is a CMOS high speed 262,144 bit X 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computes.

The KM416C256 features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM416C256 is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)

- KM416C256J



Pin Name	Pin Function	Pin Name	Pin Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs	LCAS	Lower Column Address Strobe
DQ <sub>1-16</sub>	Data In/Out	W	Read/Write Input
V <sub>SS</sub>	Ground	OE	Data Output Enable
RAS	Row Address Strobe	V <sub>CC</sub>	Power (+5V)
UCAS	Upper Column Address Strobe	N.C.	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	700	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ , $\overline{UCAS}$ , or $\overline{LCAS}$ , Address Cycling @ t <sub>RC</sub> =min)	KM416C256- 7	—	145	mA
	KM416C256- 8	—	125	mA
	KM416C256-10	—	105	mA
Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}$ )	I <sub>CC2</sub>	—	2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{UCAS}=\overline{LCAS}$ , $\overline{RAS}$ Cycling @ t <sub>RC</sub> =min)	KM416C256- 7	—	145	mA
	KM416C256- 8	—	125	mA
	KM416C256-10	—	105	mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{UCAS}$ or $\overline{LCAS}$ , Address Cycling @ t <sub>PC</sub> =min)	KM416C256- 7	—	90	mA
	KM416C256- 8	—	80	mA
	KM416C256-10	—	70	mA
Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS} \geq V_{CC}-0.2V$ )	I <sub>CC5</sub>	—	1	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ , $\overline{UCAS}$ or $\overline{LCAS}$ Cycling @ t <sub>RC</sub> =min)	KM416C256- 7	—	145	mA
	KM416C256- 8	—	125	mA
	KM416C256-10	—	105	mA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{UCAS}$ or $\overline{LCAS}=V_{IL}$ Dout=Enable)	I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤5.5V)	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)	V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)	V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ , I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{UCAS}$  and  $\overline{LCAS}=V_{IH}$ .

## CAPACITANCE (T<sub>A</sub>=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	—	6	pF
Input Capacitance (R <sub>AS</sub> , LCAS, UCAS, W, OE)	C <sub>IN3</sub>	—	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>16</sub> )	C <sub>DQ</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%, See notes 1, 2)

Parameter	Symbol	KM416C256-7		KM416C256-8		KM416C256-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	185		205		245		ns	
Access time from R <sub>AS</sub>	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from C <sub>AS</sub>	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		45	ns	3,11
C <sub>AS</sub> to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>r</sub>	3	50	3	50	3	50	ns	2
R <sub>AS</sub> precharge time	t <sub>RP</sub>	50		60		70		ns	
R <sub>AS</sub> pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
R <sub>AS</sub> hold time	t <sub>RSH</sub>	20		20		25		ns	
C <sub>AS</sub> hold time	t <sub>CSH</sub>	70		80		100		ns	
C <sub>AS</sub> pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
R <sub>AS</sub> to C <sub>AS</sub> delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
R <sub>AS</sub> to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
C <sub>AS</sub> to R <sub>AS</sub> precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold time referenced to R <sub>AS</sub>	t <sub>AR</sub>	55		60		75		ns	6
Column Address to R <sub>AS</sub> lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to C <sub>AS</sub>	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold time referenced to R <sub>AS</sub>	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold time referenced to R <sub>AS</sub>	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	10		10		20		ns	
Write command to R <sub>AS</sub> lead time	t <sub>RWI</sub>	20		20		25		ns	
Write command to C <sub>AS</sub> lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10

**KM416C256**

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq \text{Ta} \leq 70^{\circ}\text{C}$ ,  $V_{\text{CC}} = 5.0\text{V} \pm 10\%$ , See notes 1,2)

Parameter	Symbol	KM416C256-7		KM416C256-8		KM416C256-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
data-in hold time referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	55		60		75		ns	6
Refresh period (512 cycles)	$t_{\text{REF}}$		8		8		8	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	$t_{\text{CWD}}$	50		50		60		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	$t_{\text{RWD}}$	100		110		135		ns	8
Column address to $\overline{\text{W}}$ delay time	$t_{\text{AWD}}$	65		70		85		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{\text{CSR}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{\text{CHR}}$	20		25		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time ( $\overline{\text{C-B-R}}$ counter test cycle)	$t_{\text{CPT}}$	35		40		50		ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$		40		45		50	ns	3
Fast page mode cycle time	$t_{\text{PC}}$	45		50		55		ns	
Fast Page mode read-modify-write cycle time	$t_{\text{PRWC}}$	100		105		120		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	$t_{\text{RASP}}$	70	100K	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	$t_{\text{RHCP}}$	40		45		50		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	$t_{\text{CP}}$	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	$t_{\text{ROH}}$	20		20		20		ns	
$\overline{\text{OE}}$ access time	$t_{\text{OEA}}$		20		20		25	ns	
$\overline{\text{OE}}$ to data delay	$t_{\text{OED}}$	20		20		25		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	20	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	$t_{\text{OEH}}$	20		20		25		ns	


2

**KM416C256 Truth Table**


RAS	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ <sub>1~8</sub>	DQ <sub>9~16</sub>	State
H	H	H	H	H	Hi-Z	Hi-Z	Standby
L	H	H	H	H	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Lower Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Upper Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	—

NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH(\text{min})}$  and  $V_{IL(\text{max})}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(\text{min})}$  and  $V_{IL(\text{max})}$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{\text{RCD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RCD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}(\text{max})}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{max})}$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}(\text{max})}$ .
7.  $t_{\text{OFF}(\text{max})}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating aparameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}(\text{min})}$  the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}(\text{min})}$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}(\text{min})}$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}(\text{min})}$  then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RAD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}(\text{max})}$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12.  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
13.  $t_{\text{CP}}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
14.  $t_{\text{CWD}}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
15.  $t_{\text{CWL}}$  is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.



16.  $t_{\text{CSR}}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
17.  $t_{\text{CHR}}$  is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.




18.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte  $D_{in(1\sim8)}$ , upper byte  $D_{in(9\sim16)}$




2

## TIMING DIAGRAMS WORD READ CYCCLE




TIMING DIAGRAMS (Continued)

LOWER BYTE READ CYCLE




UPPER BYTE READ CYCLE




TIMING DIAGRAMS (Continued)

WORD WRITE CYCLE (EARLY WRITE)



LOWER BYTE WRITE CYCLE (EARLY WRITE)




 DON'T CARE

2




TIMING DIAGRAMS (Continued)

UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)



 DON'T CARE


**TIMING DIAGRAMS** (Continued)

**LOWER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)**



2


**UPPER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)**




 DON'T CARE

**TIMING DIAGRAMS (Continued)**

**WORD READ-MODIFY-WRITE CYCLE**




**READ-MODIFY-LOWER-BYTE-WRITE CYCLE**




TIMING DIAGRAMS (Continued)

READ-MODIFY-UPPER-BYTE-WRITE CYCLE



2


FAST PAGE MODE WORD READ CYCLE




DON'T CARE

**TIMING DIAGRAMS (Continued)**

**FAST PAGE MODE LOWER BYTE READ CYCLE**




**FAST PAGE MODE UPPER BYTE READ CYCLE**




DONT CARE

**TIMING DIAGRAMS** (Continued)

**FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)**



**FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)**




 DON'T CARE


2

TIMING DIAGRAMS (Continued)

FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE



DON'T CARE


TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE



2

FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




DON'T CARE



**TIMING DIAGRAMS** (Continued)


**RAS ONLY REFRESH CYCLE**

NOTE:  $\bar{W}$ ,  $\bar{OE}$ =Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE:  $\bar{W}=V_{IH}$ ,  $\bar{OE}$ , A=Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




DON'T CARE

2

**TIMING DIAGRAMS** (Continued)

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**



## DEVICE OPERATION

### Device Operation

The KM416C256 contains 4,194,304 memory locations arranged in 16 groups of 262,144X1 bit each. Eighteen address bits are required to address a particular memory location. Since the KM416C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{LCAS}$ ,  $\overline{UCAS}$ ) and the valid row and column address inputs.

Operation of the KM416C256 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{LCAS}$  ( $\overline{UCAS}$ ) remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{LCAS}$  ( $\overline{UCAS}$ ). This is the beginning of any KM416C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{LCAS}$  ( $\overline{UCAS}$ ) have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM416C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{xCAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . Additionally the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{xCAS}$  transitions to a low before  $t_{RCB(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{xCAS}$  transitions low after  $t_{RCB(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{TAA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCB(max)}$  and  $t_{RAD(max)}$ .

### Write

The KM416C256 can perform early write, late write and

read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$ ,  $\overline{LCAS}$  and  $\overline{UCAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{xCAS}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{xCAS}$ . The 16 Bit wide data at the data I/O pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the  $\overline{OE}$  input.

**Read-Modify-Write:** In this cycle, valid data from the addressed cells appears at the output before and during the time that data is being written into the same cells. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write timing requirements. The  $\overline{OE}$  input must be low during the time defined by  $t_{OE}$  for data to appear at the outputs. If  $t_{CWD}$  and  $t_{RWD}$  are not met output may contain invalid data. Conforming to the  $\overline{OE}$  timing requirements prevents bus contention on the KM416C256 DQ pins.

### Data Output

The KM416C256 has a three-state output buffers which are controlled by  $\overline{CAS}$  and  $\overline{OE}$ . Whenever either  $\overline{CAS}$  or  $\overline{OE}$  is high ( $V_{IH}$ ), the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs enter into the low impedance state in the time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{TAA}$  specify when the valid data will be present at the output. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM416C256 operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

**Hi-Z Output State:** Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh,  $\overline{OE}$  controlled write,  $\overline{CAS}$ -only cycle.

**Indeterminate Output State:** Delayed Write ( $t_{CWD}$  and  $t_{RWD}$  times are not met)

### Refresh

The data in the KM416C256 is stored as a charge on microscopic capacitor within each memory cell. The stored charge tends to dissipate over time and will af-

**KM416C256**

**DEVICE OPERATION** (Continued)

fect data integrity if the charge is not periodically refreshed. Refresh of the individual storage cells is accomplished by accessing all rows within the refresh period ( $t_{REF}$ ) of within 8ms. There are several ways to accomplish this:

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row address (A0-A8).

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM416C256 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If either  $\overline{LCAS}$  or  $\overline{UCAS}$  input is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  transitions low, the onchip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending either  $\overline{LCAS}$  or  $\overline{UCAS}$  input active time and cycling  $\overline{RAS}$ . The hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM416C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain ap-

plications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Fast Page Mode**

The KM416C256 has Fast page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is held low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh Counter test cycle**


A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test speed cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry. The cycle begins as a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation. Then, if  $\overline{CAS}$  is asserted high and then low again while  $\overline{RAS}$  is asserted low, the read and write operations are enabled. In this method, the row address bits A0 through A8 are supplied by on chip refresh counter.

**Power-Up**

If  $\overline{RAS}=V_{SS}$  during power-up, the KM416C256 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held a valid  $V_{IH}$  in order to minimize power-up current.

PACKAGE DIMENSION  
40-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



2

## 256Kx18 Bit CMOS Dynamic RAM with Fast Page Mode

### FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM418C256- 7	70ns	20ns	130ns
KM418C256- 8	80ns	20ns	150ns
KM418C256-10	100ns	25ns	180ns

- Fast Page Mode operation
- 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL and CMOS compatible inputs and outputs
- Early Write or output enable controlled write
- Triple +5V ± 10% power supply
- 512 cycles/8ms refresh
- JEDEC Standard pinout
- Available in Plastic SOJ


### GENERAL DESCRIPTION

The Samsung KM418C256 is a CMOS high speed 262,144 bit × 18 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and performance portable computers.

The KM418C256 features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM418C256 is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)

#### • KM418C256J



Pin Name	Pin Function	Pin Name	Pin Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs	LCAS	Lower Column Address Strobe
DQ <sub>1-18</sub>	Data In/Out	W	Read/Write Input
V <sub>SS</sub>	Ground	OE	Data Output Enable
RAS	Row Address Strobe	V <sub>CC</sub>	Power (+5V)
UCAS	Upper Column Address Strobe	N.C.	No Connection

**KM418C256**

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	700	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit	
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ , Address Cycling @ t <sub>RC</sub> =min)	KM418C256- 7 KM418C256- 8 KM418C256-10	I <sub>CC1</sub>	— — —	150 130 110	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=V_{IH}$ )		I <sub>CC2</sub>	—	2	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{UCAS}}=\overline{\text{LCAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min)	KM418C256- 7 KM418C256- 8 KM418C256-10	I <sub>CC3</sub>	— — —	150 130 110	mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ , Address Cycling @ t <sub>PC</sub> =min.)	KM418C256- 7 KM418C256- 8 KM418C256-10	I <sub>CC4</sub>	— — —	90 80 70	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}\geq V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	1	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ Cycling @ t <sub>RC</sub> =min)	KM418C256- 7 KM418C256- 8 KM418C256-10	I <sub>CC6</sub>	— — —	150 130 110	mA
Standby Currnet ( $\overline{\text{RAS}}=V_{IH}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}=V_{IL}$ Dout=Enable)		I <sub>CC7</sub>	—	5	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>. Address can be changed maximum two times while  $\overline{\text{RAS}}=V_{IL}$ . I<sub>CC4</sub> address can be changed maximum once while  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}=V_{IH}$ .



## CAPACITANCE (T<sub>A</sub>=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	—	6	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>16</sub> )	C <sub>DO</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	KM418C256-7		KM418C256-8		KM418C256-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	185		205		245		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		45	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	55		60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	10		10		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10

**AC CHARACTERISTICS** (0°C ≤ Ta ≤ 70°C, Vcc = 5.0V ± 10%, See notes 1,2)

Parameter	Symbol	KM418C256-7		KM418C256-8		KM418C256-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
data-in hold time referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	55		60		75		ns	6
Refresh period (512 cycles)	t <sub>REF</sub>		8		8		8	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t <sub>CWD</sub>	50		50		60		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t <sub>RWD</sub>	100		110		135		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	65		70		85		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	20		25		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time ( $\overline{\text{C-B-R}}$ counter test cycle)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		40		45		50	ns	3
Fast page mode cycle time	t <sub>PC</sub>	45		50		55		ns	
Fast Page mode read-modify-write cycle time	t <sub>PRWC</sub>	100		105		120		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	100K	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	40		45		50		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	20		20		20		ns	
$\overline{\text{OE}}$ access time	t <sub>OEA</sub>		20		20		25	ns	
$\overline{\text{OE}}$ to data delay	t <sub>OED</sub>	20		20		25		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	20		20		25		ns	


2

**KM418C256 Truth Table**


RAS	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ <sub>1~9</sub>	DQ <sub>10~18</sub>	State
H	H	H	H	H	Hi-Z	Hi-Z	Standby
L	H	H	H	H	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Lower Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Upper Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-In	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	—

NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH(\min)}$  and  $V_{IL(\max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(\min)}$  and  $V_{IL(\max)}$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{\text{RCD}(\max)}$  limit insures that  $t_{\text{RAC}(\max)}$  can be met.  $t_{\text{RCD}(\max)}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}(\max)}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}(\max)}$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}(\max)}$ .
7.  $t_{\text{OFF}(\max)}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating aparameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}(\min)}$  the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}(\min)}$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}(\min)}$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}(\min)}$  then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}(\max)}$  limit insures that  $t_{\text{RAC}(\max)}$  can be met.  $t_{\text{RAD}(\max)}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}(\max)}$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12.  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
13.  $t_{\text{CP}}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
14.  $t_{\text{CWD}}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
15.  $t_{\text{CWL}}$  is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.



16.  $t_{\text{CSR}}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
17.  $t_{\text{CHR}}$  is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.




18.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte  $D_{in(1\sim9)}$ , upper byte  $D_{in(10\sim18)}$ .




2

**TIMING DIAGRAMS**  
**WORD READ CYCLE**




**TIMING DIAGRAMS** (Continued)

**LOWER BYTE READ CYCLE**




**UPPER BYTE READ CYCLE**




TIMING DIAGRAMS (Continued)

WORD WRITE CYCLE (EARLY WRITE)



2


LOWER BYTE WRITE CYCLE (EARLY WRITE)




 DONT CARE

TIMING DIAGRAMS (Continued)

UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

LOWER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)



UPPER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)




2




TIMING DIAGRAMS (Continued)

WORD READ-MODIFY-WRITE CYCLE




READ-MODIFY-LOWER-BYTE-WRITE CYCLE




DON'T CARE

### TIMING DIAGRAMS (Continued)

#### READ-MODIFY-UPPER-BYTE-WRITE CYCLE




#### FAST PAGE MODE WORD READ CYCLE




2

## TIMING DIAGRAMS (Continued)

### FAST PAGE MODE LOWER BYTE READ CYCLE




### FAST PAGE MODE UPPER BYTE READ CYCLE




TIMING DIAGRAMS (Continued)

FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)




 DON'T CARE


2

**TIMING DIAGRAMS** (Continued)

**FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)**




**FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE**




TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE



2


FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE



**TIMING DIAGRAMS** (Continued)


**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**

NOTE:  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ =Don't Care



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**


NOTE:  $\overline{\text{W}}=V_{IH}$ ,  $\overline{\text{OE}}$ , A=Don't Care




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**



**HIDDEN REFRESH CYCLE (WRITE)**




2



TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



**KM418C256**

**DEVICE OPERATION**

**Device Operation**

The KM418C256 contains 4,718,592 memory locations arranged in 18 groups of 262,144 x 1 bit each. Eighteen address bits are required to address a particular memory location. Since the KM418C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{LCAS}$ ,  $\overline{UCAS}$ ) and the valid row and column address inputs.

Operation of the KM418C256 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{LCAS}$  ( $\overline{UCAS}$ ) remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{LCAS}$  ( $\overline{UCAS}$ ). This is the beginning of any KM418C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{LCAS}$  ( $\overline{UCAS}$ ) have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM418C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

**Read**

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during a  $\overline{RAS}/x\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . Additionally the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $x\overline{CAS}$  transitions to a low before  $t_{RCD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $x\overline{CAS}$  transitions low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCD(max)}$  and  $t_{RAD(max)}$ .

**Write**

The KM418C256 can perform early write, late write and

read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$ ,  $\overline{LCAS}$  and  $\overline{UCAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $x\overline{CAS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $x\overline{CAS}$ . The 18 Bit wide data at the data I/O pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the  $\overline{OE}$  input.

*Read-Modify-Write:* In this cycle, valid data from the addressed cells appears at the output before and during the time that data is being written into the same cells. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write timing requirements. The  $\overline{OE}$  input must be low during the time defined by  $t_{OE}$  for data to appear at the outputs. If  $t_{CWD}$  and  $t_{RWD}$  are not met output may contain invalid data. Conforming to the  $\overline{OE}$  timing requirements prevents bus contention on the KM418C256 DQ pins.

**Data Output**

The KM418C256 has a three-state output buffers which are controlled by  $\overline{CAS}$  and  $\overline{OE}$ . Whenever either  $\overline{CAS}$  or  $\overline{OE}$  is high ( $V_{IH}$ ), the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs enter into the low impedance state in the time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM418C256 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh,  $\overline{OE}$  controlled write.

*Indeterminate Output State:* Delayed Write ( $t_{CWD}$  or  $t_{RWD}$  times are not met)

**Refresh**

The data in the KM418C256 is stored as a charge on a microscopic capacitor within each memory cell. The stored charge tends to dissipate over time and will af-



**DEVICE OPERATION** (Continued)

fect data integrity if the charge is not periodically refreshed. Refresh of the individual storage cells is accomplished by accessing all rows within the refresh period ( $t_{REF}$ ) of within 8ms. There are several ways to accomplish this:

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row address (A0-A8).

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM418C256 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If either  $\overline{LCAS}$  or  $\overline{UCAS}$  input is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  transitions low, the onchip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending either  $\overline{LCAS}$  or  $\overline{UCAS}$  input active time and cycling  $\overline{RAS}$ . The hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM418C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain ap-

plications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Fast Page Mode**

The KM418C256 has Fast page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is held low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

 **$\overline{CAS}$ -before- $\overline{RAS}$  Refresh Counter test cycle**


A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry. The cycle begins as a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation. Then, if  $\overline{CAS}$  is asserted high and then low again while  $\overline{RAS}$  is asserted low, the read and write operations are enabled. In this method, the row address bits A0 through A8 are supplied by on chip refresh counter.

**Power-Up**

If  $\overline{RAS}=V_{SS}$  during power-up, the KM418C256 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held a valid  $V_{IH}$  in order to minimize power-up current.

**PACKAGE DIMENSION  
40-LEAD PLASTIC SMALL OUT-LINE J-LEAD**

Units: Inches (millimeters)



2

## 512Kx8 Bit CMOS Dynamic RAM with Fast Page Mode

### FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM48C512- 7	70ns	20ns	130ns
KM48C512- 8	80ns	20ns	150ns
KM48C512-10	100ns	25ns	180ns

- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Dual +5V  $\pm$ 10% power supply
- 1024 cycles/16ms refresh
- JEDEC Standard pinout
- Available in Plastic SOJ


### GENERAL DESCRIPTION

The Samsung KM48C512 is a CMOS high speed 524,288 bit x 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM48C512 features Fast Page Mode operation which allows high speed random access of memory cells within the same row.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only refresh. All inputs and outputs are fully TTL compatible.


The KM48C512 is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)

- KM48C512J



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>1-8</sub>	Data In/Out
V <sub>SS</sub>	Ground
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
V <sub>CC</sub>	Power (+5V)
N.C.	No Connection

**KM48C512**

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-1 to +7.0	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	700	mW
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to  $V_{SS}$ ,  $T_A=0$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	$V_{CC}+1$	V
Input Low Voltage	$V_{IL}$	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min}$ )	KM48C512- 7	$I_{CC1}$		105	mA
	KM48C512- 8			90	mA
	KM48C512-10			75	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )		$I_{CC2}$		2	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ $t_{RC}=\text{min}$ )	KM48C512- 7	$I_{CC3}$		105	mA
	KM48C512- 8			90	mA
	KM48C512-10			75	mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ , Address Cycling @ $t_{PC}=\text{min}$ .)	KM48C512- 7	$I_{CC4}$		85	mA
	KM48C512- 8			75	mA
	KM48C512-10			65	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )		$I_{CC5}$		1	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min}$ )	KM48C512- 7	$I_{CC6}$		105	mA
	KM48C512- 8			90	mA
	KM48C512-10			75	mA
Standby Current ( $\overline{RAS}=V_{IH}$ , $\overline{CAS}=V_{IL}$ , $D_{out}=\text{Enable}$ )		$I_{CC7}$		5	mA
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test=0 volts.)		$I_{IL}$	-10	10	$\mu\text{A}$
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ )		$I_{OL}$	-10	10	$\mu\text{A}$
Output High Voltage Level ( $I_{OH} = -5\text{mA}$ )		$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL} = 4.2\text{mA}$ )		$V_{OL}$	—	0.4	V

\*NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  are dependent on output loading and cycle rates. Specified value are obtained with the output open.  $I_{CC}$  is specified as average current.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC6}$ , Address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ ,  $I_{CC4}$ , Address can be changed maximum once while  $\overline{CAS}=V_{IH}$ .

## CAPACITANCE (T<sub>A</sub>=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ )	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>8</sub> )	C <sub>DQ</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Parameter	Symbol	KM48C512-7		KM48C512-8		KM48C512-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	185		205		245		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		45	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	55		60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	10		10		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWI</sub>	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10

AC CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, VCC = 5.0V ± 10%, See notes 1,2)

Parameter	Symbol	KM48C512-7		KM48C512-8		KM48C512-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time referenced to $\overline{RAS}$	t <sub>DHR</sub>	55		60		75		ns	6
Refresh period (1024 cycles)	t <sub>REF</sub>		16		16		16	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
CAS to $\overline{W}$ delay time	t <sub>CWD</sub>	50		50		60		ns	8
$\overline{RAS}$ to $\overline{W}$ delay time	t <sub>RWD</sub>	100		110		135		ns	8
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	65		70		85		ns	8
CAS set-up time (CAS-before- $\overline{RAS}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
CAS hold time (CAS-before- $\overline{RAS}$ refresh)	t <sub>CHR</sub>	20		25		30		ns	
$\overline{RAS}$ precharge to CAS hold time	t <sub>RPC</sub>	10		10		10		ns	
CAS precharge time ( $\overline{C}$ -B- $\overline{R}$ counter test cycle)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{CAS}$ precharge	t <sub>CPA</sub>		40		45		50	ns	3
Fast page mode cycle time	t <sub>PC</sub>	45		50		55		ns	
Fast Page mode read-modify-write cycle time	t <sub>PRWC</sub>	100		105		120		ns	
$\overline{RAS}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	100K	80	100K	100	100K	ns	
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t <sub>RHCP</sub>	40		45		50		ns	
$\overline{CAS}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	t <sub>ROH</sub>	20		20		20		ns	
$\overline{OE}$ access time	t <sub>OEA</sub>		20		20		25	ns	
$\overline{OE}$ to data delay	t <sub>OED</sub>	20		20		25		ns	
Output buffer turn off delay time from $\overline{OE}$	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	
$\overline{OE}$ command hold time	t <sub>OEH</sub>	20		20		25		ns	

2




NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}}(\text{max})$ .
7.  $t_{\text{OFF}}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  to  $V_{OL}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$  the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)




 DON'T CARE


2

TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




DON'T CARE

## TIMING DIAGRAMS (Continued) FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



2


## FAST PAGE MODE READ-MODIFY-WRITE



**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\overline{W}$ ,  $\overline{OE}$  = Don't care



**CAS-BEFORE-RAS REFRESH CYCLE**

NOTE:  $\overline{W}=V_{IH}$ ,  $\overline{OE}$ , A=Don't Care




 DON'T CARE


**KM48C512**

**TIMING DIAGRAMS (Continued)**

**HIDDEN REFRESH CYCLE (READ)**




**HIDDEN REFRESH CYCLE (WRITE)**




2

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE




WRITE CYCLE



READ-MODIFY-WRITE



 DON'T CARE

**KM48C512**

**DEVICE OPERATION**

**Device Operation**

The KM48C512 contains 4,194,304 memory locations arranged in 8 groups of 524,288×1 bit each. Twentyaddress bits are required to address a particular memory location. Since the KM48C512 has only 10 address input pins, time multiplexed addressing is used to input 10 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM48C512 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM48C512 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM48C512 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

**Read**

A read cycle is achieved by maintaining the write enable input( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . Additionally the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  transitions to a low before  $t_{RCD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  transitions low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCD(max)}$  and  $t_{RAD(max)}$ .

**Write**

The KM48C512 can perform early write, late write and

read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$ ,  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The 8-bit wide data at the data I/O pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the  $\overline{OE}$  input.

*Read-Modify-Write:* In this cycle, valid data from the addressed cells appears at the output before and during the time that data is being written into the same cells. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write timing requirements. The  $\overline{OE}$  input must be low during the time defined by  $t_{OEA}$  for data to appear at the outputs. If  $t_{CWD}$  and  $t_{RWD}$  are not met output may contain invalid data. Conforming to the  $\overline{OE}$  timing requirements prevents bus contention on the KM48C512 DQ pins.

**Data Output**

The KM48C512 has a three-state output buffers which are controlled by  $\overline{CAS}$  and  $\overline{OE}$ . Whenever either  $\overline{CAS}$  or  $\overline{OE}$  is high ( $V_{IH}$ ), the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs enter into the low impedance state in the time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM48C512 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

*Hi-Z Output State:* Early Write,  $\overline{RAS}$ -only Refresh, Fast Page Mode Write,  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh,  $\overline{OE}$  controlled write,  $\overline{CAS}$ -only cycle.

*Indeterminate Output State:* Delayed Write ( $t_{CWD}$  or  $t_{RWD}$  times are not met)

**Refresh**

The data in the KM48C512 is stored as a charge on microscopic capacitor within each memory cell. The stored charge tends to dissipate over time and will af-





**DEVICE OPERATION** (Continued)

fect data integrity if the charge is not periodically refreshed. Refresh of the individual storage cells is accomplished by accessing all rows within the refresh period ( $t_{REF}$ ) of within 16ms. There are several ways to accomplish this:

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 1024 row address (A0-A9).

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM48C512 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If either  $\overline{CAS}$  input is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  transitions low, the onchip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending either input active time and cycling  $\overline{RAS}$ . The hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM48C512 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain applications in which it might be advantageous to perform

refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Fast Page Mode**

The KM48C512 has Fast page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is held low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

 **$\overline{CAS}$ -before- $\overline{RAS}$  Refresh Counter test cycle**

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry. The cycle begins as a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation. Then, if  $\overline{CAS}$  is asserted high and then low again while  $\overline{RAS}$  is asserted low, the read and write operations are enabled. In this method, the row address bits A0 through A9 are supplied by on chip refresh counter.




**Power-Up**

If  $\overline{RAS}=V_{SS}$  during power-up, the KM48C512 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held a valid  $V_{IH}$  in order to minimize power-up current.

**PACKAGE DIMENSION**

**28-LEAD PLASTIC SMALL OUT-LINE J-LEAD**

Units: Inches (millimeters)



2

## 512KX9 Bit CMOS Dynamic RAM with Fast Page Mode

### FEATURES

- Performance range:

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM49C512- 7	70ns	20ns	130ns
KM49C512- 8	80ns	20ns	150ns
KM49C512-10	100ns	25ns	180ns

- Fast Page Mode operation
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Dual +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC Standard pinout
- Available in Plastic SOJ


### GENERAL DESCRIPTION

The Samsung KM49C512 is a CMOS high speed 524,288 bit X 9 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.


The KM49C512 features Fast Page Mode operation which allows high speed random access of memory cells within the same row.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only refresh. All inputs and outputs are fully TTL compatible.

The KM49C512 is fabricated using Samsung's advanced CMOS process.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>1-9</sub>	Data In/Out
V <sub>SS</sub>	Ground
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
V <sub>CC</sub>	Power (+5V)
N.C.	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	700	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Operating Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min)	KM49C512- 7 KM49C512- 8 KM49C512-10	I <sub>CC1</sub>	110 95 80	mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )	I <sub>CC2</sub>	2		mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min)	KM49C512- 7 KM49C512- 8 KM49C512-10	I <sub>CC3</sub>	110 95 80	mA mA mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>PC</sub> =min.)	KM49C512- 7 KM49C512- 8 KM49C512-10	I <sub>CC4</sub>	85 75 65	mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$ )	I <sub>CC5</sub>	1		mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min)	KM49C512- 7 KM49C512- 8 KM49C512-10	I <sub>CC6</sub>	110 95 80	mA mA mA
Standby Current ( $\overline{\text{RAS}}=V_{IH}$ , $\overline{\text{CAS}}=V_{IL}$ , D <sub>out</sub> =Enable)	I <sub>CC7</sub>	5		mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤5.5V)	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)	V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)	V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{\text{RAS}}=V_{IL}$ , I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{\text{CAS}}=V_{IH}$ .

2

## CAPACITANCE (T<sub>A</sub>=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ )	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>9</sub> )	C <sub>DQ</sub>	—	7	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1, 2)

Parameter	Symbol	KM49C512-7		KM49C512-8		KM49C512-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	185		205		245		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		45	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RC<sub>D</sub></sub>	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	55		60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>W<sub>P</sub></sub>	10		10		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWI</sub>	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10

**AC CHARACTERISTICS** (0°C ≤ Ta ≤ 70°C, Vcc = 5.0V ± 10%, See notes 1,2)

Parameter	Symbol	KM49C512-7		KM49C512-8		KM49C512-10		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time referenced to $\overline{RAS}$	t <sub>DHR</sub>	55		60		75		ns	6
Refresh period (1024 cycles)	t <sub>REF</sub>		16		16		16	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
$\overline{CAS}$ to $\overline{W}$ delay time	t <sub>CWD</sub>	50		50		60		ns	8
$\overline{RAS}$ to $\overline{W}$ delay time	t <sub>RWD</sub>	100		110		135		ns	8
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	65		70		85		ns	8
$\overline{CAS}$ set-up time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)	t <sub>CHR</sub>	20		25		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{CAS}$ precharge time (C-B-R counter test cycle)	t <sub>CPT</sub>	35		40		50		ns	
Access time from $\overline{CAS}$ precharge	t <sub>CPA</sub>		40		45		50	ns	3
Fast page mode cycle time	t <sub>PC</sub>	45		50		55		ns	
Fast Page mode read-modify-write cycle time	t <sub>PRWC</sub>	100		105		120		ns	
$\overline{RAS}$ pulse width (Fast page mode)	t <sub>RASP</sub>	70	100K	80	100K	100	100K	ns	
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t <sub>RHCP</sub>	40		45		50		ns	
$\overline{CAS}$ precharge time (Fast page mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	t <sub>ROH</sub>	20		20		20		ns	
$\overline{OE}$ access time	t <sub>OEA</sub>		20		20		25	ns	
$\overline{OE}$ to data delay	t <sub>OED</sub>	20		20		25		ns	
Output buffer turn off delay time from $\overline{OE}$	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	
$\overline{OE}$ command hold time	t <sub>OEH</sub>	20		20		25		ns	


2

NOTES

1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}}(\text{max})$ .
7.  $t_{\text{OFF}}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  to  $V_{OL}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$  the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)




 DON'T CARE

2




TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE



DON'T CARE


**TIMING DIAGRAMS** (Continued)

**FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**



2

**FAST PAGE MODE READ-MODIFY-WRITE**




DON'T CARE

**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\overline{W}$ ,  $\overline{OE}$  = Don't care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE:  $\overline{W}$  =  $V_{IH}$ ,  $\overline{OE}$ , A = Don't Care




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**



**HIDDEN REFRESH CYCLE (WRITE)**




 DON'T CARE

2

**KM49C512**

**TIMING DIAGRAMS (Continued)**

**CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE**



DON'T CARE

## DEVICE OPERATION

### Device Operation

The KM49C512 contains 4,718,592 memory locations arranged in 9 groups of 524,288×1 bit each. Twenty-address bits are required to address a particular memory location. Since the KM49C512 has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operation of the KM49C512 begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM49C512 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time ( $t_{\text{RP}}$ ) requirement.

### $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM49C512 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{\text{W}}$ ) high during a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{\text{RAS}}$ . Additionally the access time also depends on the falling edge of  $\overline{\text{CAS}}$  and on the valid column address transition. If  $\overline{\text{CAS}}$  transitions to a low before  $t_{\text{RCD}}(\text{max})$  then the access time to valid data is specified by  $t_{\text{RAC}}(\text{min})$ . However, if  $\overline{\text{CAS}}$  transitions low after  $t_{\text{RCD}}(\text{max})$  or if the column address becomes valid after  $t_{\text{RAD}}(\text{max})$ , access is specified by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ . In order to achieve the minimum access time,  $t_{\text{RAC}}(\text{min})$ , it is necessary to meet both  $t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}}(\text{max})$ .

### Write

The KM49C512 can perform early write, late write and

read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{CAS}}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{\text{W}}$  or  $\overline{\text{CAS}}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{\text{W}}$  low before  $\overline{\text{CAS}}$ . The 9-bit wide data at the data I/O pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the  $\overline{\text{OE}}$  input.

**Read-Modify-Write:** In this cycle, valid data from the addressed cells appears at the output before and during the time that data is being written into the same cells. This cycle is achieved by bringing  $\overline{\text{W}}$  low after  $\overline{\text{CAS}}$  and meeting the data sheet read-modify-write timing requirements. The  $\overline{\text{OE}}$  input must be low during the time defined by  $t_{\text{OEA}}$  for data to appear at the outputs. If  $t_{\text{CWD}}$  and  $t_{\text{RWD}}$  are not met output may contain invalid data. Conforming to the  $\overline{\text{OE}}$  timing requirements prevents bus contention on the KM49C512 DQ pins.

### Data Output

The KM49C512 has a three-state output buffers which are controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$ . Whenever either  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  is high ( $V_{\text{IH}}$ ), the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs enter into the low impedance state in the time specified by  $t_{\text{CLZ}}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{\text{CLZ}}$  and before the valid data appears at the output. The timing parameters  $t_{\text{CAC}}$ ,  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  specify when the valid data will be present at the output. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM49C512 operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

**Hi-Z Output State:** Early Write,  $\overline{\text{RAS}}$ -only Refresh, Fast Page Mode Write,  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh,  $\overline{\text{OE}}$  controlled write,  $\overline{\text{CAS}}$ -only cycle.

**Indeterminate Output State:** Delayed Write ( $t_{\text{CWD}}$  or  $t_{\text{RWD}}$  times are not met)

### Refresh

The data in the KM49C512 is stored as a charge on microscopic capacitor within each memory cell. The stored charge tends to dissipate over time and will af-

**DEVICE OPERATION** (Continued)

fect data integrity if the charge is not periodically refreshed. Refresh of the individual storage cells is accomplished by accessing all rows within the refresh period ( $t_{REF}$ ) of within 16ms. There are several ways to accomplish this:

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 1024 row address (A0-A9).

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM49C512 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If either  $\overline{CAS}$  input is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  transitions low, the onchip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending either input active time and cycling  $\overline{RAS}$ . The hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM49C512 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain applications in which it might be advantageous to perform

refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**Fast Page Mode**

The KM49C512 has Fast page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is held low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

 **$\overline{CAS}$ -before- $\overline{RAS}$  Refresh Counter test cycle**

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry. The cycle begins as a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation. Then, if  $\overline{CAS}$  is asserted high and then low again while  $\overline{RAS}$  is asserted low, the read and write operations are enabled. In this method, the row address bits A0 through A9 are supplied by on chip refresh counter.



**Power-Up**

If  $\overline{RAS}=V_{SS}$  during power-up, the KM49C512 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held a valid  $V_{IH}$  in order to minimize power-up current.


**PACKAGE DIMENSION**

**28-LEAD PLASTIC SMALL OUT-LINE J-LEAD**

Units: Inches (millimeters)




2





# NOTES


---





**4M DRAM MODULES DATA SHEETS 3**

1. KMM581000AN
2. KMM591000AN
3. KMM584000A
4. KMM594000A
5. KMM5321000AV/AVG
6. KMM5361000A/AG/A1/A1G
7. KMM5322000AV/AVG
8. KMM5362000A/AG/A1/A1G
9. KMM5401000A/AG
10. KMM5402000A/AG



1Mx8 DRAM SIMM Memory Module

FEATURES

• Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM581000AN- 7	70ns	20ns	130ns
KMM581000AN- 8	80ns	20ns	150ns
KMM581000AN-10	100ns	25ns	180ns


- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout

GENERAL DESCRIPTION


The Samsung KMM581000AN is a 1M bit × 8 Dynamic RAM high density memory module. The Samsung KMM581000AN consist of two 4M bit DRAMs (KM44C1000AJ - 1Mx4) in 20-pin SOJ package mounted on a 30-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted for each DRAM.

The KMM581000AN is a Single In-line Memory Module with edge connections and is intended for mounting into 30-pin edge connector sockets.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -7	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

3

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1.2	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @ t <sub>RC</sub> =min.)	KMM581000AN- 7	I <sub>CC1</sub>	—	210	mA
	KMM581000AN- 8		—	190	mA
	KMM581000AN-10		—	170	mA
Standby Current (RAS=CAS=V <sub>IH</sub> )		I <sub>CC2</sub>	—	4	mA
RAS-Only Refresh Current* (CAS=V <sub>IH</sub> , RAS Cycling @ t <sub>RC</sub> =min)	KMM581000AN- 7	I <sub>CC3</sub>	—	210	mA
	KMM581000AN- 8		—	190	mA
	KMM581000AN-10		—	170	mA
Fast Page Mode Current* (RAS=V <sub>IL</sub> , CAS Cycling: t <sub>PC</sub> =min.)	KMM581000AN- 7	I <sub>CC4</sub>	—	160	mA
	KMM581000AN- 8		—	140	mA
	KMM581000AN-10		—	120	mA
Standby Current (RAS=CAS=V <sub>CC</sub> -0.2V)		I <sub>CC5</sub>	—	2	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t <sub>RC</sub> =min.)	KMM581000AN- 7	I <sub>CC6</sub>	—	210	mA
	KMM581000AN- 8		—	190	mA
	KMM581000AN-10		—	170	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-20	20	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\* NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ )	$C_{IN1}$	—	25	pF
Input/Output Capacitance ( $DQ_0$ - $DQ_7$ )	$C_{DQ}$	—	15	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC}=5.0\text{V} \pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KMM581000AN-7		KMM581000AN-8		KMM581000AN-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		70		80		100	ns	3,4
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	20		20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	10
Data-in hold time	$t_{DH}$	15		15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{DHR}$	55		60		75		ns	6

**3**


## AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM581000AN-7		KMM581000AN-8		KMM581000AN-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Refresh period	$t_{REF}$		16		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ set-up time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CHR}$	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	45		45		55		ns	3
Fast page mode cycle time	$t_{PC}$	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page)	$t_{CP}$	10		10		10		ns	
$\overline{RAS}$ pulse width (Fast page)	$t_{RASP}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRP}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRH}$	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ counter test)	$t_{CPT}$	35		40		50		ns	

## NOTES


- An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
- $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{RAC}$ .
- Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
- $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$ .
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{WCS}$ ,  $t_{WTD}$ ,  $t_{WD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
- Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .

TIMING DIAGRAMS  
READ CYCLE




3

WRITE CYCLE (EARLY WRITE)






TIMING DIAGRAMS (Continued)  
FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




DON'T CARE

**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note: W=Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address=Don't Care




3

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




3

PACKAGE DIMENSIONS

Units: Inches (millimeters)



Tolerances:  $\pm .005(.13)$  unless otherwise specified



1Mx9 DRAM SIMM Memory Module

FEATURES

- Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM591000AN- 7	70ns	20ns	130ns
KMM591000AN- 8	80ns	20ns	150ns
KMM591000AN-10	100ns	25ns	180ns

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout


GENERAL DESCRIPTION

The Samsung KMM591000AN is a 1M bit × 9 Dynamic RAM high density memory module. The Samsung KMM591000AN consist of two 4M bit DRAMs (KM44C1000AJ - 1Mx4) in 20-pin SOJ package and 1M bit DRAM (KM41C1000BJ - 1Mx1) in 20-pin SOJ package mounted on a 30-pin glass-epoxy substrate. A 0.22µF decoupling capacitor is mounted for each DRAM.

The KMM591000AN is a Single In-line Memory Module with edge connections and is intended for mounting into 30-pin edge connector sockets.


3

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS

Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>0-7</sub>	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{PCAS}}$	CAS for Parity
PD	Data In for Parity
PQ	Data Out for Parity
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection



## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1.8	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min.)	KMM591000AN- 7	I <sub>CC1</sub>	—	290	mA
	KMM591000AN- 8		—	260	mA
	KMM591000AN-10		—	230	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )		I <sub>CC2</sub>	—	6	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min)	KMM591000AN- 7	I <sub>CC3</sub>	—	290	mA
	KMM591000AN- 8		—	260	mA
	KMM591000AN-10		—	230	mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling: t <sub>PC</sub> =min.)	KMM591000AN- 7	I <sub>CC4</sub>	—	220	mA
	KMM591000AN- 8		—	190	mA
	KMM591000AN-10		—	160	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	3	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KMM591000AN- 7	I <sub>CC6</sub>	—	290	mA
	KMM591000AN- 8		—	260	mA
	KMM591000AN-10		—	230	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-30	30	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

CAPACITANCE ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ )	$C_{\text{IN1}}$	—	25	pF
Input Capacitance (PD, $\overline{\text{PCAS}}$ )	$C_{\text{IN2}}$	—	10	pF
Input/Output Capacitance ( $\text{DQ}_0$ - $\text{DQ}_7$ )	$C_{\text{DQ}}$	—	15	pF
Output Capacitance (PQ)	$C_{\text{O}}$	—	10	pF

AC CHARACTERISTICS ( $0^\circ\text{C}\leq T_A\leq 70^\circ\text{C}$ ,  $V_{\text{CC}}=5.0\text{V}\pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KMM591000AN-7		KMM591000AN-8		KMM591000AN-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{\text{RC}}$	130		150		180		ns	
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$		70		80		100	ns	3,4
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$		20		20		25	ns	3,4,5
Access time from column address	$t_{\text{AA}}$		35		40		50	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	$t_{\text{CLZ}}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{\text{OFF}}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_{\text{T}}$	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	$t_{\text{RP}}$	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	$t_{\text{RAS}}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{\text{RSH}}$	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	$t_{\text{CSH}}$	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{\text{CAS}}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{\text{RCD}}$	20	50	20	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	$t_{\text{RAD}}$	15	35	15	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{\text{CRP}}$	5		5		10		ns	
Row address set-up time	$t_{\text{ASR}}$	0		0		0		ns	
Row address hold time	$t_{\text{RAH}}$	10		10		15		ns	
Column address set-up time	$t_{\text{ASC}}$	0		0		0		ns	
Column address hold time	$t_{\text{CAH}}$	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	$t_{\text{AR}}$	55		60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	35		40		50		ns	
Read command set-up time	$t_{\text{RCS}}$	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0		0		0		ns	9
Write command hold time	$t_{\text{WCH}}$	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	$t_{\text{WCR}}$	55		60		75		ns	6
Write command pulse width	$t_{\text{WP}}$	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	20		20		25		ns	
Data-in set-up time	$t_{\text{DS}}$	0		0		0		ns	10
Data-in hold time	$t_{\text{DH}}$	15		15		20		ns	10




## AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM591000AN-7		KMM591000AN-8		KMM591000AN-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	55		60		75		ns	6
Refresh period	$t_{\text{REF}}$		16		16		16	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		0		ns	8
$\overline{\text{CAS}}$ set up time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CSR}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CHR}}$	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	10		10		10		ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$		45		45		55	ns	3
Fast Page mode cycle time	$t_{\text{PC}}$	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	$t_{\text{CP}}$	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page)	$t_{\text{RASP}}$	70	200,000	80	200,000	100	200,000	ns	
W to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRP}}$	10		10		10		ns	
W to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRH}}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge ( $\overline{\text{C-B-R}}$ counter test)	$t_{\text{CPT}}$	35		40		50		ns	

## NOTES


1. An initial pause of 200 $\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
2.  $V_{\text{IH}(\text{min})}$  and  $V_{\text{IL}(\text{max})}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH}(\text{min})}$  and  $V_{\text{IL}(\text{max})}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{\text{RCD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RCD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}(\text{max})}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{max})}$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}(\text{max})}$ .
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
8.  $t_{\text{wcs}}$ ,  $t_{\text{rwd}}$ ,  $t_{\text{cwd}}$  and  $t_{\text{awd}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{wcs}} \geq t_{\text{wcs}(\text{min})}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RAD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}(\text{max})}$  limit, then access time is controlled by  $t_{\text{AA}}$ .

TIMING DIAGRAMS  
READ CYCLE



3

WRITE CYCLE (EARLY WRITE)




⊠ DON'T CARE



**TIMING DIAGRAMS** (Continued)

**RAS-ONLY REFRESH CYCLE**


Note:  $\bar{W}$ =Don't Care



3

**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address=Don't Care




DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




3

PACKAGE DIMENSIONS

Units: Inches (millimeters)



Tolerances: ±.005(.13) unless otherwise specified



## 4Mx8 CMOS DRAM SIMM Memory Module

### FEATURES

• Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM584000A- 7	70ns	20ns	130ns
KMM584000A- 8	80ns	20ns	150ns
KMM584000A-10	100ns	25ns	180ns


- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout

### GENERAL DESCRIPTION

The Samsung KMM584000A is a 4M bit × 8 Dynamic RAM high density memory module. The Samsung KMM584000A consist of eight KM41C4000AJ DRAMs in 20-pin SOJ package mounted on a 30-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each 4M Bit DRAM.


The KMM584000A is a Single In-line Memory Module with edge connections and is intended for mounting into 30-pin edge connector sockets.

### FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
DQ <sub>0</sub> -7	Data In/Out
$\bar{W}$	Read/Write Input
$\bar{RAS}$	Row Address Strobe
$\bar{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

### PIN CONFIGURATIONS





**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	4.8	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min.)	KMM584000A- 7	I <sub>CC1</sub>	—	840	mA
	KMM584000A- 8		—	760	mA
	KMM584000A-10		—	680	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )		I <sub>CC2</sub>	—	16	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min)	KMM584000A- 7	I <sub>CC3</sub>	—	840	mA
	KMM584000A- 8		—	760	mA
	KMM584000A-10		—	680	mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling: t <sub>PC</sub> =min.)	KMM584000A- 7	I <sub>CC4</sub>	—	640	mA
	KMM584000A- 8		—	560	mA
	KMM584000A-10		—	480	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	8	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KMM584000A- 7	I <sub>CC6</sub>	—	840	mA
	KMM584000A- 8		—	760	mA
	KMM584000A-10		—	680	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-80	80	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> )	C <sub>IN1</sub>	—	50	pF
Input Capacitance (RAS, CAS, W)	C <sub>IN2</sub>	—	55	pF
Input/Output Capacitance (DQ <sub>0</sub> -DQ <sub>7</sub> )	C <sub>DQ</sub>	—	15	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C}\leq T_A\leq 70^\circ\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KMM584000A-7		KMM584000A-8		KMM584000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		70		80		100	ns	3,4
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
RAS precharge time	t <sub>RP</sub>	50		60		70		ns	
RAS pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	t <sub>RSH</sub>	20		20		25		ns	
CAS hold time	t <sub>CSH</sub>	70		80		100		ns	
CAS pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
CAS to RAS precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	55		60		75		ns	6
Column Address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10

**3**

## AC CHARACTERISTICS (Continued)


Standard Operation	Symbol	KMM584000A-7		KMM584000A-8		KMM584000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	55		60		75		ns	6
Refresh period	$t_{\text{REF}}$		16		16		16	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		0		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CSR}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CHR}}$	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	10		10		10		ns	
Access time from $\overline{\text{CAS}}$ percharge	$t_{\text{CPA}}$		45		45		55	ns	3
Fast page mode cycle time	$t_{\text{PC}}$	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	$t_{\text{CP}}$	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page)	$t_{\text{RASP}}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRP}}$	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRH}}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge ( $\overline{\text{C-B-R}}$ counter test)	$t_{\text{CPT}}$	35		40		50		ns	

## NOTES


1. An initial pause of 200 $\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
2.  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{\text{RCD(max)}}$  limit insures that  $t_{\text{RAC(max)}}$  can be met.  $t_{\text{RCD(max)}}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD(max)}}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} > t_{\text{RCD(max)}}$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD(max)}}$ .
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS(min)}}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD(max)}}$  limit insures that  $t_{\text{RAC(max)}}$  can be met.  $t_{\text{RAD(max)}}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD(max)}}$  limit, then access time is controlled by  $t_{\text{AA}}$ .



**TIMING DIAGRAMS (Continued)**  
**FAST PAGE MODE READ CYCLE**



**FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**




DON'T CARE

TIMING DIAGRAMS (Continued)

**RAS-ONLY REFRESH CYCLE**


Note: W=Don't Care



3

**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address=Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




3




PACKAGE DIMENSIONS

Units: Inches (millimeters)



Tolerances:  $\pm .005 (.13)$  unless otherwise specified



## 4M X 9 CMOS DRAM SIMM Memory Module

### FEATURES

- Performance range:

	t <sub>TRC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM594000A- 7	70ns	20ns	130ns
KMM594000A- 8	80ns	20ns	150ns
KMM594000A-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout


### GENERAL DESCRIPTION

The Samsung KMM594000A is a 4M bit X 9 Dynamic RAM high density memory module. The Samsung KMM594000A consist of nine KM41C4000AJ DRAMs in 20-pin SOJ package mounted on a 30-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each 4M Bit DRAM.


The KMM594000A is a Single In-line Memory Module with edge connections and is intended for mounting into 30-pin edge connector sockets.

3

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATIONS



Pin Name	Pin Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
DQ <sub>0-7</sub>	Data In/Out
$\overline{W}$	Read/Write Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{PCAS}$	CAS for Parity
PD	Data In for Parity
PQ	Data Out for Parity
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-1 to +7.0	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	5.4	W
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to  $V_{SS}$ ,  $T_A=0$  to  $70^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	$V_{CC}+1$	V
Input Low Voltage	$V_{IL}$	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ $t_{RC}=\text{min.}$ )	KMM594000A- 7 KMM594000A- 8 KMM594000A-10 $I_{CC1}$	—	945 855 765	mA mA mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )	$I_{CC2}$	—	18	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ $t_{RC}=\text{min.}$ )	KMM594000A- 7 KMM594000A- 8 KMM594000A-10 $I_{CC3}$	—	945 855 765	mA mA mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling: $t_{PC}=\text{min.}$ )	KMM594000A- 7 KMM594000A- 8 KMM594000A-10 $I_{CC4}$	—	720 630 540	mA mA mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )	$I_{CC5}$	—	9	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min.}$ )	KMM594000A- 7 KMM594000A- 8 KMM594000A-10 $I_{CC6}$	—	945 855 765	mA mA mA
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test=0 volts.)	$I_{IL}$	-90	90	$\mu\text{A}$
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	-10	10	$\mu\text{A}$
Output High Voltage Level ( $I_{OH}=-5\text{mA}$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL}=4.2\text{mA}$ )	$V_{OL}$	—	0.4	V

\*NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as average current.

## CAPACITANCE (T<sub>A</sub>=25 °C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> )	C <sub>IN1</sub>	—	55	pF
Input Capacitance (R <sub>AS</sub> , C <sub>AS</sub> , W)	C <sub>IN2</sub>	—	65	pF
Input Capacitance (PD, PC <sub>AS</sub> )	C <sub>IN3</sub>	—	10	pF
Input/Output Capacitance (DQ <sub>0</sub> -DQ <sub>7</sub> )	C <sub>DQ</sub>	—	15	pF
Output Capacitance (PQ)	C <sub>Q</sub>	—	10	pF

## AC CHARACTERISTICS (0 °C ≤ T<sub>a</sub> ≤ 70 °C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KMM594000A-7		KMM594000A-8		KMM594000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Access time from R <sub>AS</sub>	t <sub>RAC</sub>		70		80		100	ns	3,4
Access time from C <sub>AS</sub>	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,11
C <sub>AS</sub> to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
R <sub>AS</sub> precharge time	t <sub>RP</sub>	50		60		70		ns	
R <sub>AS</sub> pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
R <sub>AS</sub> hold time	t <sub>RSH</sub>	20		20		25		ns	
C <sub>AS</sub> hold time	t <sub>CSH</sub>	70		80		100		ns	
C <sub>AS</sub> pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
R <sub>AS</sub> to C <sub>AS</sub> delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
R <sub>AS</sub> to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
C <sub>AS</sub> to R <sub>AS</sub> precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to R <sub>AS</sub>	t <sub>AR</sub>	55		60		75		ns	6
Column Address to R <sub>AS</sub> lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to C <sub>AS</sub>	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to R <sub>AS</sub>	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to R <sub>AS</sub>	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to R <sub>AS</sub> lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to C <sub>AS</sub> lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10


## AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM594000A-7		KMM594000A-8		KMM594000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	$t_{DH}$	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	55		60		75		ns	6
Refresh period	$t_{REF}$		16		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ set-up time ( $\overline{C}$ -B- $\overline{R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ -B- $\overline{R}$ refresh)	$t_{CHR}$	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		45		45		55	ns	3
Fast page mode cycle time	$t_{PC}$	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page)	$t_{CP}$	10		10		10		ns	
$\overline{RAS}$ pulse width (Fast page)	$t_{RASP}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ -B- $\overline{R}$ refresh)	$t_{WRP}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C}$ -B- $\overline{R}$ refresh)	$t_{WRH}$	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C}$ -B- $\overline{R}$ counter test)	$t_{CPT}$	35		40		50		ns	


## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
2.  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
6.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$ .
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .

**TIMING DIAGRAMS**  
**READ CYCLE**



**WRITE CYCLE (EARLY WRITE)**



DON'T CARE


3



**TIMING DIAGRAMS** (Continued)

**RAS-ONLY REFRESH CYCLE**


Note:  $\bar{W}$ =Don't Care



3

**$\bar{CAS}$ -BEFORE- $\bar{RAS}$  REFRESH CYCLE**


NOTE: Address=Don't Care






**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**




**HIDDEN REFRESH CYCLE (WRITE)**



TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




3

PACKAGE DIMENSIONS

Units: Inches (millimeters)



Tolerances:  $\pm .005 (.13)$  unless otherwise specified



1Mx32 DRAM SIMM Memory Module

FEATURES

• Performance range:

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM5321000AV- 7	70ns	20ns	130ns
KMM5321000AV- 8	80ns	20ns	150ns
KMM5321000AV-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout


GENERAL DESCRIPTION

The Samsung KMM5321000AV is a 1M bits×32 Dynamic RAM high density memory module. The Samsung KMM5321000AV consist of eight CMOS 1M×4 bit DRAMs in 20-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each DRAM.

The KMM5321000AV is a Single in-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PIN CONFIGURATIONS (Front View)

Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	37	NC
2	DQ <sub>0</sub>	38	NC
3	DQ <sub>18</sub>	39	V <sub>SS</sub>
4	DQ <sub>1</sub>	40	CAS <sub>0</sub>
5	DQ <sub>19</sub>	41	CAS <sub>2</sub>
6	DQ <sub>2</sub>	42	CAS <sub>3</sub>
7	DQ <sub>20</sub>	43	CAS <sub>1</sub>
8	DQ <sub>3</sub>	44	RAS <sub>0</sub>
9	DQ <sub>21</sub>	45	NC
10	V <sub>CC</sub>	46	NC
11	NC	47	W
12	A <sub>0</sub>	48	NC
13	A <sub>1</sub>	49	DQ <sub>9</sub>
14	A <sub>2</sub>	50	DQ <sub>27</sub>
15	A <sub>3</sub>	51	DQ <sub>10</sub>
16	A <sub>4</sub>	52	DQ <sub>28</sub>
17	A <sub>5</sub>	53	DQ <sub>11</sub>
18	A <sub>6</sub>	54	DQ <sub>29</sub>
19	NC	55	DQ <sub>12</sub>
20	DQ <sub>4</sub>	56	DQ <sub>30</sub>
21	DQ <sub>22</sub>	57	DQ <sub>13</sub>
22	DQ <sub>5</sub>	58	DQ <sub>31</sub>
23	DQ <sub>23</sub>	59	V <sub>CC</sub>
24	DQ <sub>6</sub>	60	DQ <sub>32</sub>
25	DQ <sub>24</sub>	61	DQ <sub>14</sub>
26	DQ <sub>7</sub>	62	DQ <sub>33</sub>
27	DQ <sub>25</sub>	63	DQ <sub>15</sub>
28	A <sub>7</sub>	64	DQ <sub>34</sub>
29	NC	65	DQ <sub>16</sub>
30	V <sub>CC</sub>	66	NC
31	A <sub>8</sub>	67	PD <sub>1</sub>
32	A <sub>9</sub>	68	PD <sub>2</sub>
33	NC	69	PD <sub>3</sub>
34	RAS <sub>2</sub>	70	PD <sub>4</sub>
35	NC	71	NC
36	NC	72	V <sub>SS</sub>




Pin Name	Pin Function
A <sub>0</sub> A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>35</sub> (except DQ <sub>8</sub> , 17, 26, 35)	Data In/Out
W	Read/Write Input
RAS <sub>0</sub> , RAS <sub>2</sub>	Row Address Strobe
CAS <sub>0</sub> -CAS <sub>3</sub>	Column Address Strobe
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

Presence Detect Pins (Optional)

Pin	70ns	80ns	100ns
PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD <sub>3</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
PD <sub>4</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>

\* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	- 1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	4.8	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

(Voltage reference to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	- 1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* (R <sub>AS</sub> , C <sub>AS</sub> , Address Cycling @ t <sub>RC</sub> =min.)	KMM5321000AV- 7	I <sub>CC1</sub>	—	840	mA
	KMM5321000AV- 8		—	760	mA
	KMM5321000AV-10		—	680	mA
Standby Current (R <sub>AS</sub> =C <sub>AS</sub> =V <sub>IH</sub> )		I <sub>CC2</sub>	—	16	mA
R <sub>AS</sub> -Only Refresh Current* (C <sub>AS</sub> =V <sub>IH</sub> , R <sub>AS</sub> Cycling @ t <sub>RC</sub> =min)	KMM5321000AV- 7	I <sub>CC3</sub>	—	840	mA
	KMM5321000AV- 8		—	760	mA
	KMM5321000-10		—	680	mA
Fast Page Mode Current* (R <sub>AS</sub> =V <sub>IL</sub> , C <sub>AS</sub> Cycling: t <sub>PC</sub> =min.)	KMM5321000AV- 7	I <sub>CC4</sub>	—	640	mA
	KMM5321000AV- 8		—	560	mA
	KMM5321000AV-10		—	480	mA
Standby Current (R <sub>AS</sub> =C <sub>AS</sub> =V <sub>CC</sub> -0.2V)		I <sub>CC5</sub>	—	8	mA
C <sub>AS</sub> -Before-R <sub>AS</sub> Refresh Current* (R <sub>AS</sub> and C <sub>AS</sub> Cycling @ t <sub>RC</sub> =min.)	KMM5321000AV- 7	I <sub>CC6</sub>	—	840	mA
	KMM5321000AV- 8		—	760	mA
	KMM5321000AV-10		—	680	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	- 80	80	μA
Output Leakage Current (Data out is disabled, 0 ≤ V <sub>OUT</sub> ≤ 5.5V)		I <sub>OL</sub>	- 10	10	μA
Output High Voltage Level (I <sub>OH</sub> = -5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> = 4.2mA)		V <sub>OL</sub>	—	0.4	V

\* NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

CAPACITANCE ( $T_A = 25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ )	$C_{IN1}$	—	64	pF
Input Capacitance ( $\overline{W}$ )	$C_{IN2}$	—	70	pF
Input Capacitance ( $\overline{RAS}_0$ , $\overline{RAS}_2$ )	$C_{IN3}$	—	42	pF
Input Capacitance ( $\overline{CAS}_0$ - $\overline{CAS}_3$ )	$C_{IN4}$	—	36	pF
Input/Output Capacitance (DQ <sub>0-7</sub> , 9-16, 18-25, 27-34)	CDQ <sub>1</sub>	—	17	pF

AC CHARACTERISTICS ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ , See notes 1, 2)

Standard Operation	Symbol	KMM5321000AV-7		KMM5321000AV-8		KMM5321000AV-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	

## AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM5321000AV-7		KMM5321000AV-8		KMM5321000AV-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	20		25		20		ns	
Data-in set-up time	$t_{\text{DS}}$	0		0		0		ns	10
Data-in hold time	$t_{\text{DH}}$	15		15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	55		60		75		ns	6
Refresh period	$t_{\text{REF}}$		16		16		16	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		0		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CSR}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CHR}}$	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	10		10		10		ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$		45		45		55	ns	3
Fast page mode cycle time	$t_{\text{PC}}$	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	$t_{\text{CP}}$	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page)	$t_{\text{RASP}}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRP}}$	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRH}}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge ( $\overline{\text{C-B-R}}$ counter test)	$t_{\text{CPT}}$	35		40		50		ns	

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
2.  $V_{\text{IH}(\text{min})}$  and  $V_{\text{IL}(\text{max})}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH}(\text{min})}$  and  $V_{\text{IL}(\text{max})}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{\text{RCD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RCD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}(\text{max})}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{max})}$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}(\text{max})}$ .
7. This parameter defines the time at which the out-put achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}(\text{min})}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RAD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}(\text{max})}$  limit, then access time is controlled by  $t_{\text{AA}}$ .








**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\bar{W}$ =Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address=Don't Care



 DON'T CARE


TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




3

HIDDEN REFRESH CYCLE (WRITE)




TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




PACKAGE DIMENSIONS



Units: Inches (millimeters)



KMM5321000AVG: DETAIL OF CONTACTS (Gold plating lead)



KMM5321000AV: DETAIL OF CONTACTS (Solder plating lead)



Tolerances: ± .005 (.13) unless otherwise specified

1Mx36 DRAM SIMM Memory Module

FEATURES

• Performance range:

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM5361000A- 7	70ns	20ns	130ns
KMM5361000A- 8	80ns	20ns	150ns
KMM5361000A-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout


GENERAL DESCRIPTION

The Samsung KMM5361000A is a 1M bitsX36 Dynamic RAM high density memory module. The Samsung KMM5361000A consist of eight CMOS 1Mx4 bit DRAMs in 20-pin SOJ package and four CMOS 1Mx1 bit DRAMs in 20-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.22µF decoupling capacitor is mounted under each DRAM.

The KMM5361000A is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PIN CONFIGURATIONS (Front View)

Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	37	DQ <sub>17</sub>
2	DQ <sub>0</sub>	38	DQ <sub>35</sub>
3	DQ <sub>18</sub>	39	V <sub>SS</sub>
4	DQ <sub>1</sub>	40	CAS <sub>0</sub>
5	DQ <sub>19</sub>	41	CAS <sub>2</sub>
6	DQ <sub>2</sub>	42	CAS <sub>3</sub>
7	DQ <sub>20</sub>	43	CAS <sub>1</sub>
8	DQ <sub>3</sub>	44	RAS <sub>0</sub>
9	DQ <sub>21</sub>	45	NC
10	V <sub>CC</sub>	46	NC
11	NC	47	W
12	A <sub>0</sub>	48	NC
13	A <sub>1</sub>	49	DQ <sub>9</sub>
14	A <sub>2</sub>	50	DQ <sub>27</sub>
15	A <sub>3</sub>	51	DQ <sub>10</sub>
16	A <sub>4</sub>	52	DQ <sub>28</sub>
17	A <sub>5</sub>	53	DQ <sub>11</sub>
18	A <sub>6</sub>	54	DQ <sub>29</sub>
19	NC	55	DQ <sub>12</sub>
20	DQ <sub>4</sub>	56	DQ <sub>30</sub>
21	DQ <sub>22</sub>	57	DQ <sub>13</sub>
22	DQ <sub>5</sub>	58	DQ <sub>31</sub>
23	DQ <sub>23</sub>	59	V <sub>CC</sub>
24	DQ <sub>6</sub>	60	DQ <sub>32</sub>
25	DQ <sub>24</sub>	61	DQ <sub>14</sub>
26	DQ <sub>7</sub>	62	DQ <sub>33</sub>
27	DQ <sub>25</sub>	63	DQ <sub>15</sub>
28	A <sub>7</sub>	64	DQ <sub>34</sub>
29	NC	65	DQ <sub>16</sub>
30	V <sub>CC</sub>	66	NC
31	A <sub>8</sub>	67	PD <sub>1</sub>
32	A <sub>9</sub>	68	PD <sub>2</sub>
33	NC	69	PD <sub>3</sub>
34	RAS <sub>2</sub>	70	PD <sub>4</sub>
35	DQ <sub>26</sub>	71	NC
36	DQ <sub>8</sub>	72	V <sub>SS</sub>




Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>35</sub>	Data In/Out
W	Read/Write Input
RAS <sub>0</sub> , RAS <sub>2</sub>	Row Address Strobe
CAS <sub>0</sub> -CAS <sub>3</sub>	Column Address Strobe
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

Presence Detect Pins (Optional)

Pin	70ns	80ns	100ns
PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD <sub>3</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
PD <sub>4</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>

\* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



3



## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	7.2	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min.)	KMM5361000A- 7 KMM5361000A- 8 KMM5361000A-10 I <sub>CC1</sub>	—	1160 1040 920	mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )	I <sub>CC2</sub>	—	24	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , RAS Cycling @ t <sub>RC</sub> =min)	KMM5361000A- 7 KMM5361000A- 8 KMM5361000A-10 I <sub>CC3</sub>	—	1160 1040 920	mA mA mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling: t <sub>PC</sub> =min.)	KMM5361000A- 7 KMM5361000A- 8 KMM5361000A-10 I <sub>CC4</sub>	—	880 760 640	mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$ )	I <sub>CC5</sub>	—	12	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KMM5361000A- 7 KMM5361000A- 8 KMM5361000A-10 I <sub>CC6</sub>	—	1160 1040 920	mA mA mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)	I <sub>IL</sub>	-120	120	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)	V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)	V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ )	$C_{IN1}$	—	88	pF
Input Capacitance ( $\overline{W}$ )	$C_{IN2}$	—	94	pF
Input Capacitance ( $\overline{RAS}_0$ , $\overline{RAS}_2$ )	$C_{IN3}$	—	42	pF
Input Capacitance ( $\overline{CAS}_0$ - $\overline{CAS}_3$ )	$C_{IN4}$	—	36	pF
Input/Output Capacitance ( $DQ_{0-7,9-16,18-25,27-34}$ )	$CDQ_1$	—	17	pF
Input/Output Capacitance ( $DQ_{8,17,26,35}$ )	$CDQ_2$	—	22	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C}\leq T_A\leq 70^\circ\text{C}$ ,  $V_{CC}=5.0V\pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KMM5361000A-7		KMM5361000A-8		KMM5361000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	


## AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM5361000A-7		KMM5361000A-8		KMM5361000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	20		25		20		ns	
Data-in set-up time	$t_{\text{DS}}$	0		0		0		ns	10
Data-in hold time	$t_{\text{DH}}$	15		15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	55		60		75		ns	6
Refresh period	$t_{\text{REF}}$		16		16		16	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		0		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CSR}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CHR}}$	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	10		10		10		ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$		45		45		55	ns	3
Fast page mode cycle time	$t_{\text{PC}}$	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	$t_{\text{CP}}$	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page)	$t_{\text{RASP}}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRP}}$	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRH}}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge ( $\overline{\text{C-B-R}}$ counter test)	$t_{\text{CPT}}$	35		40		50		ns	


## NOTES


- An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$ , and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- Operation within the  $t_{\text{RCD(max)}}$  limit insures that  $t_{\text{RAC(max)}}$  can be met.  $t_{\text{RCD(max)}}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD(max)}}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
- Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD(max)}}$ .
- $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD(max)}}$ .
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
- $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} > t_{\text{WCS(min)}}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
- Operation within the  $t_{\text{RAD(max)}}$  limit insures that  $t_{\text{RAC(max)}}$  can be met.  $t_{\text{RAD(max)}}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD(max)}}$  limit, then access time is controlled by  $t_{\text{AA}}$ .

**TIMING DIAGRAMS**  
**READ CYCLE**




**WRITE CYCLE (EARLY WRITE)**




 DON'T CARE

3

**TIMING DIAGRAMS** (Continued)  
**FAST PAGE MODE READ CYCLE**



**FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE**


Note:  $\overline{\text{W}}$ =Don't Care



3


**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**

NOTE: Address=Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




3





**PACKAGE DIMENSIONS**

**KMM5361000A/AG (1M×4 (SOJ)\* 8+1M×1 (SOJ) \*4)**


Units: Inches (millimeters)




**KMM5361000AG/A1G: DETAIL OF CONTACTS (Gold plating lead)**



**KMM5361000A/A1: DETAIL OF CONTACTS (Solder plating lead)**



**KMM5361000 A1/A1G (1M×4 (SOJ) \*8+1M×1 (TSOPI) \*4)**



(The dimensions of this PCB are the same as those of the above one.)

Tolerances: ± .005 (.13) unless otherwise specified

2Mx32 DRAM SIMM Memory Module

FEATURES

• Performance range:

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM5322000AV- 7	70ns	20ns	130ns
KMM5322000AV- 8	80ns	20ns	150ns
KMM5322000AV-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout


GENERAL DESCRIPTION

The Samsung KMM5322000AV is a 2M bitsx32 Dynamic RAM high, density memory module. The Samsung KMM5322000AV consist of sixteen CMOS 1Mx4 bit DRAMs in 20-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each DRAM.

The KMM5322000AV is a Single in-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PIN CONFIGURATIONS Front View)

Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	37	NC
2	DQ <sub>0</sub>	38	NC
3	DQ <sub>18</sub>	39	V <sub>SS</sub>
4	DQ <sub>1</sub>	40	CAS <sub>0</sub>
5	DQ <sub>19</sub>	41	CAS <sub>2</sub>
6	DQ <sub>2</sub>	42	CAS <sub>3</sub>
7	DQ <sub>20</sub>	43	CAS <sub>1</sub>
8	DQ <sub>3</sub>	44	RAS <sub>0</sub>
9	DQ <sub>21</sub>	45	RAS <sub>1</sub>
10	V <sub>CC</sub>	46	NC
11	NC	47	W
12	A <sub>0</sub>	48	NC
13	A <sub>1</sub>	49	DQ <sub>9</sub>
14	A <sub>2</sub>	50	DQ <sub>27</sub>
15	A <sub>3</sub>	51	DQ <sub>10</sub>
16	A <sub>4</sub>	52	DQ <sub>28</sub>
17	A <sub>5</sub>	53	DQ <sub>11</sub>
18	A <sub>6</sub>	54	DQ <sub>29</sub>
19	NC	55	DQ <sub>12</sub>
20	DQ <sub>4</sub>	56	DQ <sub>30</sub>
21	DQ <sub>22</sub>	57	DQ <sub>13</sub>
22	DQ <sub>5</sub>	58	DQ <sub>31</sub>
23	DQ <sub>23</sub>	59	V <sub>CC</sub>
24	DQ <sub>6</sub>	60	DQ <sub>32</sub>
25	DQ <sub>24</sub>	61	DQ <sub>14</sub>
26	DQ <sub>7</sub>	62	DQ <sub>33</sub>
27	DQ <sub>25</sub>	63	DQ <sub>15</sub>
28	A <sub>7</sub>	64	DQ <sub>34</sub>
29	NC	65	DQ <sub>16</sub>
30	V <sub>CC</sub>	66	NC
31	A <sub>8</sub>	67	PD <sub>1</sub>
32	A <sub>9</sub>	68	PD <sub>2</sub>
33	RAS <sub>3</sub>	69	PD <sub>3</sub>
34	RAS <sub>2</sub>	70	PD <sub>4</sub>
35	NC	71	NC
36	NC	72	V <sub>SS</sub>




Pin Name	Pin Function
A <sub>0</sub> A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>35</sub> except DQ <sub>8</sub> , 17, 26, 35)	Data In/Out
W	Read/Write Input
RAS <sub>0</sub> -RAS <sub>3</sub>	Row Address Strobe
CAS <sub>0</sub> -CAS <sub>3</sub>	Column Address Strobe
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

Presence Detect Pins (Optional)

Pin	70ns	80ns	100ns
PD <sub>1</sub>	NC	NC	NC
PD <sub>2</sub>	NC	NC	NC
PD <sub>3</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
PD <sub>4</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>

\* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	- 1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	- 1 to +7.0	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	9.6	W
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to  $V_{SS}$ ,  $T_A=0$  to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	$V_{CC}+1$	V
Input Low Voltage	$V_{IL}$	- 1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ $t_{RC} = \text{min.}$ )	KMM5322000AV- 7	$I_{CC1}$	—	856	mA
	KMM5322000AV- 8		—	776	mA
	KMM5322000AV-10		—	696	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )		$I_{CC2}$	—	32	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ $t_{RC} = \text{min.}$ )	KMM5322000AV- 7	$I_{CC3}$	—	856	mA
	KMM5322000AV- 8		—	776	mA
	KMM5322000-10		—	696	mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling: $t_{PC} = \text{min.}$ )	KMM5322000AV- 7	$I_{CC4}$	—	656	mA
	KMM5322000AV- 8		—	576	mA
	KMM5322000AV-10		—	496	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )		$I_{CC5}$	—	16	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC} = \text{min.}$ )	KMM5322000AV- 7	$I_{CC6}$	—	856	mA
	KMM5322000AV- 8		—	776	mA
	KMM5322000AV-10		—	696	mA
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test=0 volts.)		$I_{IL}$	- 160	160	$\mu A$
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 5.5V$ )		$I_{OL}$	- 10	10	$\mu A$
Output High Voltage Level ( $I_{OH} = -5mA$ )		$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL} = 4.2mA$ )		$V_{OL}$	—	0.4	V

\* NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as average current.

**CAPACITANCE** ( $T_A = 2.5^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_6$ )	$C_{IN1}$	—	128	pF
Input Capacitance ( $\overline{W}$ )	$C_{IN2}$	—	140	pF
Input Capacitance ( $\overline{RAS}_0$ - $\overline{RAS}_3$ )	$C_{IN3}$	—	42	pF
Input Capacitance ( $\overline{CAS}_0$ - $\overline{CAS}_3$ )	$C_{IN4}$	—	42	pF
Input/Output Capacitance ( $DQ_{0-7}$ , 9-16, 18-25, 27-34)	$CDQ_1$	—	29	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ , See notes 1, 2)

Standard Operation	Symbol	KMM5322000AV-7		KMM5322000AV-8		KMM5322000AV-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80		100	ns	3, 4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	3, 4, 5
Access time from column address	$t_{AA}$		35		40		50	ns	3, 11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address-delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up-time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM5322000AV-7		KMM5322000AV-8		KMM5322000AV-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	20		20		25		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	10
Data-in hold time	$t_{DH}$	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	55		60		75		ns	6
Refresh period	$t_{REF}$		16		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ set-up time ( $\overline{C-B-R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C-B-R}$ refresh)	$t_{CHR}$	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		45		45		55	ns	3
Fast Page mode cycle time	$t_{PC}$	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page)	$t_{CP}$	10		10		10		ns	
$\overline{RAS}$ pulse width (Fast page)	$t_{RASP}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{W}$ to $\overline{RAS}$ Precharge time ( $\overline{C-B-R}$ refresh)	$t_{WRP}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C-B-R}$ refresh)	$t_{WRH}$	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C-B-R}$ counter test)	$t_{CPT}$	35		40		50		ns	

3

NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
2.  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \leq t_{RCD(max)}$ .
6.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$ .
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \leq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .








**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\bar{W}$ =Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address=Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)

~~CAS-BEFORE-RAS~~ REFRESH COUNTER TEST CYCLE





## 2Mx36 DRAM SIMM Memory Module

### FEATURES


• **Performance range:**

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KMM5362000A- 7	70ns	20ns	130ns
KMM5362000A- 8	80ns	20ns	150ns
KMM5362000A-10	100ns	25ns	180ns

- **Fast Page Mode operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **TTL compatible inputs and outputs**
- **Single +5V ±10% power supply**
- **1024 cycles/16ms refresh**
- **JEDEC standard pinout**

### PIN CONFIGURATIONS (Front View)

Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	37	DQ <sub>17</sub>
2	DQ <sub>0</sub>	38	DQ <sub>35</sub>
3	DQ <sub>18</sub>	39	V <sub>SS</sub>
4	DQ <sub>1</sub>	40	CAS <sub>0</sub>
5	DQ <sub>19</sub>	41	CAS <sub>2</sub>
6	DQ <sub>2</sub>	42	CAS <sub>3</sub>
7	DQ <sub>20</sub>	43	CAS <sub>1</sub>
8	DQ <sub>3</sub>	44	RAS <sub>0</sub>
9	DQ <sub>21</sub>	45	RAS <sub>1</sub>
10	V <sub>CC</sub>	46	NC
11	NC	47	W
12	A <sub>0</sub>	48	NC
13	A <sub>1</sub>	49	DQ <sub>9</sub>
14	A <sub>2</sub>	50	DQ <sub>27</sub>
15	A <sub>3</sub>	51	DQ <sub>10</sub>
16	A <sub>4</sub>	52	DQ <sub>28</sub>
17	A <sub>5</sub>	53	DQ <sub>11</sub>
18	A <sub>6</sub>	54	DQ <sub>29</sub>
19	NC	55	DQ <sub>12</sub>
20	DQ <sub>4</sub>	56	DQ <sub>30</sub>
21	DQ <sub>22</sub>	57	DQ <sub>13</sub>
22	DQ <sub>5</sub>	58	DQ <sub>31</sub>
23	DQ <sub>23</sub>	59	V <sub>CC</sub>
24	DQ <sub>6</sub>	60	DQ <sub>32</sub>
25	DQ <sub>24</sub>	61	DQ <sub>14</sub>
26	DQ <sub>7</sub>	62	DQ <sub>33</sub>
27	DQ <sub>25</sub>	63	DQ <sub>15</sub>
28	A <sub>7</sub>	64	DQ <sub>34</sub>
29	NC	65	DQ <sub>16</sub>
30	V <sub>CC</sub>	66	NC
31	A <sub>8</sub>	67	PD <sub>1</sub>
32	A <sub>9</sub>	68	PD <sub>2</sub>
33	RAS <sub>3</sub>	69	PD <sub>3</sub>
34	RAS <sub>2</sub>	70	PD <sub>4</sub>
35	DQ <sub>26</sub>	71	NC
36	DQ <sub>8</sub>	72	V <sub>SS</sub>



### GENERAL DESCRIPTION

The Samsung KMM5362000A is a 2M bitsx36 Dynamic RAM high density memory module. The Samsung KMM5362000A consist of sixteen CMOS 1Mx4 bit DRAMs in 20-pin SOJ package and eight CMOS 1Mx1 bit DRAMs in 20-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each DRAM.

The KMM5362000A is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.


Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>35</sub>	Data In/Out
W	Read/Write Input
RAS <sub>0</sub> -RAS <sub>3</sub>	Row Address Strobe
CAS <sub>0</sub> -CAS <sub>3</sub>	Column Address Strobe
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

#### Presence Detect Pins (Optional)

Pin	70ns	80ns	100ns
PD <sub>1</sub>	NC	NC	NC
PD <sub>2</sub>	NC	NC	NC
PD <sub>3</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
PD <sub>4</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>

\* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



3

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	14.4	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units	
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min.)	KMM5362000A- 7 KMM5362000A- 8 KMM5362000A-10	I <sub>CC1</sub>	— — —	1184 1064 944	mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )		I <sub>CC2</sub>	—	48	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , RAS Cycling @ t <sub>RC</sub> =min)	KMM5362000A- 7 KMM5362000A- 8 KMM5362000A-10	I <sub>CC3</sub>	— — —	1184 1064 944	mA mA mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling: t <sub>PC</sub> =min.)	KMM5362000A- 7 KMM5362000A- 8 KMM5362000A-10	I <sub>CC4</sub>	— — —	904 784 664	mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$ )		I <sub>CC5</sub>	—	24	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* (RAS and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KMM5362000A- 7 KMM5362000A- 8 KMM5362000A-10	I <sub>CC6</sub>	— — —	1184 1064 944	mA mA mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)		I <sub>IL</sub>	-240	240	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

**CAPACITANCE** (T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>	—	161	pF
Input Capacitance ( $\overline{W}$ )	C <sub>IN2</sub>	—	168	pF
Input Capacitance ( $\overline{RAS}_0$ - $\overline{RAS}_3$ )	C <sub>IN3</sub>	—	42	pF
Input Capacitance ( $\overline{CAS}_0$ - $\overline{CAS}_3$ )	C <sub>IN4</sub>	—	42	pF
Input/Output Capacitance (DQ <sub>0</sub> -7,9-16,18-25,27-34)	CDQ <sub>1</sub>	—	29	pF
Input/Output Capacitance (DQ <sub>8,17,26,35</sub> )	CDQ <sub>2</sub>	—	39	pF

**AC CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KMM5362000A-7		KMM5362000A-8		KMM5362000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Access time from $\overline{RAS}$	t <sub>RAC</sub>		70		80		100	ns	3,4
Access time from $\overline{CAS}$	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,11
$\overline{CAS}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t <sub>r</sub>	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	t <sub>RP</sub>	50		60		70		ns	
$\overline{RAS}$ pulse width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	t <sub>RSH</sub>	20		20		25		ns	
$\overline{CAS}$ hold time	t <sub>CSH</sub>	70		80		100		ns	
$\overline{CAS}$ pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t <sub>CRP</sub>	5		5		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	t <sub>AR</sub>	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	t <sub>WCR</sub>	55		60		75		ns	6
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	t <sub>RWL</sub>	20		20		25		ns	

3




## AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM5362000A-7		KMM5362000A-8		KMM5362000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	20		20		25		ns	
Data-in set-up time	$t_{\text{DS}}$	0		0		0		ns	10
Data-in hold time	$t_{\text{DH}}$	15		15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	55		60		75		ns	6
Refresh period	$t_{\text{REF}}$		16		16		16	ms	
Write command set-up time	$t_{\text{WCS}}$	0		0		0		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CSR}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{CHR}}$	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	10		10		10		ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$		45		45		55	ns	3
Fast page mode cycle time	$t_{\text{PC}}$	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	$t_{\text{CP}}$	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page)	$t_{\text{RASP}}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRP}}$	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	$t_{\text{WRH}}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge ( $\overline{\text{C-B-R}}$ counter test)	$t_{\text{CPT}}$	35		40		50		ns	

## NOTES


- An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$ , and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- Operation within the  $t_{\text{RCD(max)}}$  limit insures that  $t_{\text{RAC(max)}}$  can be met.  $t_{\text{RCD(max)}}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD(max)}}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
- Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD(max)}}$ .
- $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD(max)}}$ .
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
- $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS(min)}}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
- Operation within the  $t_{\text{RAD(max)}}$  limit insures that  $t_{\text{RAC(max)}}$  can be met.  $t_{\text{RAD(max)}}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD(max)}}$  limit, then access time is controlled by  $t_{\text{AA}}$ .

TIMING DIAGRAMS  
READ CYCLE



3

WRITE CYCLE (EARLY WRITE)






**TIMING DIAGRAMS** (Continued)

**RAS-ONLY REFRESH CYCLE**


Note:  $\bar{W}$ =Don't Care



3

**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE: Address=Don't Care




DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




 DON'T CARE





**PACKAGE DIMENSIONS**

**KMM5362000A/AG (1M×4 (SOJ)\*16+1M×1 (SOJ)\*8)**

Units: Inches (millimeters)




**KMM5362000AG/A1G DETAIL OF CONTACTS (Gold plating lead)**



**KMM5362000A/A1 DETAIL OF CONTACTS (Solder plating lead)**



**KMM5362000A1/A1G (1M×4 (SOJ)\* 16+1M×1 (TSOPI)\* 8)**



(The dimensions of this PCB are the same as those of the above one)

Tolerances: ± .005 (.13) unless otherwise specified

*1Mx40 DRAM SIMM Memory Module*

**FEATURES**


- Performance range:

	trAC	tCAC	trc
KMM5401000A- 7	70ns	20ns	130ns
KMM5401000A- 8	80ns	20ns	150ns
KMM5401000A-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Single +5V ±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout

**PIN CONFIGURATIONS** (Front View)

Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	37	DQ <sub>19</sub>
2	DQ <sub>0</sub>	38	DQ <sub>20</sub>
3	DQ <sub>1</sub>	39	V <sub>SS</sub>
4	DQ <sub>2</sub>	40	CAS <sub>0</sub>
5	DQ <sub>3</sub>	41	NC
6	DQ <sub>4</sub>	42	NC
7	DQ <sub>5</sub>	43	NC
8	DQ <sub>6</sub>	44	RAS <sub>0</sub>
9	DQ <sub>7</sub>	45	NC
10	V <sub>CC</sub>	46	DQ <sub>21</sub>
11	NC	47	W
12	A <sub>0</sub>	48	V <sub>SS</sub>
13	A <sub>1</sub>	49	DQ <sub>22</sub>
14	A <sub>2</sub>	50	DQ <sub>23</sub>
15	A <sub>3</sub>	51	DQ <sub>24</sub>
16	A <sub>4</sub>	52	DQ <sub>25</sub>
17	A <sub>5</sub>	53	DQ <sub>26</sub>
18	A <sub>6</sub>	54	DQ <sub>27</sub>
19	OE	55	DQ <sub>28</sub>
20	DQ <sub>8</sub>	56	DQ <sub>29</sub>
21	DQ <sub>9</sub>	57	DQ <sub>30</sub>
22	DQ <sub>10</sub>	58	DQ <sub>31</sub>
23	DQ <sub>11</sub>	59	V <sub>CC</sub>
24	DQ <sub>12</sub>	60	DQ <sub>32</sub>
25	DQ <sub>13</sub>	61	DQ <sub>33</sub>
26	DQ <sub>14</sub>	62	DQ <sub>34</sub>
27	DQ <sub>15</sub>	63	DQ <sub>35</sub>
28	A <sub>7</sub>	64	DQ <sub>36</sub>
29	DQ <sub>16</sub>	65	DQ <sub>37</sub>
30	V <sub>CC</sub>	66	DQ <sub>38</sub>
31	A <sub>8</sub>	67	PD <sub>1</sub>
32	A <sub>9</sub>	68	PD <sub>2</sub>
33	NC	69	PD <sub>3</sub>
34	NC	70	PD <sub>4</sub>
35	DQ <sub>17</sub>	71	DQ <sub>39</sub>
36	DQ <sub>18</sub>	72	V <sub>SS</sub>



**GENERAL DESCRIPTION**

The Samsung KMM5401000A is a 1M bits × 40 Dynamic RAM high density memory module. The Samsung KMM5401000A consist of ten CMOS 1M × 4 bit DRAMs in 20-pin SOJ packages mounted on a 72-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each DRAM.

The KMM5401000A is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>39</sub>	Data In/Out
W	Read/Write Input
RAS <sub>0</sub>	Row Address Strobe
CAS <sub>0</sub>	Column Address Strobe
OE	Output Enable
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection


**Presence Detect Pins (Optional)**

Pin	70ns	80ns	100ns
PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD <sub>3</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
PD <sub>4</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>

\* Pin Connection Changing Available



FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	6	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Operating Current* ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling @ t <sub>RC</sub> =min.)	KMM5401000A- 7	—	1050	mA
	KMM5401000A- 8	I <sub>CC1</sub>	950	mA
	KMM5401000A-10	—	850	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ )	I <sub>CC2</sub>	—	20	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=V_{IH}$ , $\overline{\text{RAS}}$ Cycling @ t <sub>RC</sub> =min)	KMM5401000A- 7	—	1050	mA
	KMM5401000A- 8	I <sub>CC3</sub>	950	mA
	KMM5401000A-10	—	850	mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ Cycling: t <sub>PC</sub> =min.)	KMM5401000A- 7	—	800	mA
	KMM5401000A- 8	I <sub>CC4</sub>	700	mA
	KMM5401000A-10	—	600	mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$ )	I <sub>CC5</sub>	—	10	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t <sub>RC</sub> =min.)	KMM5401000A- 7	—	1050	mA
	KMM5401000A- 8	I <sub>CC6</sub>	950	mA
	KMM5401000A-10	—	850	mA
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)	I <sub>IL</sub>	-100	100	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤5.5V)	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)	V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)	V <sub>OL</sub>	—	0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

CAPACITANCE ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ )	$C_{IN1}$	—	70	pF
Input Capacitance ( $\overline{W}$ , $\overline{OE}$ )	$C_{IN2}$	—	80	pF
Input Capacitance ( $\overline{RAS}_0$ , $\overline{CAS}_0$ )	$C_{IN3}$	—	80	pF
Input/Output Capacitance ( $DQ_0$ - $DQ_{39}$ )	$CDQ_1$	—	17	pF

AC CHARACTERISTICS ( $0^\circ\text{C}\leq T_A\leq 70^\circ\text{C}$ ,  $V_{CC}=5.0V\pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KMM5401000A-7		KMM5401000A-8		KMM5401000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		5		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	20		20		25		ns	

## AC CHARACTERISTICS (Continued)


Standard Operation	Symbol	KMM5401000A-7		KMM5401000A-8		KMM5401000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in set-up time	$t_{DS}$	0		0		0		ns	10
Data-in hold time	$t_{DH}$	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	55		60		75		ns	6
Refresh period	$t_{REF}$		16		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ set-up time ( $\overline{C-B-\overline{R}}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C-B-\overline{R}}$ refresh)	$t_{CHR}$	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		45		45		55	ns	3
Fast Page mode cycle time	$t_{PC}$	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page)	$t_{CP}$	10		10		10		ns	
$\overline{RAS}$ pulse width (Fast page)	$t_{RASP}$	70	200,000	80	200,000	100	200,000	ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C-B-\overline{R}}$ refresh)	$t_{WRP}$	10		10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time ( $\overline{C-B-\overline{R}}$ refresh)	$t_{WRH}$	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C-B-\overline{R}}$ counter test)	$t_{CPT}$	35		40		50		ns	

## NOTES


- An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
- $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
- $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$ .
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
- Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAC(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .

**TIMING DIAGRAMS**

**READ CYCLE**




**WRITE CYCLE (EARLY WRITE)**




 DON'T CARE

TIMING DIAGRAMS (Continued)

WRITE CYCLE (OE CONTROLLED WRITE)



READ-MODIFY-WRITE CYCLE




 DON'T CARE


3

TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



⊠ DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-WRITE




3



TIMING DIAGRAMS (Continued)


**RAS-ONLY REFRESH CYCLE**

Note:  $\bar{W}$ ,  $\bar{OE}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE:  $\bar{OE}$ , Address = Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




DON'T CARE

3


## TIMING DIAGRAMS (Continued)

### CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE





PACKAGE DIMENSIONS


Units: Inches (millimeters)



KMM5401000AG DETAIL OF CONTACTS (Gold plating lead)



KMM5401000A DETAIL OF CONTACTS (Solder plating lead)



Tolerances:  $\pm .005$  (.13) unless otherwise specified

3

*2MX40 DRAM SIMM Memory Module*

**FEATURES**

• **Performance range:**

	trAC	tCAC	tRC
KMM5402000A- 7	70ns	20ns	130ns
KMM5402000A- 8	80ns	20ns	150ns
KMM5402000A-10	100ns	25ns	180ns

- **Fast Page Mode operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **TTL compatible inputs and outputs**
- **Single +5V ±10% power supply**
- **1024 cycles/16ms refresh**
- **JEDEC standard pinout**


**GENERAL DESCRIPTION**

The Samsung KMM5402000A is a 2M bits × 40 Dynamic RAM high density memory module. The Samsung KMM5402000A consist of twenty CMOS 1M × 4 bit DRAMs in 20-pin SOJ packages mounted on a 72-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each DRAM of front side.

The KMM5402000A is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

**PIN CONFIGURATIONS** (Front View)

Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	37	DQ <sub>19</sub>
2	DQ <sub>0</sub>	38	DQ <sub>20</sub>
3	DQ <sub>1</sub>	39	V <sub>SS</sub>
4	DQ <sub>2</sub>	40	CAS <sub>0</sub>
5	DQ <sub>3</sub>	41	NC
6	DQ <sub>4</sub>	42	NC
7	DQ <sub>5</sub>	43	CAS <sub>1</sub>
8	DQ <sub>6</sub>	44	RAS <sub>0</sub>
9	DQ <sub>7</sub>	45	RAS <sub>1</sub>
10	V <sub>CC</sub>	46	DQ <sub>21</sub>
11	NC	47	W
12	A <sub>0</sub>	48	V <sub>SS</sub>
13	A <sub>1</sub>	49	DQ <sub>22</sub>
14	A <sub>2</sub>	50	DQ <sub>23</sub>
15	A <sub>3</sub>	51	DQ <sub>24</sub>
16	A <sub>4</sub>	52	DQ <sub>25</sub>
17	A <sub>5</sub>	53	DQ <sub>26</sub>
18	A <sub>6</sub>	54	DQ <sub>27</sub>
19	A <sub>7</sub>	55	DQ <sub>28</sub>
20	A <sub>8</sub>	56	DQ <sub>29</sub>
21	DQ <sub>9</sub>	57	DQ <sub>30</sub>
22	DQ <sub>10</sub>	58	DQ <sub>31</sub>
23	DQ <sub>11</sub>	59	V <sub>CC</sub>
24	DQ <sub>12</sub>	60	DQ <sub>32</sub>
25	DQ <sub>13</sub>	61	DQ <sub>33</sub>
26	DQ <sub>14</sub>	62	DQ <sub>34</sub>
27	DQ <sub>15</sub>	63	DQ <sub>35</sub>
28	A <sub>7</sub>	64	DQ <sub>36</sub>
29	DQ <sub>16</sub>	65	DQ <sub>37</sub>
30	V <sub>CC</sub>	66	DQ <sub>38</sub>
31	A <sub>8</sub>	67	PD <sub>1</sub>
32	A <sub>9</sub>	68	PD <sub>2</sub>
33	NC	69	PD <sub>3</sub>
34	NC	70	PD <sub>4</sub>
35	DQ <sub>17</sub>	71	DQ <sub>39</sub>
36	DQ <sub>18</sub>	72	V <sub>SS</sub>




Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>39</sub>	Data In/Out
W	Read/Write Input
RAS <sub>0-1</sub>	Row Address Strobe
CAS <sub>0-1</sub>	Column Address Strobe
OE	Output Enable
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

**Presence Detect Pins (Optional)**

Pin	70ns	80ns	100ns
PD <sub>1</sub>	NC	NC	NC
PD <sub>2</sub>	NC	NC	NC
PD <sub>3</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
PD <sub>4</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>

\* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



3

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-1 to +7.0	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	12	W
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to  $V_{SS}$ ,  $T_A=0$  to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	$V_{CC}+1$	V
Input Low Voltage	$V_{IL}$	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ $t_{RC}=\text{min.}$ )	KMM5402000A- 7	—	1070	mA
	KMM5402000A- 8	$I_{CC1}$	970	mA
	KMM5402000A-10	—	870	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )	$I_{CC2}$	—	40	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ $t_{RC}=\text{min.}$ )	KMM5402000A- 7	—	1070	mA
	KMM5402000A- 8	$I_{CC3}$	970	mA
	KMM5402000A-10	—	870	mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling: $t_{PC}=\text{min.}$ )	KMM5402000A- 7	—	820	mA
	KMM5402000A- 8	$I_{CC4}$	720	mA
	KMM5402000A-10	—	620	mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )	$I_{CC5}$	—	20	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min.}$ )	KMM5402000A- 7	—	1070	mA
	KMM5402000A- 8	$I_{CC6}$	970	mA
	KMM5402000A-10	—	870	mA
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test=0 volts.)	$I_{IL}$	-200	200	$\mu A$
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	-10	10	$\mu A$
Output High Voltage Level ( $I_{OH} = -5mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL} = 4.2mA$ )	$V_{OL}$	—	0.4	V

\* NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as average current.

CAPACITANCE ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_9$ )	$C_{IN1}$	—	130	pF
Input Capacitance ( $\overline{W}$ , $\overline{OE}$ )	$C_{IN2}$	—	150	pF
Input Capacitance ( $\overline{RAS}_{0-1}$ , $\overline{CAS}_{0-1}$ )	$C_{IN3}$	—	80	pF
Input/Output Capacitance ( $DQ_0$ - $DQ_{39}$ )	$CDQ_1$	—	29	pF

AC CHARACTERISTICS ( $0^\circ\text{C}\leq T_A\leq 70^\circ\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$ , See notes 1,2)

Standard Operation	Symbol	KMM5402000A-7		KMM5402000A-8		KMM5402000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		180		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	3,4,5
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	25	75	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	35	15	40	20	50	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		75		ns	6
Column Address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		75		ns	6
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		25		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	20		20		25		ns	



## AC CHARACTERISTICS (Continued)


Standard Operation	Symbol	KMM5402000A-7		KMM5402000A-8		KMM5402000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in set-up time	$t_{DS}$	0		0		0		ns	10
Data-in hold time	$t_{DH}$	15		15		20		ns	10
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	55		60		75		ns	6
Refresh period	$t_{REF}$		16		16		16	ms	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ set-up time ( $\overline{C-B-R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C-B-R}$ refresh)	$t_{CHR}$	20		30		30		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		45		45		55	ns	3
Fast Page mode cycle time	$t_{PC}$	50		50		60		ns	
$\overline{CAS}$ precharge time (Fast page)	$t_{CP}$	10		10		10		ns	
$\overline{RAS}$ pulse width (Fast page)	$t_{RASP}$	70	200,000	80	200,000	100	200,000	ns	
W to $\overline{RAS}$ precharge time ( $\overline{C-B-R}$ refresh)	$t_{WRP}$	10		10		10		ns	
W to $\overline{RAS}$ hold time ( $\overline{C-B-R}$ refresh)	$t_{WRH}$	10		10		10		ns	
$\overline{CAS}$ precharge ( $\overline{C-B-R}$ counter test)	$t_{CPT}$	35		40		50		ns	

## NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
2.  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
6.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$ .
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the W leading edge in read-write cycles.
11. Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAC(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)





**TIMING DIAGRAMS** (Continued)

**WRITE CYCLE (OE CONTROLLED WRITE)**




**READ-MODIFY-WRITE CYCLE**




TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



DON'T CARE

TIMING DIAGRAMS (Continued)


FAST PAGE MODE READ-MODIFY-WRITE



**TIMING DIAGRAMS** (Continued)


**RAS-ONLY REFRESH CYCLE**


Note:  $\bar{W}$ ,  $\bar{OE}$  = Don't Care



**CAS-BEFORE-RAS REFRESH CYCLE**

NOTE:  $\bar{OE}$ , Address = Don't Care




 DON'T CARE


3

**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE (READ)**




**HIDDEN REFRESH CYCLE (WRITE)**



TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




3





PACKAGE DIMENSIONS


Units: Inches (millimeters)




KMM5402000AG DETAIL OF CONTACTS (Gold plating lead)




KMM5402000A DETAIL OF CONTACTS (Solder plating lead)




Tolerances: ± .005 (.13) unless otherwise specified



**SALES OFFICES and MANUFACTURER'S REPRESENTATIVES**





## SAMSUNG SEMICONDUCTOR SALES OFFICES - U.S.A.

**Southwest**  
**(Memory products)**  
22837 Ventura Blvd.  
Suite 305  
Woodland Hills, CA 91367  
(818) 346-6416  
FAX: (818) 346-6621

**Southwest**  
**(Microproducts)**  
2102 Business Center Drive  
Suite 169  
Irvine, CA 92715  
(714) 253-5795  
FAX: (714) 252-8842

**Northwest**  
2700 Augustine Drive  
Suite 198  
Santa Clara, CA 95054  
(408) 727-7433  
FAX: (408) 727-5071

**South Central**  
15851 Dallas Parkway  
Suite 840  
Dallas, TX 75248-3307  
(214) 770-7970  
FAX: (214) 770-7971

**North Central**  
901 Warrenville Road  
Suite 120  
Lisle, IL 60532-1359  
(708) 852-2011  
FAX: (708) 852-3096

**North East**  
20 Mall Road  
Suite 410  
Burlington, MA 01803  
(617) 273-4888  
FAX: (617) 273-9363

**Southeast**  
Battleground Corporate Park  
3859 Battleground Ave.  
Suite 204  
Greensboro, NC 27410  
(919) 282-0665  
FAX: (919) 282-0784

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### ALABAMA

**SOUTHERN COMPONENT SALES** TEL: (205) 533-6500  
307 Clinton Ave. East #413 FAX: (205) 533-6578  
Huntsville, AL 35801

### ARIZONA

**O'DONNELL ASSOCIATES** TEL: (602) 944-9542  
2432 W. Peoria Ave. #1026 FAX: (602) 861-2615  
Phoenix, AZ 85029

### CALIFORNIA

**I-SQUARED** TEL: (408) 988-3400  
3350 Scott Blvd. FAX: (408) 988-2079  
Building 10

Santa Clara, CA 95054  
**SPINNAKER SALES** TEL: (619) 792-4800  
Del Mar Corp. Center FAX: (619) 792-5803  
990 Highland Drive  
Suite 105

Solana Beach, CA 92075  
**WESTAR REP COMPANY** TEL: (714) 832-3325  
2472 Chambers Road FAX: (714) 832-7894  
Suite 100

Tustin, CA 92680  
**WESTAR REP COMPANY** TEL: (213) 539-2156  
25202 Crenshaw Blvd. FAX: (213) 539-2564  
Suite 217

Torrance, CA 90505  
**WESTAR REP COMPANY** TEL: (818) 880-0594  
26500 Agoura Rd. FAX: (818) 880-5013  
Suite 204

Calabasas, CA 91302

### CANADA

**INTELTECH, INC.** TEL: (416) 629-0082  
1115 Crestlawn Drive FAX: (416) 629-1795  
Suite 1

Mississauga, Ontario L4W1A7  
**INTELTECH, INC.** TEL: (514) 369-1317  
3285 Cavendish Blvd. FAX: (514) 369-1319  
Suite 390  
Montreal, Quebec H4B 2L9

### COLORADO

**FRONT RANGE MARKETING** TEL: (303) 443-4780  
3100 Arapahoe Road FAX: (303) 447-0371  
Suite 404  
Boulder, CO 80303

### CONNECTICUT

**PHOENIX SALES** TEL: (203) 496-7709  
248 Main Street FAX: (203) 496-0912  
Torrington, CT 06790

### FLORIDA

**B/B TECH SALES** TEL: (305) 477-0341  
3900 N.W. 79th Avenue #636 FAX: (305) 477-0343  
Miami, FL 33166

**MEC** TEL: (305) 426-8944  
700 W. Hillsboro Blvd. (305) 426-8960  
Bldg. 4, Suite 204 FAX: (305) 426-8799  
Deerfield Beach, FL 33441

**MEC** TEL: (813) 393-5011  
10637 Harborside Drive, N FAX: (813) 393-5202  
Largo, FL 34643

### GEORGIA

**SOUTH ATLANTIC COMPONENT SALES**  
3300 Holcomb Bridge Road TEL: (404) 447-6154  
Suite #210 FAX: (404) 447-6714  
Norcross, GA 30092

### ILLINOIS

**DAVIX INTERNATIONAL LTD.**  
1655 N. Arlington Heights Rd. TEL: (708) 259-5300  
Suite 302 East FAX: (708) 259-5428  
Arlington Heights, IL 60004

### INDIANA

**GEN II MARKETING, INC.** TEL: (317) 848-3083  
3003 E. 96th Street FAX: (317) 848-1264  
Suite 201

Indianapolis, IN 46240  
**GEN II MARKETING, INC.** TEL: (219) 436-4485  
4803 Oak Mast Trail FAX: (219) 436-4485  
Ft. Wayne, IN 46804

**IOWA**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
4001 Shady Oak TEL: (319) 377-1129  
Marion, IA 52302 FAX: (319) 377-1539

**KANSAS**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
8843 Long St. TEL: (913) 888-0022  
Lenexa, KS 66215 FAX: (913) 888-4848

**KENTUCKY**

**GEN II MARKETING, INC.** TEL: (502) 491-5250  
8819 Roman Court FAX: (502) 491-5250  
Louisville, KY 40291

**MASSACHUSETTS**

**NEW TECH SOLUTIONS, INC.** TEL: (617) 229-8888  
111 South Bedford Street FAX: (617) 229-1614  
Suite 102  
Burlington, MA 01803

**MICHIGAN**

**JENSEN C.B.** TEL: (313) 643-0506  
2145 Crooks Rd. FAX: (313) 643-4735  
Troy, MI 48084

**MINNESOTA**

**GP SALES, INC.** TEL: (612) 831-2362  
7600 Parklawn FAX: (612) 831-2619  
Suite 315  
Edina, MN 55435

**MISSOURI**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
11520 St. Charles Rock Rd. TEL: (314) 298-9900  
Bridgeton, MO 63044 FAX: (314) 298-8660

**NEW JERSEY**

**NEPTUNE ELEC.** TEL: (201) 461-2789  
2460 Lemoine Avenue FAX: (201) 461-3857  
Ft. Lee, NJ 07024

**NEW MEXICO**

**O'DONNELL ASSOCIATES** TEL: (505) 889-4522  
3200 Carlisle Blvd. NE FAX: (505) 889-4598  
Suite 119  
Albuquerque, NM 87110

**NEW YORK**

**NEPTUNE ELEC.** TEL: (516) 349-1600  
255 Executive Dr. FAX: (516) 349-1343  
Suite 211

Plainview, NY 11803  
**T-SQUARED** TEL: (315) 463-8592  
6443 Ridings Road FAX: (315) 463-0355  
Syracuse, NY 13206

**T-SQUARED** TEL: (716) 924-9101  
7353 Victor-Pittsford Road FAX: (716) 924-4946  
Victor, NY 14564

**NORTH CAROLINA**

**SOUTH ATLANTIC COMPONENT SALES**  
4904 Waters Edge Drive TEL: (919) 859-9970  
Suite 268 FAX: (919) 859-9974  
Raleigh, NC 27606

**OHIO**

**J.N. BAILEY & ASSOCIATES** TEL: (513) 687-1325  
129 W. Main Street FAX: (513) 687-2930  
New Lebanon, OH 45345

**OHIO (Continued)**

**J.N. BAILEY & ASSOCIATES** TEL: (614) 262-7274  
2978 Findley Avenue FAX: (614) 262-0384  
Columbus, OH 43202

**J.N. BAILEY & ASSOCIATES** TEL: (216) 273-3798  
1667 Devonshire Drive FAX: (216) 225-1461  
Brunswick, OH 44212

**OREGON**

**ATMI** TEL: (503) 643-8307  
6700 S.W. 105th Street FAX: (503) 643-4364  
Suite 303  
Beaverton, OR 97005

**PENNSYLVANIA**

**CMS MARKETING** TEL: (215) 885-4424  
715 Twining Road FAX: (215) 885-3736  
Dresher, PA 19025

**BAILEY, J.N. & ASSOC.** TEL: (412) 568-1392  
1660 Hancock Avenue FAX: (412) 568-1479  
Apollo, PA 15613

**PUERTO RICO**

**DIGIT-TECH**  
P.O. Box 1945 TEL: (809) 892-4260  
Calle Cruz #2 FAX: (809) 892-3366  
Bajos, San German 00753  
Puerto Rico

**SOUTH CAROLINA**

**SOUTH ATLANTIC COMPONENT SALES**  
305 West Royal Tower Dr. TEL: (803) 732-0816  
Irmo, SC 29063 FAX: (803) 732-0816

**TENNESSEE**

**SOUTH ATLANTIC COMPONENT SALES**  
740 Shady Springs Lane TEL: (615) 693-6104  
Knoxville, TN 37923 FAX: (615) 693-6104

**TEXAS**

**VIELOCK ASSOCIATES** TEL: (214) 881-1940  
555 Republic Drive FAX: (214) 423-8556  
Suite 102  
Plano, TX 75074

**VIELOCK ASSOCIATES** TEL: (512) 345-8498  
9430 Research Blvd. FAX: (512) 346-4037  
Echelon BLDG. 2, Suite 330  
Austin, TX 78759

**VIELOCK ASSOCIATES** TEL: (713) 586-9817  
4606 FM 1960 West FAX: (713) 586-9818  
Suite 420  
Houston, TX 77069

**UTAH**

**ANDERSON & ASSOC.** TEL: (801) 292-8991  
270 South Main, #108 FAX: (801) 298-1503  
Bountiful, UT 84010

**WASHINGTON**

**ATMI** TEL: (206) 869-7636  
8521 154th Ave., NE FAX: (206) 869-9841  
Redmond, WA 98052

**WISCONSIN**

**DAVIX INTERNATIONAL LTD.** TEL: (414) 255-1600  
N91 W17194 Appleton Avenue FAX: (414) 255-1863  
Menomonee Falls, WI 53051

## SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

<p><b>SAMSUNG SEMICONDUCTOR EUROPE GmbH</b> Mergenthaler Allee 38-40 6236 Eschborn (Germany) TEL : 0049-6196-90090 FAX : 0049-6196-900989 TLX : 4072678</p> <p><b>MÜNCHEN</b> Carl-Zeiss-Ring 9 8045 Ismaning Bei München TEL : 0049-89-964838 FAX : 0049-89-964873</p>	<p><b>MILANO</b> Viale G. Matteotti, 26 1-20095 Cusano Milanino TEL : 0039-2-66400181 FAX : 0039-2-6192279</p> <p><b>LONDON</b> Samsung House 3 Riverbank Way Great West Road Brentford Middlesex TW8 9RE TEL : 0044-81-8629300 FAX : 0044-81-5680528 TLX : 25823</p>	<p><b>PARIS</b> Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL : 0033-1-40940700 FAX : 0033-1-40940216</p> <p><b>STOCKHOLM</b> Bergkaellavaegen32 P. O. Box 319 S-19130 Sollentuna TEL : 0046-8-6269626 FAX : 0046-8-6268638</p>	<p><b>BARCELONA</b> Diagonal 605, planta5 E-08028 Barcelona TEL : 0034-3-4107760 FAX : 0034-3-4108816</p> <p><b>BELGIUM</b> Rue de Geneve10, B3 B-1140 Brussels TEL : 0032-2-2456510 FAX : 0032-2-2456313</p>
---	---	---	---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### EUROPE

#### AUSTRIA

**SATRON HANDELSGESELLSCHAFT mbH**  
Hoffmeistergasse 8-10  
A-1120 Wien  
TEL : 0043-222-8123020  
FAX : 0043-222-859593  
TLX : 047-75311851

#### BELGIUM

**INELCO ELECTRONICS COMPONENTS DIVISION**  
Oortlogknisenlaan 94  
B-1120 Brussels  
TEL : 0032-2-2442911  
FAX : 0032-2-2164606  
TLX : 046-25820

#### DENMARK

**EXATEC A/S**  
Dortheavej 1-3  
DK-2400 Kopenhagen NV  
TEL : 00453-1-191022  
FAX : 00453-1-193120  
TLX : 27253

#### FINLAND

**FINDIP**  
P. O. Box 64, Vitikka 1  
SF-02631  
Espoo  
TEL : 00358-0-5284325  
FAX : 00358-0-5284333  
TLX : 057-124426

#### FRANCE

**ASIA MOS**  
Bâtiment Evolic 1 165,  
Boulevard de Valmy  
F-92705 Colombes  
TEL : 0033-1-47601247  
FAX : 0033-1-47601582  
TLX : 042-613890

**SCAIB**  
6, Rue le Corbusier  
Silic 424  
F-94583 Rungis, Cedex  
TEL : 0033-1-46868170  
FAX : 0033-1-45605549  
TLX : 042-206952

#### GERMANY

**ASTRONIC GmbH**  
Grünwalder Weg 30  
D-8024 Deisenhofen  
TEL : 0049-89-6130303  
FAX : 0049-89-6131668  
TLX : 5216187

**CANNING ELECTRONIC DISTRIBUTION GmbH**  
Laatzener Str.19  
Postfach 721226  
D-3000 Hannover 72  
TEL : 0049-511-865075  
FAX : 0049-551-876004  
TLX : 923509

**MSC VERTRIEBS GmbH**  
Industrie Str.16  
Postfach 1380  
D-7513 Stutensee 3  
TEL : 0049-7249-7580  
FAX : 0049-7249-7993  
TLX : 465230

**MICRONETICS GmbH**  
Weil Der Staedter Str.45  
D-7253 Renningen1  
TEL : 0049-7159-6019  
FAX : 0049-7159-5119  
TLX : 724708

**SILCOM ELECTRONICS VERTRIEBS GmbH**  
Hindenburg Str.284  
D-4050 Mönchengladbach  
TEL : 0049-2161-15074  
FAX : 0049-2161-183313  
TLX : 852189

#### ITALY

**DIS. EL. SPA**  
Via Orbetello 98  
I-10148 Torino  
TEL : 0039-11-291930  
FAX : 0039-11-2919380

**MOXEL S.R.L.**  
Via C. Frova, 34  
I-20092 Cinisello Balsamo  
TEL : 0039-2-61290521  
FAX : 0039-2-6172582  
TLX : 043-352045

**FANTON SERVICE S.R.L.**  
Via O. Simoni, 5  
I-40011 Anzola dell' Emilia  
TEL : 0039-51-735015  
FAX : 0039-51-735013

4

---

---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### THE NETHERLANDS

#### MALCHUS BV HANDELMIJ

Fokkerstraat 511-513      TEL : 0031-10-4277777  
Postbus 48                FAX : 0031-10-4154867  
NI-3125 BD Schiedam      TLX : 044-21598

### NORWAY

#### EXATECALS

Solheimveien 50            TEL : 0047-2-972950  
Postbox 314                FAX : 0047-2-972953  
N-1473 Skarer

### SPAIN

#### SEMICONDUCTORES S.A

C. Provenza 159 3-1        TEL : 0034-3-4332856  
08025 Barcelona         FAX : 0034-3-4331944  
Spain

### SWEDEN

#### MIKO KOMONENTS

Segersbyvaegen 3         TEL : 0046-753-89080  
P.O.Box 2001                FAX : 0046-753-75340  
S-14502 Norsborg         TLX : 054-15023

### SWITZERLAND

#### PANATEL AG

Hard Str.72                TEL : 0041-56275500  
5430 Wettingen Schweiz    FAX : 0041-56275511  
    TLX : 045-868763

### UNITED KINGDOM

#### BYTECH COMPONENTS LIMITED

12a Cedarwood Chineham    TEL : 0044-256-707107  
Business Park Crockford Lane    FAX : 0044-256-707162  
Chineham Basingstroke  
Hampshire RG24 OWD

#### ICE ELECTRONICS LTD.

31-32 Stephenson Road      TEL : 0044-480-496466  
Burrel Road Industrial Estate    FAX : 0044-480-496621  
ST. Ives Cambridge PE17 4WJ    TLX : 329244

#### ITT MULTICOMPONENTS LTD.

346 Edinburgh Avenue        TEL : 0044-753-824212  
Slough Berkshire SL1 4TU      FAX : 0044-753-824160  
    TLX : 849808

#### NELTRONIC LIMITED

John F. Kennedy Road        TEL : 00353-1-503560  
Naas Road Dublin 12         FAX : 00353-1-552789  
Ireland                         TLX : 93556

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### ASIA

#### HONG KONG

##### AV, CONCEPT LTD.

ROOM 802-804, Tower A, 8/FI., TEL: 3629325  
Hungghom Commercial Centre, FAX: 7643108  
37-39 MA Tau Wai Road, TLX: 52362 ADVCC HX  
Hungghom, Kowloon,  
Hong Kong

##### PROTECH COMPONENTS LTD.

Unit 2, 3/F, Wah Shing Centre, TEL: 7930882  
11 Shing Yip Street, FAX: 7930811  
Kwun Tong, Kowloon, Hong Kong

##### WISEWORLD TECHNOLOGY CO.

Room 708, Tower A, 7/FI., TEL: 7658923  
Hungghom Commercial Centre, FAX: 3636203  
37-39 Ma Tau Wai Road, Hungghom,  
Kowloon, Hong Kong

##### RIGHT SYSTEM CO., LTD.

Room A19, 6/FI., TEL: 7566331  
Proficient Ind. Centre, FAX: 7989885  
Block A, 6 Wang Kwun Road, TLX: 52896 OSPCL HX  
Kowloon Bay, Kowloon,  
Hong Kong

##### SOLARI COMPUTER ENGINEERING LTD. (4 BIT/8 BIT ONE CHIP SOFTWARE HOUSE)

Unit 703-4, 7/FI., Jordan House, TEL: 7213318  
6-8 Jordan Road, Kowloon, FAX: 7235288  
Hong Kong

##### CENTRAL SYSTEMS DESIGN LTD. (ASIC DESIGN HOUSE)

Room 1704, Westlands Centre, TEL: 5620248  
20 Westlands Road, FAX: 5658046  
Quarry Bay, Hong Kong TLX: 73990 CSD HX

##### DATAWORLD INTERNATIONAL LTD. (MIYUKI ELECTRONICS (HK) LTD.) (ASIC DESIGN HOUSE)

Flat No. 3-4, 5/FI., TEL: 7862611  
Yuen Shing Ind. Bldg., FAX: 7856213  
1033, Yee Kuk Street, West, TLX: 45876 MYK HX  
Kowloon, Hong Kong

### TAIWAN

##### YOSUN INDUSTRIAL CORP.

7F, No. 76, Chem Kong Rd., TEL: (02) 788-1991 (Rep.)  
Sec. 1, Nan Kang, Taipei, FAX: (02) 782-6120  
Taiwan R.O.C.

##### KINREX CORP.

2nd. Fl., 514-3, Tun Hwa S. TEL: 02-700-4686-9  
Rd., Taipei, Taiwan, R.O.C. FAX: 02-704-2482  
TLX: 20402 KINREX

##### SANT SONG CORP.

Room A, 8F No. 180, Sec-4, TEL: (02) 775-2506  
Chung Hsiao E. Rd., Taipei, FAX: (02) 771-8413  
Taiwan, R.O.C.

### JAPAN

##### TOMEN ELECTRONICS CORP

1-1 Uchisaiwa-Cho 2 Chome TEL: (03) 3506-3654  
Chiyoda-Ku Tokyo, 100 Japan FAX: (03) 3506-3497

##### RIKEI

Nichimen Bldg., TEL: (06) 201-2081  
2-2 Nakanojima 2 Chome Kita-Ku FAX: (06) 222-1185  
Osaka, 530 Japan

##### DIA SEMICON SYSTEMS INCORPORATED

Flowerhill-Shinmachi 1-23-9 TEL: (03) 3439-1600  
Shinmachi Setagaya-Ku Tokyo FAX: (03) 3439-1601  
154 Japan

##### ADO

7F Sasage Bldg., TEL: (03) 3257-2600  
4-6 Sotokanda 2 Chome FAX: (03) 3251-9705  
Chiyoda-Ku Tokyo, 101 Japan

##### MARUBUN

8-1 Nihombashi-Odenma-Cho TEL: (03) 3639-9897  
Chuo-Ku Tokyo, 103 Japan FAX: (03) 3661-7433

##### SAMSUNG JAPAN

No.3108 Kasumigaseki Bldg., TEL: (03) 3581-7565  
3-2-5 Kasumigaseki Tokyo, 100 FAX: (03) 3507-0923  
Japan

### SINGAPORE

##### GEMINI ELECTRONICS PTE LTD.

315, Outram Road #12-08, TEL: 65-2263066  
Tan Boon Liat Building, FAX: 65-2262781  
Singapore 0315 TLX: RS-42819

##### BOSTEX ELECTRONICS PTE LTD.

#05-14 Bylands Bldg., TEL: 65-3395713  
135 Middle Road, FAX: 65-3389538  
Singapore 0718

##### ASTINA ELECTRONICS (M) SDN BHD

23, Jalan Pantai Jerjak Satu TEL: 04-876697  
11900 Bayan Lepas Penang, FAX: 04-876780  
West Malaysia

##### ASTINA ELECTRONICS (S) PTE LTD.

315, Outram Road, TEL: 65-2232221  
#11-02 Tan Boon Liat Bldg., FAX: 65-2213776  
Singapore 0315

### INDIA

##### COMPONENTS AND SYSTEMS MARKETING ASSOCIATES (INDIA) PVT. LTD.

100, Dadasaheb Phalke Road, TEL: 4114585  
Dadar, Bombay 400 FAX: 4112546  
014 TLX: 001-4605 PDT IN

### TURKEY

##### ELEKTRO SAN. VE TIC. KOLL. STI.

Hasanpasa, Ahmet Rasim Sok TEL: 337-2245  
No. 16 Kadikoy Istanbul, FAX: 336-8814  
Turkey TLX: 29569 elts tr



---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### THAILAND

#### VUTIPONG TRADING LTD., PART.

51-53 Pahurat Rd. (Banmoh) TEL: 221-9699-3641  
Bangkok 10200 THAILAND 223-4608  
FAX: 224-0861  
TLX: 87470 Vutipong TH

### KOREA

#### NAEWAE SEMICONDUCTOR CO., LTD.

Room 503, 22-dong, Sunin TEL: 717-4065-7  
Bldg., 16-1, Hankangro-2ka, 702-4407-9  
Yongsan-ku, Seoul, Korea FAX: 702-3924  
Cable: ELECONAEWAE TLX: NELCO K27419  
SEOUL  
C.P.O. Box 1409

#### SAMSUNG LIGHT-ELECTRONICS CO., LTD.

4th Fl. Room 2-3, TEL: 718-0045  
Electronics Main Bldg., 16-9, 718-9531-5  
Hankangro-3ka, Yongsan-ku, FAX: 718-9536  
Seoul, Korea

#### NEW CASTLE SEMICONDUCTOR CO., LTD.

4th Fl. Room 10-11, TEL: 718-8531-4  
Electronics Main Bldg., 16-9, FAX: 718-8535  
Hankangro-3ka, Yongsan-ku,  
Seoul, Korea

#### HANKOOK SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD.

402 Suite, Sowon Bldg., TEL: 338-2015-8  
354-22, Seokyo-dong, FAX: 338-2983  
Mapo-ku, Seoul, Korea

#### SEG YUNG INTERISE CORP.

21-301, Sunin Bldg., 16-1, TEL: 701-6811-6  
Hankangro-2ka, Yongsan-ku, 701-6781-4  
Seoul, Korea FAX: 701-6785

#### SEGYUNG ELECTRONICS

182-2, Jangsa-dong, TEL: 273-6781-3  
Jongro-ku, Seoul, Korea FAX: (02) 273-6597  
TLX: K24950  
SUKSEMT

#### SAMTEK

Room 704, Euyilm Bldg., TEL: 703-9656-8  
16-96, Hankangro-3ka, FAX: 703-9659  
Yongsan-ku, Seoul, Korea

#### SUNIN INDUSTRIES CO., LTD.

Suin Bldg., 7Fl., 16-1, TEL: 718-7113-6  
Hankangro-2ka, Yongsan-ku, 702-1257-9  
Seoul, Korea FAX: 715-1031

## SAMSUNG SEMICONDUCTOR DISTRIBUTORS

### ALABAMA

**HAMMOND** (205) 830-4764  
4411-B Evangel Circle, N.W. FAX: (205) 830-4287  
Huntsville, AL 35816

### ARIZONA

**ADDED VALUE** (602) 951-9788  
7741 East Gray Road FAX: (602) 952-4182  
Suite #9  
Scottsdale, AZ 85260

### CALIFORNIA

**ADDED VALUE** (209) 734-8861  
3320 East Mineral King FAX: (209) 734-8865  
Unit D

Visalia, CA 93291  
**ADDED VALUE** (714) 259-8258  
1582 Parkway Loop FAX: (714) 259-0828  
Unit G

Tustin, CA 92680  
**ADDED VALUE** (619) 558-8890  
6397 Nancy Ridge Road FAX: (619) 558-3018  
San Diego, CA 92121

**ALL AMERICAN** (800) 669-8300  
369 Van Ness Way #701 FAX: (213) 320-7207  
Torrance, CA 90501

**ALL AMERICAN** (408) 943-1200  
2360 Qume Drive, Suite C FAX: (408) 943-1393  
San Jose, CA 95131

**ALL AMERICAN** (800) 831-8300  
5625 Ruffin Road FAX: (619) 268-3836  
#3212  
San Diego, CA 92123

**I.E.C.** (916) 363-6030  
9940 Business Park Drive, #145 FAX: (916) 362-6926  
Sacramento, CA 95827

**ITT Components** (714) 727-4001  
5 Jenner Street FAX: (714) 727-2109  
Irvine, CA 92718

**ITT Components** (408) 453-1404  
1580 Oakland Road FAX: (408) 453-1407  
Suite #C102

San Jose, CA 95131  
**JACO** (714) 258-9003  
1541 Parkway Loop FAX: (714) 258-1909  
Suite A

Tustin, CA 92680  
**JACO** (805) 495-9998  
2282 Townsgate Road FAX: (805) 494-3864  
Suite 100

Westlake Village, CA 91361  
**JACO** (408) 432-9290  
2880 ZANKER ROAD FAX: (408) 432-9298  
SUITE 202

SAN JOSE, CA 95134

### CANADA

**ACTIVE** (514) 694-7710  
237 Hymus Boulevard (514) 697-8112  
Point Claire, Quebec H9R 5C7

**ACTIVE** (604) 324-7500  
100 S.E. Marine Drive FAX: (604) 324-3100  
Vancouver, BC Y5X 2S3

**ACTIVE** (416) 367-2911  
100 Lombard Street FAX: (416) 367-4706  
Toronto, Ontario M5C 1M3

**ACTIVE** (514) 731-7441  
5651 Ferrier Street FAX: (514) 731-0129  
Montreal, Quebec H4AP 1N1

**ACTIVE** (403) 235-5300  
3220 5th Avenue, N.E. Bay 2 FAX: (403) 248-0750  
Calgary, Alberta T2A 5N1

**ACTIVE** (204) 786-3075  
106 King Edward St., E FAX: (204) 783-8133  
Winnipeg, Manitoba R3H 0N8

**ACTIVE** (416) 238-8825  
1350 Matheson Blvd, Unit 2 FAX: (416) 238-2817  
Mississauga, Ontario L4W 4M1

**ACTIVE** (403) 438-5888  
6029 103rd St. FAX: (403) 434-0812  
Edmonton, Alberta T6H 2H3

**ACTIVE** (418) 682-5775  
1990 Blvd. Charest O. FAX: (418) 682-8303  
Ste-Foy, Quebec G1N 4K8

**ACTIVE** (613) 728-7900  
1023 Merivale Road FAX: (613) 728-3586  
Ottawa, Ontario K1Z 6A6

**ACTIVE** (514) 256-7538  
6080 Metropolitan FAX: (514) 256-4890  
Montreal, Quebec H1S 1A9

**G.B. MICRO ELECTRONICS** (514) 333-7373  
9770 Henri Bourassa W. FAX: (514) 334-7707  
Ville St. Laurent, Quebec H4S 1R5

**G.B. MICRO ELECTRONICS** (613) 825-6380  
Box 207 RR2 FAX: (613) 825-0569  
Nepean, Ontario K2C 3H1

**G.B. MICRO ELECTRONICS** (416) 241-7000  
2777 Thamesgate Dr. FAX: (416) 241-4853  
Mississauga, Ontario L4T 1G5

### COLORADO

**ADDED VALUE** (303) 422-1701  
4090 Youngfield FAX: (303) 422-2529  
Wheat Ridge, CO 80033

**I.E.C.** (303) 292-5537  
420 East 58th Avenue FAX: (303) 292-0114  
Denver, CO 80216

**I.E.C.** (303) 292-6121  
5750 North Logan Street FAX: (303) 297-2053  
Denver, CO 80216

### CONNECTICUT

**GREENE-SHAW** (203) 265-3333  
65 So. Turnpike Rd. FAX: (203) 265-3583  
Wallington, CT 06492

### FLORIDA

**ALL AMERICAN** (305) 621-8282  
16251 N.W. 54th Avenue FAX: (305) 620-7831  
Miami, FL 33014

**ALL AMERICAN** (800) 327-6237  
5009 Hiatus Road FAX: (305) 749-9229  
Sunrise, FL 33351

**GREENE-SHAW** (407) 951-3636  
270 East Drive  
Melbourne, FL 32904

**HAMMOND** (407) 973-7103  
6600 N.W. 21st. Avenue FAX: (407) 973-6010  
Fort Lauderdale, FL 33309

**HAMMOND** (407) 849-6060  
1230 W. Central Blvd FAX: (407) 648-8584  
Orlando, FL 32802

**FLORIDA (Continued)**

**JACO** (407) 241-7943  
1060 Hollaad Drive  
Boca Raton, FL 33487  
FAX: (407) 241-7950

**GEORGIA**

**HAMMOND** (404) 449-1996  
5680 Oakbrook Parkway  
Suite 160  
Norcross, GA 30093  
FAX: (404) 242-9834

**JACO** (404) 449-9508  
6035 Atlantic Blvd.  
Suite J  
Norcross, GA 30071  
FAX: (404) 449-0275

**ILLINOIS**

**QPS** (708) 884-6620  
101 Commerce Dr. #A  
Schaumburg, IL 60173  
FAX: (708) 884-7573

**I.E.C.** (708) 843-2040  
2200 N. Stronington Ave., #210  
Hoffman Estates, IL 60195  
FAX: (708) 843-2320

**MARYLAND**

**ALL AMERICAN** (301) 251-1205  
14636 Rothgeb Dr.  
Rockville, MD 20850  
FAX: (301) 251-8574

**JACO** (301) 995-6620  
Rivers Center  
10270 Old Columbia Road  
Columbia, MD 21046  
FAX: (301) 995-6032

**MASSACHUSETTS**

**ALL AMERICAN** (617) 246-2300  
107 Audubon Road  
Wakefield, MA 01880  
FAX: (617) 246-2305

**GREENE-SHAW** (617) 969-8900  
70 Bridge Street  
Newton, MA 02195  
FAX: (617) 969-4712

**JACO** (508) 640-0010  
1053 East Street.  
Tewksbury, MA 01876  
FAX: (508) 640-0755

**MINNESOTA**

**ALL AMERICAN** (612) 944-2151  
11409 Valley View Road  
Eden Prairie, MN 55344

**NEW YORK**

**ALL AMERICAN** (516) 981-3935  
71102 Koehier Ave.  
Ronkonkoma, NY 11779  
FAX: (516) 981-3947

**ALL AMERICAN** (914) 699-2224  
161 S. MACQUESTEN PKWY  
MOUNT VERNON, NY 10550  
FAX: (914) 699-1316

**CAM/RPC** (716) 427-9999  
2975 Brighton Henrietta TL Road  
Rochester, NY 14623  
FAX: (716) 427-7559

**JACO** (516)-273-5500  
145 Oser Avenue  
Hauppauge, NY 11788  
FAX: (516) 273-5528

**NORTH CAROLINA**

**JACO** (919) 876-7767  
3029-105 Stonybrook Drive  
Raleigh, NC 27604

**HAMMOND** (919) 275-6391  
2923 Pacific Avenue  
Greensboro, NC 27420  
FAX: (919) 275-6391 x225

**GREENE-SHAW** (919) 954-7138  
6200 Falls of the Neuse Road  
Suite 200  
Raleigh, NC 27609  
FAX: (919) 954-7139

**OHIO**

**CAM/RPC** (216) 461-4700  
749 Miner Road  
Cleveland, OH 44143  
FAX: (216) 461-4329

**CAM/RPC** (614) 888-7777  
733 H. Lakeview Plaza Rd.  
Worthington, OH 43085  
FAX: (614) 888-9779

**CAM/RPC** (513) 898-1111  
7956 Strawberry Hill Lane  
Meineville, OH 45039  
FAX: (513) 433-6792

**OREGON**

**I.E.C.** (503) 641-1690  
6850 S.W. 105th Ave., Ste. B  
Beaverton, Oregon 97005  
FAX: (503) 646-3737

**PENNSYLVANIA**

**CAM/RPC** (412) 782-3770  
620 Alpha Drive  
Pittsburgh, PA 15238  
FAX: (412) 963-6210

**SOUTH CAROLINA**

**HAMMOND** (803) 233-4121  
1035 Lowndes Hill Rd  
Greenville, SC 29607  
FAX: (803) 233-4121x207

**HAMMOND** (919) 275-6391  
2923 PACIFIC AVENUE  
FAX: (919) 275-6391X225

**TEXAS**

**ALL AMERICAN** (214) 231-5300  
1819 Firman Drive, #127  
Richardson, TX 75081  
FAX: (214) 437-0353

**JACO** (713) 240-2255  
1005 Industrial Blvd.  
Sugar Land, TX 77478

**JACO** (512) 835-0220  
2120-M Braker Lane  
Austin, TX 78758

**UTAH**

**ADDED VALUE** (801) 975-9500  
1836 Parkway Blvd.  
West Valley City, UT 84119  
FAX: (801) 977-0245

**I.E.C.** (801) 977-9750  
2117 South 3600 West  
W. Valley City, UT 84119  
FAX: (802) 975-1207

**WASHINGTON**

**JACO** (206) 881-9700  
15014 N.E. 40th Street  
Bldg. "O", Unit 202  
Redmond, WA 98052  
FAX: (206) 881-9777

**I.E.C.** (206) 455-2727  
1750 124th Avenue, N.E.  
Bellevue, WA 98005  
FAX: (206) 453-2963

.....



**Electronics**

**Semiconductor Business**

**HEAD OFFICE:**

8/10FL., SAMSUNG MAIN BLDG.  
250, 2-KA, TAEPYUNG-RO,  
CHUNG-KU, SEOUL, KOREA  
C.P.O. BOX 8780

TELEX: KORSST K27970  
TEL: (SEOUL) 727-7114  
FAX: 753-0957

**BUCHEON PLANT:**

82-3, DODANG-DONG,  
BUCHEON, KYUNGKI-DO, KOREA  
C.P.O. BOX 5779 SEOUL 100

TELEX: KORSEM K28390  
TEL: (SEOUL) 741-0066, 664-0066  
FAX: 741-4273

**KIHEUNG PLANT:**

SAN #24 NONGSUH-RI, KIHEUNG-MYUN  
YONGIN-GUN, KYUNGKI-DO, KOREA  
C.P.O. BOX 37 SUWON

TELEX: KORSST K23813  
TEL: (SEOUL) 760-7114  
FAX: 741-0628

**GUMI BRANCH:**

259, GONDAN-DONG, GUMI,  
KYUNGSANGBUK-DO, KOREA

TELEX: SSTGUMI K54371  
TEL: (GUMI) 460-2169, 463-2570  
FAX: (GUMI) 461-9258

**SAMSUNG SEMICONDUCTOR INC.:**

3725 NORTH FIRST STREET  
SANJOSE, CA 95134-1708, USA

TEL: (408) 954-7000  
FAX: (408) 954-7873

**HONG KONG BRANCH:**

24FL., ADMIRALTY CENTER,  
TOWR 1, 18 HARCOURT ROAD,  
QUEENSWAY, HONG KONG

TELEX: 80303 SSTC HX  
TEL: 862-6900  
FAX: 866-1343

**TAIWAN OFFICE:**

RM. 2401, 24F, INT'L TRADE BLDG., 333,  
KEE LUNG RD., SEC. 1, TAIPEI,  
TAIWAN, R.O.C.

TEL: (2) 757-7292  
FAX: (2) 757-7311

**SAMSUNG ELECTRONICS JAPAN CO., LTD.**

8F SUDACHO VERDE BLDG.,  
2-3 KANDA-SUDACHO CHIYODA-KU  
TOKYO, 101 JAPAN

TELEX: 2225206 SECJPN J  
TEL: (03) 3258-9501  
FAX: (03) 3258-9695

**SAMSUNG SEMICONDUCTOR EUROPE GMBH:**

MERGENTHALER ALLEE 38-40,  
D-6236 ESCHBORN, W/GERMANY

TELEX: 4072678 SSED  
TEL: 0-6196-900920  
FAX: 0-6196-900989

**SAMSUNG ELECTRONICS SINGAPORE PTE LTD.:**


10F., COLLYER QUAY #18-05/06  
OCEAN BUILDING SINGAPORE 0104

TEL: 535-2808  
FAX: 532-6452

PRINTED IN KOREA  
DECEMBER, 1991


# NOTES

---



# NOTES


---



# NOTES


A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten notes.

# NOTES

A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten or typed notes.



# NOTES

A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten notes.







**Semiconductor Business**

**HEAD OFFICE:**

8/10FL., SAMSUNG MAIN BLDG.  
250, 2-KA, TAEPYUNG-RO,  
CHUNG-KU, SEOUL, KOREA  
C.P.O. BOX 8780

TELEX: KORSST K27970  
TEL: (SEOUL) 727-7114  
FAX: 753-0957