

64K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM6161002-15 : 230 mA(Max.)
 - KM6161002-17 : 220 mA(Max.)
 - KM6161002-20 : 210 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : \overline{LB} : I/O₁~I/O₈
- \overline{UB} : I/O₉~I/O₁₆
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
KM6161002J : 44-SOJ-400

GENERAL DESCRIPTION


The KM6161002 is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits.

The KM6161002 uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM6161002 is packaged in a 400 mil 44-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A15	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
\overline{LB}	Lower-byte Control(I/O ₁ ~I/O ₈)
\overline{UB}	Upper-byte Control(I/O ₉ ~I/O ₁₆)
I/O ₁ ~I/O ₁₆	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	15 ns	-	230	mA
			17 ns	-	220	
			20 ns	-	210	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	40	mA	
	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

*Note : V_{CC}=5V±5%, Temp. =25°C

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

PARAMETER	SYMBOL	KM6161002-15		KM6161002-17		KM6161002-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	15	-	17	-	20	-	ns
Address Access Time	t _{AA}	-	15	-	17	-	20	ns
Chip Select to Output	t _{CO}	-	15	-	17	-	20	ns
Output Enable to Output	t _{OE}	-	8	-	9	-	10	ns
$\overline{LB}, \overline{UB}$ Access Time	t _{BA}	-	8	-	9	-	10	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
$\overline{LB}, \overline{UB}$ Enable to Low-Z Output	t _{BLZ}	0	-	0	-	0	-	ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	7	0	8	ns
Chip Disable to High-Z Output	t _{HZ}	0	6	0	7	0	8	ns
$\overline{LB}, \overline{UB}$ Disable to High-Z Output	t _{BHZ}	0	6	0	7	0	8	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	4	-	ns


WRITE CYCLE

Parameter	Symbol	KM6161002-15		KM6161002-17		KM6161002-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	15	-	17	-	20	-	ns
Chip Select to End of Write	tCW	12	-	13	-	14	-	ns
Address Setup Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	12	-	13	-	14	-	ns
Write Pulse Width(OE High)	tWP	12	-	13	-	14	-	ns
LB,UB Valid to End of Write	tBW	12	-	13	-	14	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	8	0	8	0	8	ns
Data to Write Time Overlap	tDW	8	-	9	-	10	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	4	-	5	-	ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)



TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{CC}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I _{CC}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{CC}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.