

FE3001A

*AT Clock Generation and
Cycle Control Device*

TABLE OF CONTENTS

Section	Title	Page
1.0	INTRODUCTION	
1.1	Description	2-1
1.2	Features	2-1
2.0	FUNCTIONAL DESCRIPTION	2-8
2.1	Functional Overview	2-8
2.2	Cllock Generator	2-8
2.2.1	PROCLK	2-8
2.2.2	DMACLK	2-8
2.2.3	CLK287	2-9
2.2.4	SYSCLK	2-9
2.2.5	PCLK/EADRO, $\overline{\text{PCLK}}$ and TMRCLK	2-9
2.2.6	Stopping the Clocks (Sleep Mode)	2-9
2.3	Command Control	2-10
2.3.1	On-board Cycles	2-10
2.3.2	AT Bus Cycles	2-10
2.3.3	Other Cycles	2-10
2.4	Bus Control	2-11
2.5	A0/BHE Generator	2-11
2.5.1	ADRO	2-11
2.5.2	$\overline{\text{ABHE}}$	2-11
2.5.3	$\overline{\text{EBHE}}$	2-11
2.5.4	EADRO	2-11
2.6	Priority Control	2-12
2.6.1	Refresh Cycles	2-12
2.6.2	DMA Cycles & Request Arbitration	2-12
2.7	DMA Control	2-12
2.8	Error Control	2-12
2.9	Coprocessor Interface	2-13
2.10	Reset Control	2-13
2.11	General Notes	2-14
3.0	FE3001A REGISTERS	2-15
3.1	Error Control Register (061H), Read/Write	2-15
3.2	Speed Select (063H), Write	2-16
3.3	NMI Enable (070H), Write	2-17
3.4	Command Control Registers	2-18
3.5	Command Register Pointer	2-19
3.6	BALE Timing	2-20
3.7	8-bit Memory & 8/16-bit I/O Command Delay	2-20
3.8	8-bit Memory & I/O Wait States	2-20



Section	Title	Page
3.9	16-bit I/O Wait States	2-20
3.10	16-bit AT Bus Memory Timing	2-20
3.11	ZEROWS Bus Cycle Wait States	2-20
3.12	On-board Memory Timing	2-20
3.13	On-board I/O Timing	2-21
3.14	Enhanced Features Enable (R13)	2-21
3.15	Clear 80287 Busy (0F0H), Write	2-21
3.16	Reset 80287 (0F1H), Write	2-21
4.0	PACKAGE	2-22
5.0	ABSOLUTE MAXIMUM RATINGS	2-22
6.0	DC CHARACTERISTICS	2-22
7.0	FE3001A TIMING PARAMETERS	2-23
Appendix A	FE3001A Recommended Bus Cycle Programming	2-58
A.1	6.25 MHz System Clock Speed	2-59
A.2	8 MHz System Clock Speed	2-59
A.3	12.5 and 16 MHz System Clock Speed	2-60
A.4	20 MHz System Clock Speed	2-60



LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1	FE3600B/C Chip Set Functional Block Diagram	2-1
1-2	FE3001A Block Diagram	2-2
1-3	FE3001A Pin Assignments	2-3
2-1	SYSCLK Timing During High Speed Operation	2-9
3-1	Error Control Register, Read/Write	2-15
3-2	Speed Select, Write	2-16
3-3	NMI Enable, Write	2-17
3-4	Programmable Command Timing	2-18
3-5	Command Register Pointer	2-19
7-1	CPU Cycle Timing for ALE, Byte Select, ONBRD and READY	2-31
7-2	Clock Timing (1 of 2)	2-32
7-3	Clock Timing (2 of 2)	2-33
7-4	On-board Memory Cycle Timing	2-34
7-5	16-bit Memory Read Timing for Low Speed CPU Clock	2-35
7-6	16-bit Memory Write timing for Low Speed CPU Clock	2-36
7-7	16-bit Memory Timing for High Speed (16 MHz) CPU	2-37
7-8	16-bit Memory Timing with $\overline{\text{ZEROWS}}$ Asserted and High Speed (16 MHz) CPU ...	2-38
7-9	16-bit I/O Timing with Low Speed CPU Clock	2-39
7-10	16-bit I/O Timing with High Speed (16 MHz) CPU Clock	2-40
7-11	8-bit Cycle Timing for Low Speed CPU Clock — Even Byte Access	2-41
7-12	8-bit Cycle Timing for Low Speed CPU Clock — Odd Byte Access	2-42
7-13	8-bit Cycle Timing for Low Speed Clock— Word Read from Even Address	2-43
7-14	8-bit Cycle Timing for Low Speed CPU Clock — Word Write to Even Address ...	2-44
7-15	Interrupt Acknowledge Cycle for Low Speed CPU Clock	2-45
7-16	Shutdown Cycle Timing	2-46
7-17	Refresh Cycle Timing	2-47
7-18	Basic HOLD/HLDA Timing for DMA and Master Mode Transfers	2-48
7-19	DMA Transfer Timing: 8-bit, I/O to On-board Memory, Even Byte, with No Added Wait States	2-49
7-20	DMA Transfer Timing: 8-bit, On-board Memory to I/O, Odd Byte, with No Added Wait States	2-50
7-21	DMA Transfer Timing: 16-bit, I/O to On-board Memory, Wait State Added	2-51
7-22	Parity Error Timing for DMA or Master Mode Transfer	2-52
7-23	Basic Master Mode Transfer Timing	2-53
7-24	Master Mode Transfer Timing: On-board Memory Read/Write	2-54
7-25	Master Mode Timing: Off-board Memory Read/Write	2-55
7-26	Master Mode Timing: Off-board I/O Read/Write	2-56
7-27	84-pin PLCC Packaging Diagram	2-57



LIST OF TABLES

Table	Title	Page
1-1	Signal Descriptions	2-4
2-1	Bus Cycles	2-13
3-1	Summary of Command Timing Registers	2-18
6-1	DC Characteristics	2-22
7-1	FE3001A Timing Parameters	2-23

ADDITIONAL REFERENCES

IBM AT Technical Reference Manual

Intel Microprocessor and Peripheral Handbook



1.0 INTRODUCTION

1.1 DESCRIPTION

The FE3001A contains all of the clock generation and cycle control logic necessary to implement an IBM AT compatible computer. It is part of the FE3600B/C chip set intended to simplify the design of 80286/80386SX based AT computers.

Its features include programmable CPU and DMA clock generation, system clock generation, programmable bus timing, programmable wait state generator, refresh and DMA controls, bus arbitration logic, NMI generator and parity error logic, reset/shutdown control, sleep mode, 80286 interface logic and is packaged in an 84-pin PLCC.

1.2 FEATURES

- Programmable CPU and DMA clock generator
- System clock generator
- Programmable bus timing
- Programmable wait state generator
- Refresh and DMA controls
- Bus arbitration logic
- NMI generator and parity error logic
- Reset/shutdown control
- Sleep mode
- 80286 interface logic
- 1.25 micron HCMOS technology
- 84-pin PLCC




FIGURE 1-1. FE3600B/C CHIP SET FUNCTIONAL BLOCK DIAGRAM






FIGURE 1-2. FE3001A BLOCK DIAGRAM






FIGURE 1-3. FE3001A PIN ASSIGNMENTS



PIN#	SIGNAL	TYPE	DESCRIPTION
1	CLKHS	I	High speed clock input. This provides the high speed clock when selected. When CLK16 (pin 84) is pulled high, this input (divided by two) is used as the low speed clock.
2	V _{SS1}		Ground.
3	$\overline{\text{RESET}}$	O	Reset to the system.
4	$\overline{\text{ONBRDL}}$	O	$\overline{\text{ONBRD}}$ input latched by ALE internally. Follows $\overline{\text{ONBRD}}$ when HLDA high.
5	CPURES	O	Reset to 80286.
6	RTCALE	O	Real Time Clock Address Latch Enable (I/O address 70H).
7	HOLDRQ	O	Hold request to 80286 for DMA or Refresh.
8	$\overline{\text{ERFSH}}$	O	Enable refresh address signal to 3010. Puts refresh address on address bus.
9	HLDA1	O	DMA hold acknowledge signal to FE3010. Not active during refresh.
10	$\overline{\text{INTA}}$	O	Interrupt acknowledge to FE3010.
11	RST287	O	Reset to 80287 (Write to I/O address F1H or system reset).
12	V _{SS2}		Ground.
13	$\overline{\text{BZ286}}$	O	80287 busy signal to 80286. Latched low by 80287 ERROR signal.
14	$\overline{\text{IRQ13}}$	O	Interrupt request 13 for 80287 error to FE3010.
15	NMI	O	Non-Maskable Interrupt to 80286. Generated in response to a parity error or bus IOCHCK.
16	$\overline{\text{NPCS}}$	O	80287 Co-processor chip select. (I/O Addresses F8H, FAH and FCH).
17	EADRO/ PCLK	O	7.16 MHz clock for keyboard controller/ EADRO for AT bus.
18	$\overline{\text{PCLK}}$	O	Inverted PCLK for keyboard controller.
19	V _{DD1}		+5 V V _{DD} .
20	TMRCLK	O	1.19 MHz timer clock to FE3010.
21	DMACKL	O	Software selectable clock for DMA to FE3010.

TABLE 1-1. SIGNAL DESCRIPTIONS



PIN#	SIGNAL	TYPE	DESCRIPTION
22	SYSCLK	O	System clock needed for bus timing. See description in synchronization section.
23	V _{SS3}		Ground.
24	PROCLK	O	Software selectable 80286 /80386SX clock.
25	ALE	O	Local Address Latch Enable.
26	BALE	O	Bus Address Latch Enable. (Programmable)
27	CLK287	O	Clock for 80287. See clock section for details.
28	DTR	O	Data direction to FE3031 data buffer.
29	$\overline{\text{DEN0}}$	O	Low byte PC/AT Bus data enable to FE3031 data buffer.
30	$\overline{\text{DEN1}}$	O	High byte PC/AT Bus data enable to FE3031 data buffer.
31	SDTR	O	PC/AT Bus byte swap direction to FE3031 data buffer.
32	$\overline{\text{SDEN}}$	O	PC/AT Bus byte swap enable to FE3031 data buffer.
33	SCYCLE	O	Latch low byte during byte swap read.
34	ACK	O	DMA or Refresh Acknowledge signal to the PC/AT bus.
35	$\overline{\text{READY}}$	O	Ready to 80286.
36	DMARDY	O	When high allows FE3010 to complete a DMA cycle.
37	$\overline{\text{ABHE}}$	O	High byte enable for devices on local bus.
38	V _{SS4}		Ground.
39	$\overline{\text{REFRESH}}$	I/O	Refresh cycle. Generated from FE3010 timer signal OUT1 or externally from the bus.
40	$\overline{\text{DLYWR}}$	I/O	$\overline{\text{YIOW}}$ delayed to the FE3010, active edge delayed one PROCLK. Input from FE3010 during DMA to generate YIOW.
41	$\overline{\text{YMEMR}}$	I/O	Memory read. Input during Master cycle.
42	$\overline{\text{YMEMW}}$	I/O	Memory write. Input during HLDA cycle.
43	$\overline{\text{YIOR}}$	I/O	I/O read. Input during HLDA cycle.

TABLE 1-1. SIGNAL DESCRIPTIONS (Continued)



PIN#	SIGNAL	TYPE	DESCRIPTION
44	V _{SS5}		Ground.
45	$\overline{\text{YIOW}}$	I/O	I/O write. Input during Master cycle.
46	$\overline{\text{EBHE}}$	I/O	High byte enable to expansion bus. Input during Master cycle.
47	ADR0	I/O	Low byte enable. Latched with ALE during a CPU cycle, driven low during 16-Bit DMA cycles.
48	$\overline{\text{BHE}}$	I/O	High byte enable from the 80286. Output during Master and DMA cycles for use by the FE3021.
49	D6	I/O	Peripheral data bus bit 6.
50	D7	I/O	Peripheral data bus bit 7.
51	V _{DD2}		+5 V V _{DD} .
52	D2	I	Peripheral data bus bit 2.
53	D3	I	Peripheral data bus bit 3.
54	$\overline{\text{DMAMR}}$	I	DMA memory read from DMA controller.
55	$\overline{\text{RESIN}}$	I	System reset input.
56	$\overline{\text{RESCPU}}$	I	CPU reset input from keyboard controller.
57	$\overline{\text{MEMCS16}}$	I	Signals 16-bit memory transfer capability on the PC/AT bus.
58	$\overline{\text{IOCS16}}$	I	Signals 16-bit I/O transfer capability on PC/AT bus.
59	$\overline{\text{ZEROWS}}$	I	Zero wait state bus cycle request. See description for more details.
60	$\overline{\text{ONBRD}}$	I	16-bit on-board DRAM memory, BIOS, or I/O device. Implies local memory on memory cycles and fast I/O bus timing for I/O cycles.
61	$\overline{\text{MASTER}}$	I	Master on PC/AT bus has control of the bus when asserted.
62	$\overline{\text{IOCHRDY}}$	I	Current bus cycle may complete when high. May be used to extend CPU, DMA, or refresh cycles.
63	$\overline{\text{BUSY}}$	I	80287/80387SX co-processor busy.
64	$\overline{\text{ERROR}}$	I	Error from 80287/80387SX.
65	V _{SS6}		Ground.

TABLE 1-1. SIGNAL DESCRIPTIONS (Continued)



PIN	SIGNAL	TYPE	DESCRIPTION
66	HRQ1	I	Hold request from DMA controller in FE3010.
67	OUT1	I	Refresh timer input from FE3010.
68	HLDA	I	Hold acknowledge from 80286.
69	A0	I	Local 80286 address bus 0.
70	A1	I	Local 80286 address bus 1.
69	A0	I	Local 80286 address bus 0.
70	A1	I	Local 80286 address bus 1.
71	A3	I	Local 80286 address bus 3.
72	$\overline{CS287}$	I	80287 select decode from FE3021 (0E0H - 0FFH) during I/O cycle. ROM chip select decode during memory cycle..
73	PTYERR	I	On-board RAM parity error. Sampled on the first falling edge of PROCLK after YMEMR goes high.
74	V _{DD3}		+5 V V _{DD} .
75	\overline{IOCHCK}	I	Error from PC/AT bus.
76	\overline{NMICS}	I	NMI port enable decode (07XH). Also used for programming bus control registers.
77	\overline{PBCS}	I	Port B chip select decode (061H - 06FH, 0DD). See register description for decode definitions.
78	AEN	I	DMA cycle enable from FE3010.
79	DACK2	I	16-bit DMA acknowledge from FE3010.
80	M/ \overline{IO}	I	80286 memory/IO select. High indicates memory halt, or shutdown cycles. Low indicates I/O or interrupt acknowledge cycles.
81	$\overline{S1}$	I	80286 Status 1.
82	$\overline{S0}$	I	80286 Status 0.
83	CLK14	I	14.318 MHz clock input used to derive TMRCLK, EADR0/PCLK, and PCLK.
84	CLK16	I	16 MHz clock input. This provides the low speed CPU clock for 8 MHz operation. When this pin is pulled high, CLKHS ÷ 2 is used as the low speed clock.

TABLE 1-1. SIGNAL DESCRIPTIONS (Continued)



2.0 FUNCTIONAL DESCRIPTION

2.1 FUNCTIONAL OVERVIEW

The FE3001A is designed to run with the FE3010 peripheral controller, and the FE3021 and FE3031 buffers/memory controls to create a 16 MHz or 20 MHz PC/AT compatible system. The basic architecture of an AT compatible system using the FE3600B/C chip set involves putting the system DRAM on the local data and command bus, allowing high speed access. The BIOS ROM can be put on the local bus or expansion bus; the FE3021 has special provisions to use the ROM on the higher speed bus. During accesses to local memory, the data buffer controls in the FE3001A prevent data collisions between the local and expansion buses. The FE3021 and FE3031 also inhibit memory read and write signals to the expansion bus for local memory accesses.

The FE3001A generates all of the clocks needed in the system. The CPU clock to the 80286/80386SX processor (PROCLK) is programmable, as is the DMA clock for the DMA controller in the FE3010 (DMACLK). The expansion bus clock (SYSCLK) and coprocessor clock for the 80287 (CLK287) automatically adjust to the current operating configuration. The clock for the timers in the FE3010 (TMRCLK) is fixed at 1.19 MHz, and the clocks for the keyboard controller (PCLK and PCLK) are fixed at 7.16 MHz.

The FE3001A has registers to delay the five commands (memory read and write, I/O read and write, interrupt acknowledge) during a CPU cycle and control the length of the commands based on various input signals (16-bit memory, 16-bit I/O, on-board memory, fast 16-bit I/O device, and zero wait state device). On power-up, these registers are loaded with values to run the system with a 16 MHz PROCLK (8 MHz system) with full AT compatibility and no register programming necessary. Before switching to high speed operation, it is necessary to program the registers for proper bus emulation. These registers eliminate the need to either slow down the processor for expansion bus operations or run the bus asynchronously. Note that a 16 MHz system can be made to exactly match the bus timing of an 8 MHz system.

2.2 CLOCK GENERATOR

This module generates clocks for the CPU, DMA, 8042 keyboard controller, timer and 80287 numeric processor. The CPU clock is software selectable for low speed or high speed CPU operation. The DMA clock is also software selectable between standard and high speed. The 80287 clock is fixed at the low speed CPU clock.

2.2.1 PROCLK

The CLK16 and CLKHS input clocks to the FE3001A are used to create the low speed and high speed clocks to the CPU. The CLKHS input is used when the high speed CPU clock is selected. If the CLK16 input is connected to an oscillator, it will be used when the low speed CPU clock is selected (typically from 6 to 8 MHz CPU speed). Alternatively, if CLK16 is tied high through a pullup resistor, then $\text{CLKHS} + 2$ will be used as the low speed clock, saving an oscillator.

The CPU clock circuitry ensures a glitchless speed switch. PROCLK will be held high at no more than 1 1/2 clock periods of the clock being selected in order to achieve synchronization. Since SYSCLK and DMACLK are based on PROCLK, they will also switch speeds without glitches.

2.2.2 DMACLK

DMACLK can be software selected between standard speed and a special high speed mode. Standard speed provides a 4 MHz DMA clock to the DMA controller on a 16 MHz system, the same as an 8 MHz IBM PC/AT. This will be the most common selection of DMA speed. Selecting high speed DMA runs the DMA controller at twice standard speed. This would likely be confined to special dedicated systems where only well defined DMA peripherals that can run that fast are used.

DMACLK is $\text{PROCLK} \div 4$ when the low speed CPU clock is selected. DMACLK is $\text{PROCLK} \div 8$ when the high speed CPU clock is selected. When R13 bit 7 is set, DMACLK is $\text{PROCLK} + 12$ at high speed. DMACLK will always change on CPU "t" state boundaries, but no other synchronization is attempted. The previous discussion applies to standard speed DMA. If high speed DMA is selected, it runs twice as fast in all cases.






FIGURE 2-1. SYSCLK TIMING DURING HIGH SPEED OPERATION

2.2.3 CLK287

CLK287 is always the same as the low speed CPU clock. It is not affected by speed switching. It follows CLK16 if that input is toggling or is CLKHS $\div 2$ if CLK16 is pulled high.

2.2.4 SYSCLK

When the low speed clock is selected, SYSCLK is PROCLK $\div 2$. During high speed operation, SYSCLK is PROCLK $\div 4$. When R13 bit 7 is set, SYSCLK is PROCLK $\div 6$. In the high speed case, SYSCLK is brought into synchronization with the PC/AT bus at the end of ALE. See Figure 4 for SYSCLK functional timing.

2.2.5 PCLK/EADRO, PCLK, and TMRCLK

The CLK14 input is used to generate EADRO/PCLK, PCLK, and TMRCLK. It must be 14.31818 MHz in order for TMRCLK to be 1.1932 MHz, as required for the timers in the FE3010 to be AT compatible. TMRCLK is CLK14 $\div 12$. EADRO/PCLK is CLK14 $\div 2$ (7.16 MHz). PCLK is the complement of EADRO/PCLK. EADRO/PCLK and PCLK can be used to drive the 8042 keyboard controller.

During power up, PCLK/EADRO will behave like PCLK. When RESIN goes high while RESET is low, the DMAMEMR input will be sampled. If sampled high, this pin will behave as PCLK until the next rising edge of RESIN. If sampled low, this pin will behave as EADRO. See Section 2.5.4 for details.

2.2.6 Stopping the Clocks (Sleep Mode)

Software may put the FE3001A in sleep mode by setting port 063H bit 6. In sleep mode, PROCLK and DMACK will be stopped at a high level. SYSCLK will also be stopped, but at an indeterminate logic level. DMACK and PROCLK will each stop on their rising edge of phase 2 after HLDA is seen active by the FE3001. Typically, this would be the first refresh cycle after the sleep bit is written. SYSCLK will stop with PROCLK.

By stopping these clocks, power can be conserved in battery operated systems. Note that a static CMOS 80286 must be used in order to stop the CPU clock. EADRO/PCLK, PCLK, TMRCLK, and CLK287 will continue to run in sleep mode, allowing the keyboard controller, timers, and coprocessor to operate. Either a keyboard interrupt or a system clock interrupt is a likely choice to wake the CPU up.

To restart the clocks (wake up the CPU), the RESCPU input must be pulsed low. The rising edge of RESCPU will kick off internal synchronization that will restart the clocks roughly 2 EADRO/PCLK periods later. No glitches will occur on the clocks as a result of a restart. Also note that the pulse on RESCPU will not reset the CPU if the FE3001A is in sleep mode. Refer to Application Notes for information on external logic needed to implement sleep mode.

2.3 COMMAND CONTROL

This module generates the I/O read and write commands, memory read and write commands, interrupt acknowledge, ALE and BALE from S1, S0, and MNIO. It also controls the number of wait states used during each CPU cycle. See the register descriptions for programming information. For recommended program values, refer to Appendix A.

2.3.1 On-Board Cycles

When the $\overline{\text{ONBRD}}$ signal is active, then this cycle is directed toward 16-bit, high speed local DRAM, BIOS, or I/O. The timing for this cycle is defined by registers $\overline{\text{R9}}$, $\overline{\text{R10}}$, and $\overline{\text{R12}}$. The AT bus timing signals $\overline{\text{MEMCS16}}$ and $\overline{\text{IOCS16}}$ have no effect. $\overline{\text{IOCHRDY}}$ can be used to lengthen the cycle, and indeed is used by the FE3021 to add wait states for a DRAM page miss or EMS cycles.

The wait states for on-board reads and writes are individually programmable by registers $\overline{\text{R9}}$ and $\overline{\text{R10}}$ in order to optimize DRAM access speed. Both memory and I/O cycles use these values. The command delay for on-board I/O cycles is set by register $\overline{\text{R12}}$. The command delay for on-board memory cycles is always zero.

2.3.2 AT Bus Cycles

All I/O and memory cycles where $\overline{\text{ONBRD}}$ is inactive will be directed to the AT bus. The command delay and wait states are programmable for each type of AT bus cycle.

Memory cycles use 16-bit timing when $\overline{\text{MEMCS16}}$ is driven low before either the memory command ($\overline{\text{YMEMR}}$ or $\overline{\text{YMEMW}}$) is programmed to go active or BALE falls, whichever is earlier. I/O cycles use 16-bit timing when $\overline{\text{IOCS16}}$ is driven low before the I/O command ($\overline{\text{YIOR}}$ or $\overline{\text{YIOW}}$) is programmed to go active. Otherwise, all cycles use 8-bit timing.

$\overline{\text{ZEROWS}}$ can be driven low for either 8-bit or 16-bit cycles to terminate the cycle early. As on the AT, it should not be driven until a command is active. It will cause the cycle to end after the prescribed minimum number of wait states in register $\overline{\text{R8}}$ is met. Note that the FE3001A contains circuitry to ensure that an AT bus cycle will end (command goes high) on a rising edge of $\overline{\text{SYSCLK}}$ and will add a wait state if needed to enforce this. This synchronization circuitry will override register programming and the $\overline{\text{IOCHRDY}}$ and $\overline{\text{ZEROWS}}$ inputs.

2.3.3 Other Cycles

Interrupt acknowledge cycles follow the same command timing as an 8-bit AT bus cycle. $\overline{\text{HALT}}$ cycles do not generate ALE, BALE or cause the $\overline{\text{READY}}$ output to go high. Effectively, the FE3001A does not respond to a $\overline{\text{HALT}}$ cycle. A $\overline{\text{SHUTDOWN}}$ cycle is handled like a $\overline{\text{HALT}}$, except that it causes the $\overline{\text{CPURES}}$ line to be pulsed, resetting the CPU only.



2.4 BUS CONTROL

This module generates the data buffer controls for CPU, DMA, and refresh cycles. DEN0 and DEN1 are used to enable the lower and upper bytes of the FE3031 AT bus data buffers, respectively. DTR sets the direction of these buffers. SDEN and SDTR control the enable and direction of a buffer which transfers data between the upper and lower bytes of the AT data bus. The rising edge of SCYCLE latches data on the lower byte of the AT bus into the FE3031, needed for 16-bit to 8-bit bus conversion cycles. ONBRDL is ONBRD latched by ALE to keep it valid throughout the cycle.

The ONBRD signal is used to indicate on-board DRAM and I/O operations. On-board memory and fast on-board I/O devices are assumed to be 16-bit devices. During CPU cycles which access on-board memory, the AT data buffers will be disabled. For Bus Master and DMA cycles, ONBRD must be decoded only for on-board memory.

2.5 A0/BHE GENERATOR

This module generates the system ADRO, ABHE, EBHE, and EADRO using A0 and BHE from the 80286 CPU and AEN and DACK2 from the DMA controller in the FE3010.

2.5.1 ADRO

During CPU cycles, A0 from the 80286 is latched with ALE to produce ADRO. For 16-bit DMA transfers and interrupt acknowledge cycles, ADRO is forced low so that the low byte of the data bus is activated. For all other CPU hold conditions ADRO is tri-stated. The FE3001A performs two cycles when the CPU attempts a 16-bit operation to an 8-bit device on an even address boundary. ADRO is automatically forced to one at the start of the second cycle to select the second byte.

2.5.2 ABHE

ABHE is the local upper byte select used by the FE3031. During CPU cycles, ABHE is BHE latched with ALE. It is forced low during 16-bit DMA (DACK2 and AEN inputs high) so that the upper byte is always selected. For 8-bit DMA, it is the inversion of ADRO so that only one byte is selected at a time. During master mode, ABHE follows the EBHE input.

2.5.3 EBHE

EBHE is the upper byte select of the AT bus. During CPU cycles, EBHE is ABHE latched with BALE to provide proper AT bus timing. During DMA, EBHE follows ABHE. During refresh the EBHE output is disabled. It is an input during master mode transfers.

2.5.4 EADRO

EADRO is the lower byte select of the AT bus. During CPU cycles, EADRO is ADRO latched with BALE to provide proper AT bus timing. During DMA and refresh, EADRO follows ADRO. This pin will disable during master mode transfer.



2.6 PRIORITY CONTROL

The priority control module generates the hold request signal to the CPU in response to a request from the DMA controller or refresh timer.

2.6.1 Refresh Cycles

The FE3001A generates a hold request in response to a rising edge on the OUT1 input, signalling that a refresh cycle is needed. A refresh cycle is initiated when HLDA comes back from the CPU. The FE3001A refresh state machine drives REFRESH low to signal a refresh cycle to the AT bus, and sets ERFSH low to the FE3010 to enable the refresh address onto the CPU address bus. YMEMR will also be strobed low during a refresh cycle. Refer to the timing diagrams for more detail. Note that REFRESH is a bidirectional open-collector signal, and a refresh cycle can be started by an expansion card.

2.6.2 DMA Cycles and Request Arbitration

Requests for control by the DMA controller are made by taking the HRQ1 input high. The FE3001A grants control to the DMA controller by setting HLDA1 high.

When the FE3001A receives a HLDA, it grants control either to the refresh state machine (REFRESH goes low) or to the DMA controller (HLDA1 goes high). Priority is given to the refresh state machine in the event of simultaneous requests. Note that if simultaneous requests do exist, then HOLDREQ will not be dropped after the first request is satisfied. Instead, the FE3001A will grant control sequentially to both requestors with the same HLDA.

2.7 DMA CONTROL

This module generates the DMARDY signal for the FE3010 peripheral controller. This signal indicates that the DMA may complete its cycle. The module also generates YMEMR during DMA by delaying the leading (falling) edge of the FE3010 DMAMR signal by one DMA clock.

2.8 ERROR CONTROL

This module generates a non-maskable interrupt (NMI) to the 80286 when a parity error or system bus error is encountered. Parity error, system bus error or NMI can be enabled or disabled from software. They are all disabled on system reset.

The PTYERR input is examined each time YMEMR goes high and it is an on-board cycle (ONBRDL low). The state of the PTYERR input is actually latched on the first falling edge of PROCLK after YMEMR goes high for all on-board CPU reads. When HLDA is active, the PTYERR input is sampled on the rising edge of YMEMR. If PTYERR was high, it signals a parity failure and will generate an NMI to the CPU if enabled. However, when R13 bit 6 is set, FE3001A will disqualify the PTYERR with the CS287 signal. So, NMI will not be generated for ROM cycles. This can eliminate the external glue logic. The PTYERR from FE3031 can be connected to PTYERR input of the FE3001A directly. The parity error latch can be cleared by disabling and then enabling parity errors.

The IOCHCK input is driven low by a device on the AT bus to signal a catastrophic error, such as a parity error on a plug-in RAM card. A low on the IOCHCK input will generate an NMI to the CPU if enabled. The error condition can be cleared by disabling and then enabling IOCHCK. However, the IOCHCK input must also be reset high or it will generate another NMI.

When the CPU receives an NMI, it can interrogate I/O register 061H (PORT B) to determine whether a parity error or an IOCHCK is the source of the interrupt. Note that this is the only time the FE3001A will drive the data bus. All other I/O locations are write only. Also, only bits 6 and 7 will be driven during the read. The FE3010 will supply the 6 lower order bits.



2.9 COPROCESSOR INTERFACE

The coprocessor interface module provides the system interface to the 80287 numeric processor extension. The reset and chip select to the 80287 are generated in this module in addition to the busy signal to the CPU and interrupt request 13 to the interrupt controller.

In a FE3600B/C system, as in any PC/AT compatible system, $\overline{\text{ERROR}}$ from the 80287 coprocessor is not connected to the $\overline{\text{ERROR}}$ input on the 80286/80386SX. Instead, the $\overline{\text{ERROR}}$ input on the 80286/80386SX is tied high, while $\overline{\text{BUSY}}$ and interrupt request 13 are used to flag errors. The FE3001A has a $\overline{\text{BZ286}}$ output which connects to the $\overline{\text{BUSY}}$ input of the 80286/80386SX. It also has $\overline{\text{ERROR}}$ and $\overline{\text{BUSY}}$ inputs which hook to those outputs from the 80287/80387SX.

Normally, $\overline{\text{BZ286}}$ just follows the $\overline{\text{BUSY}}$ input. However, when $\overline{\text{ERROR}}$ goes low while $\overline{\text{BUSY}}$ is low, $\overline{\text{IRQ13}}$ will go active to signal the CPU that a coprocessor error has occurred. $\overline{\text{IRQ13}}$ will stay active until $\overline{\text{ERROR}}$ goes back high. Also, $\overline{\text{BZ286}}$ will be latched low to prevent another coprocessor instruction from being loaded. $\overline{\text{BZ286}}$ will stay low until either the 80287/80387SX is reset or there is a write to I/O address 0F0H. When either of these occurs, then $\overline{\text{BZ286}}$ will return to following the $\overline{\text{BUSY}}$ input.

The FE3001A $\overline{\text{RST287}}$ output connects to the 80287 $\overline{\text{RESET}}$ input. This allows the coprocessor to be reset through software by an I/O write to

address 0F1H. It will also be reset when the system $\overline{\text{RESET}}$ output is active.

The FE3001A expects the $\overline{\text{CS287}}$ input to be active for addresses 0E0H-0FFH. This is used to provide the $\overline{\text{NPCH}}$ chip select decode output for the 80287. It will be active for addresses 0E8H-0EFH and 0F8H-0FFH when $\overline{\text{INTA}}$ is high and $\overline{\text{M/IO}}$ from the CPU was low for this cycle.

2.10 RESET CONTROL

This module generates the $\overline{\text{CPURES}}$ signal which is used to reset only the 80286/80386SX and the $\overline{\text{RESET}}$ signal which resets the rest of the system (including the FE3001A). The $\overline{\text{RESIN}}$ input causes a full system reset when driven low. Both $\overline{\text{CPURES}}$ and $\overline{\text{RESET}}$ will go active for as long as $\overline{\text{RESIN}}$ is low and for at least 30 $\overline{\text{PROCLK}}$ cycles after $\overline{\text{RESIN}}$ goes high.

The $\overline{\text{RESCPU}}$ input, when driven low, causes only the $\overline{\text{CPURES}}$ output to go high. $\overline{\text{RESCPU}}$ would normally be connected to both the 8042 keyboard controller and the FE3021 (to provide "hot" reset). The $\overline{\text{CPURES}}$ output will stay high for at least 16 $\overline{\text{CPUCLK}}$ periods, longer if $\overline{\text{RESCPU}}$ remains low. $\overline{\text{CPURES}}$ will also go high for 16 $\overline{\text{CPUCLK}}$ periods if the 80286 executes a shutdown cycle.

$\overline{\text{M/IO}}$	$\overline{\text{S1}}$	$\overline{\text{S0}}$	TYPE OF BUS CYCLE
0	0	0	Interrupt Acknowledge
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	None, not a status cycle
1	0	0	Halt (if $\overline{\text{A1}} = 1$) or Shutdown (if $\overline{\text{A1}} = 0$)
1	0	1	Memory Read
1	1	0	Memory Write

TABLE 2-1. BUS CYCLES



2.11 GENERAL NOTES

\overline{ONBRD} must not be active during interrupt acknowledge cycles.

For memory cycles with \overline{ONBRD} asserted, the system will use the MDATA bus of the FE3031 for data transfers. For I/O cycles with \overline{ONBRD} asserted, the system will use the expansion bus (DATA) of the FE3031 for data transfers.

On-board I/O devices must drive $\overline{IOCS16}$ in order for a Bus Master to access them as 16-bit devices. Otherwise, \overline{SDEN} will go low for Bus Master I/O cycles where $ADRO$ is high.

Inputs $\overline{CLK16}$, \overline{BUSY} , \overline{ERROR} , \overline{DLYWR} , \overline{YMEMR} , \overline{YMEMW} , \overline{YIOR} , \overline{YIOW} , \overline{ADRO} , \overline{BHE} and $\overline{CS287}$ have internal 100k Ω (approx.) pullup resistors.



3.0 FE3001A REGISTERS

3.1 ERROR CONTROL REGISTER (061H), READ/WRITE

The error control register contains masks for the on-board RAM parity check and I/O channel check signals. It also provides a read port to check the status of these signals.




FIGURE 3-1. ERROR CONTROL REGISTER, READ/WRITE

3.2 SPEED SELECT (063H), WRITE

The speed select register controls the speed of the CPU and DMA clocks. This register is also used to stop the CPU (sleep mode) and unlock the command control and speed select registers for access. The lock bit must be reset and D7 must be low to change speed or stop clocks.

The stop clock bit stops all the clocks except for the timer clock, coprocessor clock, and keyboard controller clocks. This allows refresh to continue. Bits 2, 3, and 6 in the register are cleared and bit 7 is set by system reset.




FIGURE 3-2. SPEED SELECT, WRITE



3.3 NMI ENABLE (070H), WRITE

The NMI enable register contains the mask for NMI to the 80286. Bit 7 is set on power-up.




FIGURE 3-3. NMI ENABLED, WRITE

3.4 COMMAND CONTROL REGISTERS (072H,073H), WRITE

The timing of the command controls on the expansion bus is programmable via the command control registers. These registers control the timing of BALE, YMEMR, YMEMW, YIOR, YIOW, INTA and the number of wait states in a CPU cycle. This section describes the programming of these

registers. Recommended program values for CPU clock speeds of 16, 25, 32 and 40 MHz are provided in Appendix A.

The programmable bus signals are shown in Figure 3-4. A summary of the timing registers is shown in Table 3-1.




FIGURE 3-4. PROGRAMMABLE COMMAND TIMING

REG	BITS	FUNCTION	WAVEFORM	DEFAULT	RANGE
R ₀	2	BALE delay from ALE leading edge	A	0	0 - 3
R ₁	4	BALE width	B	1	1 - 3
R ₂		Not used			
R ₃	4	8-bit mem., 8/16 bit I/O-command delay	C	1	0 - 15
R ₄	4	8-bit operation - wait states	D	4	0 - 15
R ₅	4	16-bit I/O operation - wait states	D	1	0 - 15
R ₆	4	16-bit mem. - command delay	C	0	0 - 15
R ₇	4	16-bit memory operation - wait states	D	1	0 - 15
R ₈	4	Minimum number of wait states when ZEROWS is asserted - wait states	D	0	0 - 15
R ₉	4	On-board 16-bit read cycle - wait states	D	1	0 - 15
R ₁₀	4	On-board 16-bit write cycle - wait states	D	1	0 - 15
R ₁₁		Not used			
R ₁₂	4	On-board I/O op. - command delay	C	1	0 - 15
R ₁₃	4	Enhanced Features Enable	N/A	OFF	N/A

TABLE 3-1. SUMMARY OF COMMAND TIMING REGISTERS

- Command delay is number of PROCLKs from end of T_S
- Each wait state is two PROCLKs.
- One wait state may be added in high speed mode for synchronization.



3.5 COMMAND REGISTER POINTER (072H)

The command register pointer points to one of 11 registers at location 073H. Each register contains a command timing parameter based on the selected CPU clock. Whichever register number is loaded in bits 7, 6, 3, and 2 in location 072H is the register which is loaded with the next write to address 073H. Refer to Table 3-5 for details.




FIGURE 3-5. COMMAND REGISTER POINTER

3.6 BALE TIMING (R₀,R₁)

The leading edge and width of BALE are controlled by these two registers. BALE delay is defined as the number of PROCLK cycles from the leading edge of ALE. BALE width is the width in PROCLK cycles.

Default values: Delay (R₀) - 0
Width (R₁) - 1

3.7 8-BIT MEMORY AND 8/16 BIT (R₃)

This register controls the command delay for 8 bit memory and 8/16 bit I/O operations. Command delay is defined as the number of PROCLK cycles from the trailing edge of ALE to the start of the command.

Default value: Command Delay (R₃) - 1

3.8 8-BIT MEMORY AND I/O WAIT STATES (R₄)

This register controls the number of wait states for 8 bit operations. The number of wait states is the number of CPU wait states required for these operations.

Default value: Wait States (R₄) - 4

3.9 16-BIT I/O WAIT STATES (R₅)

This register controls the number of wait states for 16-bit I/O cycles. These cycles are indicated by the assertion of IOCS16. The number of wait states is the number of CPU wait states required for this operation.

Default values: Wait States (R₅) - 1

3.10 16-BIT AT BUS MEMORY TIMING (R₆,R₇)

These registers control the command delay and number of wait states for 16-bit memory operations. These cycles are indicated by the assertion of MEMCS16. Command delay is defined as the number of PROCLK cycles from the trailing edge of ALE. The number of wait states is the number of CPU wait states required for this operation.

Default values: Command Delay (R₆) - 0
Wait States (R₇) - 1

3.11 $\overline{\text{ZEROWS}}$ BUS CYCLE WAIT STATES

This register sets the minimum number of wait states which must occur before the assertion of the ZEROWS signal can terminate a cycle.

Default values: Wait States, $\overline{\text{ZWS}}$ (R₈) - 0

3.12 ON-BOARD MEMORY TIMING (R₉,R₁₀)

These two registers control the number of wait states for on-board operations. These cycles are indicated by the assertion of ONBRD during CPU cycles. Command delay is zero for all on-board memory operations. The number of wait states is the number of CPU wait states required for this operation. There are separate registers to program the number of wait states for read and write operations to give the system designer added flexibility and potential for greater speed.

Default values: Wait States,Read (R₉) - 1
Wait States,Write (R₁₀) - 1



3.13 ON-BOARD I/O TIMING (R₁₂)

This register controls the command delay for 16-bit on-board I/O operations. These cycles are indicated by the assertion of ONBRD during CPU I/O cycles. Command delay is defined as the number of PROCLK cycles from the trailing edge of ALE. The number of wait states for on-board I/O is defined by the on-board memory registers described above. Additional wait states can be added by using the IOCHRDY signal.

Default values: Command Delay (R₁₂) - 1

3.14 ENHANCED FEATURES ENABLE (R₁₃)

Bit 2 provides one extra CPU cycle (2 CPUCLKs) data hold time for AT bus cycles at high speed. Bit 3 must be programmed to '0'. When Bit 6 is set, CS287 will be treated as ROMCS for all memory cycles. Bit 7 enables SYSCLK = PROCLK ÷ 6 and DMACLK = PROCLK ÷ 12 option at high speed.

3.15 CLEAR 80287 BUSY (0F0H), WRITE

When an error signal is received from the 80287, the BZ286 signal is latched low. The latch is cleared by an OUT instruction to this port. The output data is don't care.

3.16 RESET 80287 (0F1H), WRITE

An OUT instruction to this port generates a reset to the 80287.

4.0 PACKAGE

The FE3001 is packaged in a 84-pin PLCC.

5.0 ABSOLUTE MAXIMUM RATINGS

Ambient

Temperature (operating): 0° to +70° C

Storage Temperature: -40° to +125° C

Voltage on any pin to ground: . . . - .5 V to +7 V

Power Dissipation: 400 mW

6.0 DC CHARACTERISTICS

Refer to Table 6-1 below.

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
V _{IL}	Input LOW Voltage		0.8	V	
V _{IH}	Input HIGH Voltage	2.0		V	
I _{OL}	LOW V Output Current ^{1,4}	4		mA	V _{OL} = 0.4 V
I _{OH}	HIGH V Output Current ¹	-4		mA	V _{OH} = 2.4 V
I _{OL}	LOW V Output Current ³	20		mA	V _{OL} = 0.4 V
I _{OH}	HIGH V Output Current ²	-8		mA	V _{OH} = 2.4 V
V _{OHc}	PROCLK Out HIGH Volt	3.8		V	I _{OH} = -2 mA
V _{DD}	Supply Voltage (Any V _{DD})	4.75	5.25	V	
I _{DD}	Supply Current (Total)			mA	
I _{OL}	Low V Output Current ²	8		mA	V _{OL} =0.4V

TABLE 6-1. DC CHARACTERISTICS

- 1. Output currents are for DMACLK, TMRCLK, PCLK, PCLK, CLK287, CPURES, ALE, RTCALE, DTR, SDTR, DEN0, DEN1, S DEN, SCYCLE, READY, DMARDY, NPCS, RST287, BZ286, IRQ13, NMI, HOLDRQ, ERFSH, H LDA1, INTA, DLYWR, ABHE, BHE, ONBRDL.
- 2. Output currents are for RESET, YMEMR, YMEMW, YIOR, YIOW, D6, D7, ADR0, SYSCLK, BALE, EBHE, ACK.
- 3. Output current for REFRESH should be 20 mA at 0.4V. This is an I/O pin which is only driven low in output mode. It is in a tri-state condition otherwise. A 300 ohm pullup resistor is needed to bring the output high.
- 4. Output low current for PROCLK.



7.0 FE3001A TIMING PARAMETERS

(T_a=0° to 70°C, V_{DD}=4.5 to 5.5V, C_L=50pf)

SYMBOL	PARAMETER	16 MHz		20 MHz	
		MIN	MAX (NS)	MIN	MAX
T1	ALE rising edge delay from PROCLK		18		18
T2	ALE falling edge delay from PROCLK		18		15
T3	BALE rising edge delay from PROCLK		21		21
T4	BALE falling edge delay from PROCLK		20		20
T5	$\overline{\text{YMEMR}}$, $\overline{\text{YMEMW}}$ fall delay from PROCLK		16		13
T6	$\overline{\text{YMEMR}}$, $\overline{\text{YMEMW}}$ rise delay from PROCLK		19		19
T7	$\overline{\text{YIOR}}$, $\overline{\text{YIOW}}$ falling delay from PROCLK		20		20
T8	$\overline{\text{YIOR}}$, $\overline{\text{YIOW}}$ rising delay from PROCLK		20		20
T11	$\overline{\text{READY}}$ falling edge delay from PROCLK		12		9
T12	$\overline{\text{READY}}$ rising edge delay from PROCLK		12		9
T13	DTR fall delay from PROCLK; read cycle		20		20
T16	$\overline{\text{DEN0}}$, $\overline{\text{DEN1}}$ rise delay from PROCLK; read		16		12
T17	$\overline{\text{DEN0}}$, $\overline{\text{DEN1}}$ low delay from PROCLK; write		28		28
T18	$\overline{\text{DEN0}}$, $\overline{\text{DEN1}}$ rise delay from PROCLK; write		29		29
T21	$\overline{\text{S1}}$, $\overline{\text{S0}}$ setup time to PROCLK	11		8	
T23	$\overline{\text{ONBRD}}$ setup time to PROCLK; memory cycle	22		16	
T24	$\overline{\text{ONBRD}}$ setup time to PROCLK; I/O cycle	32		24	
T25	$\overline{\text{MEMCS16}}$ setup time to PROCLK	32		32	
T26	$\overline{\text{IOCS16}}$ setup time to PROCLK	35		35	
T27	$\overline{\text{IOCHRDY}}$ setup time to PROCLK	11		7	
T28	$\overline{\text{IOCHRDY}}$ hold time from PROCLK	0		0	
T30	$\overline{\text{S1}}$, $\overline{\text{S0}}$ hold time from PROCLK	1		1	
T31	A0 setup time to PROCLK	30		30	
T32	$\overline{\text{BHE}}$ setup time to PROCLK	15		15	
T33	$\overline{\text{BHE}}$ hold time from PROCLK	15		15	

Table 7-1. FE3001A TIMING PARAMETERS



SYMBOL	PARAMETER	16 MHz		20 MHz	
		MIN	MAX (NS)	MIN	MAX
T34	A0 hold time from PROCLK	15		15	
T35	\overline{ABHE} delay from PROCLK		28		26
T36	ADRO delay from PROCLK		29		26
T37	$\overline{EBHE}/\overline{EADRO}$ delay from PROCLK		30		30
T38	\overline{ONBRD} hold time from PROCLK	10		10	
T39	\overline{ONBRDL} delay from \overline{ONBRD}		30		23
T40	\overline{ONBRDL} delay from PROCLK		24		24
T41	CLK14 period	69		69	
T42	CLK14 low time	27		27	
T43	CLK14 high time	27		27	
T44	EADRO /PCLK rise/fall delay from CLK14 falling		29		29
T45	\overline{PCLK} rise/fall delay from CLK14 falling		33		33
T46	TMRCLK rise/fall delay from CLK14 falling		35		35
T47	CLKHS period	31		31	
T48	CLKHS high time	14		14	
T49	CLKHS low time	14		14	
T54	CLK287 rise/fall delay from CLKHS falling; CLK16 input tied to +5V		27		27
T55	CLK16 period	62		62	
T56	CLK16 high time	28		28	
T57	CLK16 low time	28		28	
T59	CLK287 rise/fall delay from CLK16 ; CLK16 toggling		27		27
T60	SYSCLK rise/fall delay from PROCLK; Low speed PROCLK selected		17		17
T61	SYSCLK rise/fall delay from PROCLK; High speed PROCLK selected		17		17
T62	DMACLK rise/fall delay from PROCLK; Divide by 2		37		37

Table 7-1. FE3001A TIMING PARAMETERS (Continued)



SYMBOL	PARAMETER	16 MHz		20 MHz	
		MIN	MAX(NS)	MIN	MAX
T63	DMACLK rise/fall delay from PROCLK; Divide by 4		37		37
T64	DMACLK rise/fall delay from PROCLK; Divide by 8		37		37
T65	M/ \overline{IO} setup time to $\overline{S0}$, $\overline{S1}$ falling edge	4		4	
T66	M/ \overline{IO} hold time from PROCLK (end of Ts)	15		15	
T67	DTR rise delay from PROCLK; read cycle		30		30
T68	SDTR rise delay from PROCLK		28		28
T69	SDTR fall delay from PROCLK		35		35
T70	PTYERR setup time to PROCLK	11		11	
T71	PTYERR hold time from PROCLK	4		4	
T72	$\overline{MEMCS16}$ hold time from PROCLK	17		17	
T73	$\overline{DEN0}$ low delay from PROCLK; read cycle		33		33
T74	$\overline{DEN1}$ low delay from PROCLK; read cycle		33		33
T75	$\overline{ZER0WS}$ setup time to PROCLK	24		24	
T76	$\overline{ZER0WS}$ hold time from PROCLK	0		0	
T77	$\overline{DEN0}$, $\overline{DEN1}$ low delay from \overline{ONBRD} high; write cycle		28		28
T78	$\overline{IOCS16}$ hold time from PROCLK	15		15	
T79	\overline{DLYWR} falling edge delay from PROCLK		13		13
T80	\overline{DLYWR} rising edge delay from PROCLK		25		25
T81	\overline{SDEN} falling edge delay from PROCLK		42		42
T82	\overline{SDEN} rising edge delay from PROCLK; \overline{YMEMR} , \overline{YMEMW} , or \overline{YIOR} active		47		47
T83	\overline{SDEN} rising edge delay from PROCLK; \overline{YIOW} active		47		47
T84	SCYCLE rising edge delay from PROCLK		17		17
T85	SCYCLE falling edge delay from PROCLK		22		22
T86	\overline{INTA} falling edge delay from PROCLK		25		25

Table 7-1. FE3001A TIMING PARAMETERS (Continued)



SYMBOL	PARAMETER	16 MHz		20 MHz	
		MIN	MAX (NS)	MIN	MAX
T87	$\overline{\text{INTA}}$ rising edge delay from PROCLK		25	25	
T88	ADR0 low delay from PROCLK; interrupt acknowledge cycle		21	21	
T89	$\overline{\text{DEN0}}$ low delay from PROCLK; interrupt acknowledge cycle		33	33	
T90	$\overline{\text{DEN0}}$ rise delay from PROCLK; interrupt acknowledge cycle		16	12	
T91	CPURES rising edge delay from PROCLK; shutdown cycle	5	17	5	14
T92	CPURES falling edge delay from PROCLK; shutdown cycle	5	17	5	14
T93	OUT1 to CLK14; asynchronous input	15		15	
T94	HOLDRQ rising edge delay from CLK14		46	46	
T95	HOLDRQ falling edge delay from CLK14		46	46	
T96	HLDA to CLK14; asynchronous input	26		26	
T97	$\overline{\text{REFRESH}}$ low delay from HLDA high		31	31	
T98	$\overline{\text{REFRESH}}$ output tri-state delay from CLK14		9	9	
T99	$\overline{\text{ERFSH}}$ falling edge delay from CLK14		43	43	
T100	$\overline{\text{ERFSH}}$ rising edge delay from CLK14		43	43	
T101	$\overline{\text{YMEMR}}$ falling edge delay from CLK14; refresh cycle		40	40	
T102	$\overline{\text{YMEMR}}$ rising edge delay from CLK14; refresh cycle		40	40	
T103	IOCHRDY setup time to CLK14	19			
T104	HRQ1 to CLK14; asynchronous input	18			
T105	HLDA1 rising edge delay from CLK14		43	43	
T106	HLDA1 high delay from HLDA high		30	30	
T107	HLDA1 falling edge delay from CLK14		43	43	
T108	BALE high delay from HLDA high		20	20	
T109	BALE low delay from HLDA low		20	20	

Table 7-1. FE3001A TIMING PARAMETERS (Continued)



SYMBOL	PARAMETER	16 MHz		20 MHz	
		MIN	MAX (NS)	MIN	MAX
T110	ACK high delay from HLDA high		21		21
T111	ACK high delay from $\overline{\text{MASTER}}$ high		19		19
T112	ACK low delay from HLDA low		21		21
T113	ACK low delay from $\overline{\text{MASTER}}$ low		19		19
T114	$\overline{\text{ONBRD}}$ setup before $\overline{\text{YIOR}}$ falls	9			
T115	$\overline{\text{ONBRD}}$ to $\overline{\text{ONBRDL}}$ delay; HLDA high		30		30
T116	HLDA high to ADR0 float delay		20		20
T117	HLDA low to ADR0 enable delay		20		20
T118	ADR0 input to $\overline{\text{ABHE}}$ output delay		19		19
T119	HLDA high to $\overline{\text{EBHE}}$ float delay		23		23
T120	HLDA low to $\overline{\text{EBHE}}$ enable delay		23		23
T121	AEN high to $\overline{\text{EBHE}}$ enable delay		23		23
T122	AEN low to $\overline{\text{EBHE}}$ float delay		22		22
T123	ADR0 input to $\overline{\text{EBHE}}$ output delay		28		28
T124	HLDA1 high to $\overline{\text{BHE}}$ enable delay		10		10
T125	HLDA1 low to $\overline{\text{BHE}}$ float delay		11		11
T126	$\overline{\text{EBHE}}$ to $\overline{\text{BHE}}$ delay		11		11
T127	HLDA high to $\overline{\text{YIOR}}$ float delay		21		21
T128	HLDA low to $\overline{\text{YIOR}}$ enable delay		23		23
T129	HLDA high to $\overline{\text{YMEMW}}$ float delay		21		21
T130	HLDA low to $\overline{\text{YMEMW}}$ enable delay		23		23
T131	$\overline{\text{YIOR}}$ low to $\overline{\text{DEN0}}$ low delay		25		25
T132	$\overline{\text{YIOR}}$ high to $\overline{\text{DEN0}}$ high delay		25		25
T 133	$\overline{\text{YIOR}}$ low to DTR low delay		23		23
T134	$\overline{\text{YIOR}}$ high to DTR high delay		23		23
T135	$\overline{\text{YIOR}}$ low to SDTR high delay		31		31
T136	$\overline{\text{YIOR}}$ high to SDTR low delay		31		31

Table 7-1. FE3001A TIMING PARAMETERS (Continued)



SYMBOL	PARAMETER	16 MHz		20 MHz	
		MIN	MAX (NS)	MIN	MAX
T137	$\overline{\text{ONBRD}}$ setup before DMACLK which causes YMEMR to go low	22		22	
T138	$\overline{\text{DMAMR}}$ setup time to DMACLK	16		16	
T139	$\overline{\text{YMEMR}}$ falling edge delay from DMACLK		15		15
T140	$\overline{\text{DMAMR}}$ high to $\overline{\text{YMEMR}}$ high delay		19		19
T141	$\overline{\text{DLYWR}}$ input low to $\overline{\text{YIOW}}$ output low		19		19
T142	$\overline{\text{DLYWR}}$ input high to $\overline{\text{YIOW}}$ output high		19		19
T143	$\overline{\text{YMEMR}}$ low to $\overline{\text{DEN1}}$ low delay		25		25
T144	$\overline{\text{YMEMR}}$ high to $\overline{\text{DEN1}}$ high delay		25		25
T145	$\overline{\text{YMEMR}}$ low to $\overline{\text{SDEN}}$ low delay		30		30
T146	$\overline{\text{YMEMR}}$ high to $\overline{\text{SDEN}}$ high delay		30		30
T147	AEN high to ADR0 enable delay; DACK2 high		25		25
T148	DACK2 low to ADR0 float delay		20		20
T149	AEN high to $\overline{\text{ABHE}}$ low delay; DACK2 high		27		27
T150	IOCHRDY setup time before DMACLK	15		15	
T151	$\overline{\text{YIOR}}$ low to DMARDY low delay		27		27
T152	$\overline{\text{DMAMR}}$ low to DMARDY low delay		27		27
T153	DMARDY rising edge delay from DMACLK		25		25
T156	$\overline{\text{EBHE}}$ to $\overline{\text{ABHE}}$ delay; master mode		22		22
T157	AEN low to ADR0 float delay; master mode		23		23
T158	AEN high to $\overline{\text{DLYWR}}$ float delay		20		20
T159	AEN low to $\overline{\text{DLYWR}}$ enable delay		21		21
T160	$\overline{\text{ONBRD}}$ setup time before memory command falls; master mode	18		18	
T161	ADR0 setup time before memory command falls; master mode	6		6	
T162	$\overline{\text{EBHE}}$ setup time before memory command falls; master mode	6		6	

Table 7-1. FE3001A TIMING PARAMETERS (Continued)



SYMBOL	PARAMETER	16 MHz		20 MHz	
		MIN	MAX (NS)	MIN	MAX
T163	DTR low delay from memory command low; master mode		23		23
T164	DTR high delay from memory command high; master mode		23		23
T165	$\overline{\text{DEN0}}$ low delay from memory command low; master mode		25		25
T166	$\overline{\text{DEN0}}$ high delay from memory command high; master mode		25		25
167	$\overline{\text{DEN1}}$ low delay from memory command low; master mode		25		25
T168	$\overline{\text{DEN1}}$ high delay from memory command high; master mode		25		25
T169	$\overline{\text{MEMCS16}}$ setup time before memory command falls; master mode, ADR0 high	10		10	
T170	SDTR low delay from memory command low; master mode, ADR0 high		31		31
T171	SDTR high delay from memory command high; master mode, ADR0 high		31		31
T172	$\overline{\text{SDEN}}$ low delay from memory command low; master mode, ADR0 high		30		30
T173	$\overline{\text{SDEN}}$ high delay from memory command high; master mode, ADR0 high		30		30
T174	ADR0 setup time before I/O command falls; master mode	5		5	
T175	SDTR low delay from I/O command low; master mode, ADR0 high		31		31
T176	SDTR high delay from I/O command high; master mode, ADR0 high		31		31
T177	$\overline{\text{SDEN}}$ low delay from I/O command low; master mode, ADR0 high		30		30
T178	$\overline{\text{SDEN}}$ high delay from I/O command high; master mode, ADR0 high		30		30
T179	$\overline{\text{IOCS16}}$ setup time before I/O command falls; master mode, ADR0 high	14		14	

Table 7-1. FE3001A TIMING PARAMETERS (Continued)



NOTES:

All delays with respect to PROCLK are with respect to the falling edge of PROCLK.

T22: $\overline{\text{ZEROWS}}$ SETUP TIME NOTES

The $\overline{\text{ZEROWS}}$ signal is sampled by the FE3001A in the middle of every CPU wait state during AT bus cycles. $\overline{\text{ZEROWS}}$ will terminate an AT bus cycle early when it is sampled after the minimum number of wait states programmed into R8 have occurred.

T25: $\overline{\text{MEMCS16}}$ SETUP TIME NOTES

$\overline{\text{MEMCS16}}$ is only examined during AT bus memory cycles. It must be valid before the earlier of either (1) the memory command strobe falls as programmed by R6, or (2) BALE falls as programmed by R0 and R1.


T26: $\overline{\text{IOCS16}}$ SETUP TIME NOTES

$\overline{\text{IOCS16}}$ is only examined during AT bus I/O cycles. It must be valid before the I/O command falls as programmed by R3.

T27: $\overline{\text{IOCHRDY}}$ SETUP TIME NOTES

$\overline{\text{IOCHRDY}}$ is sampled with the falling edge of PROCLK at the end of each CPU "t" state. It must be sampled low one full "t" state before a cycle would normally end in order to extend it.



**NOTE 1**

BALE

EBHE/EADRO

NOTE 2

BALE

EBHE/EADRO

NOTES:

- (1) R0 = 0; R1 = 1 (low speed BALE timing)
- (2) R0 = 1; R1 = 2 (16MHz BALE timing)
- (3) IOCHRDY is being used to add one wait state to this on-board cycle, which is otherwise programmed by R9 or R10 to be 0 wait states

Figure 7-1. CPU Cycle Timing for ALE, Byte Select, ONBRD and READY







Figure 7-2. Clock Timing (1 of 2)




**NOTES:**

- (1) Bit 2 of I/O Addr 63 set to 0 (low speed CPU clock)
- (2) Bit 2 of I/O Addr 63 set to 1 (high speed CPU clock)
- (3) SYSCLK low time extended when SYSCLK is low while ALE is high and the high speed CPU clock has been selected
- (4) Bit 2 of I/O Addr 63 set to 0 (low speed CPU clock) and Bit 3 set to 1 (high speed DMA)
- (5) I/O Addr 63 Bits 2 and 3 set to the same value; low speed CPU clock and low speed DMA, or high speed CPU clock and high speed DMA
- (6) Bit 2 of I/O Addr 63 set to 1 (high speed CPU clock) and Bit 3 set to 0 (low speed DMA)

Figure 7-3. CLOCK TIMING (2 of 2)






NOTES:

- (1) $\overline{DEN0}$, $\overline{DEN1}$, and \overline{SDEN} will remain high and \overline{SYSCLE} will remain low during on-board memory cycles
- (2) NOT USED by the FE3031 during on-board memory cycles; shown for reference only
- (3) PTYERR must be low when shown to prevent a parity NMI from being generated (if enabled)
PTYERR is sampled one PROCLK *after* the end of an on-board memory read

Figure 7-4. On-board Memory Cycle Timing




**NOTES:**

- (1) $\overline{\text{NPCS}}$ is high during these cycles
- (2) Setup/hold times referenced to PROCLK edge which is programmed by R6 to cause $\overline{\text{YMEMR}}$ or $\overline{\text{YMEMW}}$ to go low
- (3) R6 = 0; R7 = 1; R8 = 0; R0 = 0; R1 = 1


Figure 7-5. 16-Bit Memory Read Timing-Low Speed CPU Clock



**NOTES:**

- (1) $\overline{\text{NPCS}}$ is high during these cycles
- (2) $R6 = 0; R7 = 1; R8 = 0; R0 = 0; R1 = 1$
- (3) $\overline{\text{DEN0}}$ and $\overline{\text{DEN1}}$ go high one PROCLK cycle after the write command goes high. However, each will remain low for back to back write cycles when it is active in both cycles
- (4) The falling edge of $\overline{\text{DEN0}}$ or $\overline{\text{DEN1}}$ in a write cycle will be controlled by $\overline{\text{ONBRD}}$ if it goes high in the last half of the processor T_s state, or by PROCLK if ONBRD is high earlier


Figure 7-6. 16-Bit Memory Write Timing-Low Speed CPU Clock

**NOTES:**

- (1) R0 = 1; R1 = 2; R6 = 2; R7 = 4; $\overline{\text{NPCS}}$ is high during these cycles
- (2) Memory read cycle timing
- (3) Memory write cycle timing
- (4) The falling edge of $\overline{\text{DEN0}}$ or $\overline{\text{DEN1}}$ in a write cycle will be controlled by $\overline{\text{ONBRD}}$ if it goes high in the last half of the processor T_s state, or by $\overline{\text{PROCLK}}$ if $\overline{\text{ONBRD}}$ goes high earlier


Figure 7-7. 16-Bit Memory Timing for High Speed(16 MHz) CPU






**Figure 7-8. 16-Bit Memory Timing with ZEROWS Asserted
and High Speed (16 MHz) CPU**



**NOTES:**

- (1) $R0 = 0; R1 = 1; R3 = 1; R5 = 1$
- (2) $\overline{IOCS16}$ setup time is to the PROCLK which causes \overline{YIOR} or \overline{YIOW} to go low as programmed by R3. Hold time is from the end of the cycle
- (3) \overline{DLYWR} falling edge is one PROCLK later than \overline{YIOW} at low speed. \overline{DLYWR} rising edge is coincident with \overline{YIOW} rising edge

Figure 7-9. 16-Bit I/O Timing with Low Speed CPU Clock



NOTES:

- (1) $R_0 = 1$; $R_1 = 2$; $R_3 = 4$; $R_5 = 4$. \overline{NPCS} is high during these cycles
- (2) $\overline{IOCS16}$ setup time is referenced to the PROCLK which causes \overline{YIOR} or \overline{YIOW} to go low as programmed by R3. Hold time is from the cycle end
- (3) I/O read cycle timing
- (4) I/O write cycle timing
- (5) \overline{DLYWR} falling edge is one PROCLK later than \overline{YIOW} at low speed. \overline{DLYWR} rising edge is coincident with \overline{YIOW} rising edge

Figure 7-10. 16-Bit I/O Timing w/High Speed (16 MHz) CPU Clk






Figure 7-11. 8-Bit Cycle Timing for Low Speed CPU Clock --

Even Byte Access







Figure 7-12. 8-Bit Cycle Timing for Low Speed CPU Clock - -

Byte Access






- NOTES:**
- (1) $R0 = 0; R1 = 1; R3 = 1; R4 = 4$. \overline{NPCS} and \overline{ONBRD} are inactive. $\overline{IOCS16}$ is inactive during I/O cycles. $\overline{MEMCS16}$ is inactive during memory cycles
 - (2) Two additional wait states are not shown
 - (3) One additional wait state is not shown
 - (4) $\overline{COMMAND}$ means either \overline{YIOR} or \overline{YMEMR}

Figure 7-13. 8-Bit Cycle Timing for Low Speed CPU Clock - -

Word Read from Even Address






NOTES:

- (1) $R0 = 0; R1 = 1; R3 = 1; R4 = 4$. \overline{NPCS} and \overline{ONBRD} are inactive. $\overline{IOCS16}$ is inactive during I/O cycles. $\overline{MEMCS16}$ is inactive during memory cycles
- (2) Two additional wait states are not shown
- (3) One additional wait state is not shown
- (4) $\overline{COMMAND}$ means either \overline{YIOW} or \overline{YMEMW}
- (5) \overline{SDEN} low time extended one PROCLK for I/O write cycles

Figure 7-14. 8-Bit Cycle Timing for Low Speed CPU Clock --


Word Write to Even Address



**NOTES:**

- (1) R3 = 1; R4 = 4
- (2) Two additional processor T states not shown
- (3) 80286 floats these lines during interrupt acknowledge cycles
- (4) Because $\overline{A0}$ is floating, the state of \overline{ADRO} is unknown from the rising edge of \overline{ALE} until \overline{INTA} falls, when \overline{ADRO} is forced low
- (5) Because \overline{BHE} is floating, the state of \overline{ABHE} (and \overline{EBHE}) is unknown
- (6) $\overline{DEN0}$ is forced low when \overline{INTA} falls. It could have gone low at the end of T_s depending on the state of \overline{ADRO}
- (7) The state of $\overline{DEN1}$ follows \overline{ABHE} and therefore cannot be determined

Figure 7-15. Interrupt Acknowledge Cycle-Low Speed CPU Clock




NOTES:

- (1) The width of CPURES will be four DMACK periods
- (2) DMACK is shown as it would be for high speed DMA and a high speed CPU clock or for low speed DMA and a low speed CPU clock. Refer to Figure 8. Note that the phase of DMACK with respect to T_s is uncertain.
- (3) CPURES will be asserted on the first PROCLK edge which begins a T state, after an internal divide by 4 of DMACK makes a low to high transition. The phase of this internal signal is impossible to determine, although it changes on the rising edge of DMACK. CPURES is shown going active here as early as possible. It could be delayed up to three more DMACK periods


Figure 7-16. Shutdown Cycle Timing



**NOTES:**


- (1) Cycle shown with one wait state (one EADR0/PCLK period) inserted
- (2) OUT1, HLDA, and IOCHRDY are asynchronous inputs. Setup times are shown only to guarantee recognition at a particular edge of EADR0/PCLK
- (3) The falling edge of $\overline{\text{REFRESH}}$ is combinatorially generated from HLDA. The rising edge is controlled by the FE3001A
- (4) HRQ1 and HLDA1 are not active

Figure 7-17. Refresh Cycle Timing

**NOTES:**


- (1) No refresh cycle is pending
- (2) HRQ1 is an asynchronous input. Setup time is shown only to guarantee recognition at a particular EADR0/PCLK edge
- (3) HLDA1 rising edge will be controlled by the later of the EADR0/PCLK edge shown or HLDA
- (4) ACK will follow the dashed lines shown only when $\overline{\text{MASTER}}$ is asserted
- (5) Applicable for Bus Master cycles only

Figure 7-18. Basic HOLD/HDLA-DMA & Master Mode Transfers

**NOTES:**

- (1) No refresh cycles are pending
- (2) ONBRDL follow ONBRD when HLDA is high
- (3) The FE3010 drives these signals when AEN is high
- (4) The FE3001A tri-states EBHE when HLDA goes high, but drives it again when AEN is high. It is the inversion of ADRO
- (5) BHE is driven by the FE3001A when HLDA1 is high. It follows EBHE
- (6) ABHE is the inversion of ADRO while HLDA is high (8-Bit DMA)
- (7) DEN1 and SDEN remain high during 8-Bit, even byte transfers
- (8) The FE3001A tri-states DLYWR when AEN is high

Figure 7-19. DMA Transfer: 8-Bit, I/O to On-board Memory**Even Byte, with no Added Wait States**




NOTES:

- (1) No refresh cycles are pending
- (2) The FE3010 drives these signals when AEN is high
- (3) The FE3001A tri-states \overline{EBHE} when HLDA goes high, but drives it again when AEN is high
- (4) The FE3001A tri-states \overline{DLYWR} when AEN is high
- (5) \overline{ABHE} is the inversion of ADR0 when HLDA is high
- (6) \overline{BHE} is driven by the FE3001A when HLDA1 is high. It follows \overline{EBHE}
- (7) $\overline{DEN0}$ and \overline{DTR} remain high and \overline{SDTR} remains low during this cycle

**Figure 7-20. DMA Transfer: 8-Bit, On-board Memory to I/O,
Byte, with No Added Wait States**






NOTES:

- (1) No refresh cycles are pending
- (2) $\overline{ADR0}$ is tri-stated when HLDA goes high, then driven again when both DACK2 and AEN are high (16-Bit DMA)
- (3) \overline{EBHE} is tri-stated when HLDA goes high, then driven again when AEN is high
- (4) \overline{ABHE} is set low when HLDA, DACK2, and AEN are high
- (5) \overline{BHE} is driven by the FE3001A when HLDA1 is high. It follows \overline{EBHE}
- (6) The FE3010B drives these signals when AEN is high
- (7) SDEN is high and SDTR is the inversion of DTR for this cycle
- (8) DMARDY would follow the dashed line shown for any DMA cycle where IOCHRDY is not driven low (default timing)
- (9) \overline{DMAMR} , \overline{DLYWR} , \overline{YMEMR} , and \overline{YIOW} timing is the same as for an 8-Bit I/O to memory cycle
- (10) DMARDY is driven low by \overline{DMAMR} in a Memory to I/O DMA cycle

Figure 7-21. DMA Transfer: 16-Bit, I/O to On-board Memory

Wait State Added






NOTES:

- (1) $\overline{\text{YMEMR}}$ is an asynchronous signal during DMA or MASTER cycles. Setup time is shown for recognition, at a particular edge of PROCLK
- (2) PTYERR will be sampled at the first falling edge of PROCLK after $\overline{\text{YMEMR}}$ goes high

Figure 7-22. Parity Error Timing-DMA or Master Mode Transfer



**NOTES:**

- (1) No refresh cycles are pending
- (2) \overline{EBHE} is driven by the FE3001A when HLDA is low or AEN is high. It is driven by a Bus Master when MASTER is low
- (3) \overline{BHE} is driven by the FE3001A when HLDA1 is high. \overline{BHE} will follow \overline{EBHE} during Master mode
- (4) \overline{ABHE} follows \overline{EBHE} during Master mode
- (5) $\overline{ADR0}$ is driven by the FE3001A when HLDA is low. It will also be driven by the FE3001A when AEN

Figure 7-23. Basic Master Mode Transfer Timing





Figure 7-24. Master Mode Transfer Timing: On-board Memory

Read/Write




**NOTES:**

- (1) $\overline{\text{MASTER}}$ is low during these cycles
- (2) $\overline{\text{SDTR}}$ follows $\overline{\text{YMEMW}}$ when $\overline{\text{MASTER}}$ is low
- (3) $\overline{\text{SDEN}}$ follows $\overline{\text{YMEMR}}$ or $\overline{\text{YMEMW}}$ when $\overline{\text{ADR0}}$, $\overline{\text{MEMCS16}}$, and $\overline{\text{ONBRD}}$ are high
- (4) $\overline{\text{DEN0}}$ and $\overline{\text{DEN1}}$ will stay high during these cycles because $\overline{\text{ONBRD}}$ is high

Figure 7-25. Master Mode Timing: Off-Board Memory Read/Write




**NOTES:**

- (1) $\overline{\text{MASTER}}$ is low during these cycles
- (2) SDTR follows $\overline{\text{YIOW}}$
- (3) SDEN follows $\overline{\text{YIOR}}$ or $\overline{\text{YIOW}}$ when ADR0 and $\overline{\text{IOCS16}}$ are high. $\overline{\text{ONBRD}}$ does not affect SDEN for I/O cycles
- (4) $\overline{\text{DEN0}}$ and $\overline{\text{DEN1}}$ will stay high during I/O cycles

Figure 7-26. Master Mode Timing: Off-Board I/O Read/Write



FE3010 84-Pin Plastic Chip Carrier (J-bend Leads)



1. Mating Socket. Burndy part number Q1LE84P10

3010JLED RVA 12/13/86

Figure 7-27. 84-Pin PLCC Packaging Diagram



APPENDIX A**FE3001A RECOMMENDED BUS CYCLE PROGRAMMING**

The following tables give recommended values for programming bus timing registers R0-R8 (see Figure 5 and Table 3). These tables address only AT bus timing parameters, as on-board timing is very application specific. Values are provided for 6.25, 8, 12.5 and 16 MHz system clock speeds. The recommended values in these tables are based on emulating an 8 MHz IBM PC/AT Expansion Bus. Two issues that may affect these recommended values are listed below. Consult application notes for additional details.

(1) If the sum of R0 and R1 is 3 or greater, then an internal BALE logic error in first production FE3001A parts may cause BALE to remain high from a previous on-board cycle and fall one PROCLK cycle too early. Widening BALE by one clock accounts for this.

(2) Some adapter boards decode the SA0-SA19 address lines to generate MEMCS16, a dangerous practice. However, widening BALE and delaying the commands relative to an 8 MHz AT provides relaxed MEMCS16 setup time, which is needed for some of these boards to function reliably.

When preparing to select a new CPU clock speed, it is important to setup the FE3001A registers in a particular order so that BALE and commands do not become too short during the programming process. The recommended programming order for selecting high speed or low speed CPU clocks are given below:

Selecting High Speed CPU Clock:

R5, R6, R7, R8, R9, R10, R12, R4, R3, R1, R0

Selecting Low Speed CPU Clock:

R5, R6, R7, R8, R9, R10, R12, R0, R1, R3, R4



A.1 6.25 MHz SYSTEM CLOCK SPEED

REGISTER	FUNCTION	VALUE
R0	BALE delay from ALE leading edge	0
R1	BALE width	3
R3	8-bit memory, 8/16-bit I/O - command delay	3
R4	8-bit memory or I/O cycle - wait states	5
R5	16-bit I/O cycle - wait states	2
R6	16-bit memory cycle - command delay	2
R7	16-bit memory cycle - wait states	2
R8	Minimum number of wait states when ZEROWS is asserted	1

A.2 8 MHz SYSTEM CLOCK SPEED

REGISTER	FUNCTION	VALUE
R0	BALE delay from ALE leading edge	0
R1	BALE width	3
R3	8-bit memory, 8/16-bit I/O - command delay	3
R4	8-bit memory or I/O cycle - wait states	5
R5	16-bit I/O cycle - wait states	2
R6	16-bit memory cycle - command delay	2
R7	16-bit memory cycle - wait states	2
R8	Minimum number of wait states when ZEROWS is asserted	1



A.3 12.5 and 16 MHz SYSTEM CLOCK SPEED

REGISTER	FUNCTION	VALUE
R0	BALE delay from ALE leading edge	1
R1	BALE width	6
R3	8-bit memory, 8/16-bit I/O - command delay	7
R4	8-bit memory or I/O cycle - wait states	12
R5	16-bit I/O cycle - wait states	6
R6	16-bit memory cycle - command delay	6
R7	16-bit memory cycle - wait states	6
R8	Minimum number of wait states when ZEROWS is asserted	4

A.4 20 MHz SYSTEM CLOCK SPEED

REGISTER	FUNCTION	VALUE
R0	BALE delay from ALE leading edge	2
R1	BALE width	5
R3	8-bit memory, 8/16-bit I/O - command delay	9
R4	8-bit memory or I/O cycle - wait states	15
R5	16-bit I/O cycle - wait states	8
R6	16-bit memory cycle - command delay	6
R7	16-bit memory cycle - wait states	8
R8	Minimum number of wait states when ZEROWS is asserted	5

