


REF. DESIG.	PART NO. REQ.	DESCRIPTION
	409973	BOARD, ETCHED
J105	416504	JACK, 6 POS. MOD.
J104	416505	CONNECTOR, 9 POS. D
J103	416506	CONNECTOR, 25 POS. D
J102	416507	CONNECTOR, 25 POS. D
J101	407721	CONNECTOR
	416503	ASSEMBLY, CABLE
C1-C14	325034	CAPACITOR, .120pf
C16	325034	CAPACITOR, .120pf
C19-C51	325034	CAPACITOR, .120pf
L1-L28	416508	BEAD, FERRITE
L31-L32	416508	BEAD, FERRITE
L37-L402	416508	BEAD, FERRITE
	430756	POST
	110743	WASHER
	151880	NUT
F1-F4	418274	AXIAL PCB FUSE, 5A

NOTE: MANUFACTURE PER MR2001 AND MR2029 GROUP 1



REVISIONS					
CUSTOMER REQUEST	DATE	VERSION	ASSOCIATED DATE	DRAWING FILE	COMPARISON DATE
1	A	—	1	9-9-83	28057R
2	A	—	2	1-17-84	2759H
3	A	—	3	4-12-85	27979-1

REVISIONS					
CUSTOMER REQUEST	DATE	VERSION	ASSOCIATED DATE	DRAWING FILE	COMPARISON DATE
1	A	—	1	9-9-83	28057R
2	A	—	2	1-17-84	2759H
3	A	—	3	4-12-85	27979-1

CIRCUIT CARD
MC
I/O FILTER CARD

APPROVALS

PROJ. SUPV. <i>[Signature]</i>	PROJ. DIR. <i>[Signature]</i>	MF3 REL. COMPL.
ENGR. ARB	DSGMR. ARB	
DRAWN. JJT	DATE 6-21-83	

E - NUMBER
SO - CD NO. 4973
R & D FILE NO. 3-A185.234A

TELETYPE CORPORATION
410973

SHEET INDEX

CONTENTS	SHEET NO.	ISSUE NO.																								SHEET NO.	
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24		25
SHEET INDEX	A1	1	2	3																							A1
FS-1 - I/O FILTER CARD	B1	1	2	3																							B1

SUPPORTING INFORMATION	
CATEGORY	NO.

USE OF SHEET INDEX

WHEN CHANGES ARE MADE IN THIS DRAWING:


- ONLY CHANGED SHEETS WILL BE REISSUED. (INCLUDING SHEET 1)
- UNCHANGED SHEETS RETAIN EXISTING ISSUE NUMBER.

THE LAST COMPLETED COLUMN ON THE SHEET INDEX INDICATES THE LATEST ISSUE PER SHEET.

REVISIONS		
ISSUE	DATE	AUTH. NO.
1	8-17-83	28057 R
2	1-17-84	27591
3	11-27-84	27979-1

HISTORY NOTES

- 101. J103 PIN 4 CONNECTED TO J103 PIN 20 AT ASSEMBLY ISSUE 2. THIS PROVIDES CONTROL OF THE RTS SIGNAL VIA THE DTR SIGNAL.
- 102. AT ASSEMBLY ISSUE 3A, IT IS NO LONGER NECESSARY TO GREEN WIRE THE CONNECTION FROM J103 PIN 4 TO J103 PIN 20 AS MENTIONED IN HISTORY NOTE 101. THAT CONNECTION HAS BEEN INCORPORATED INTO THE NEW 409973 ARTWORK.
- 103. THE FOLLOWING FILTER NETWORKS IN THE EIA I/O - J103 CONNECTOR WERE REMOVED AT ASSEMBLY ISSUE 3A.



- 104. FUSES F1-F4 WERE ADDED AT ASSEMBLY ISSUE 3A, FERRITE BEADS L29, L30, L33, L34, L35, L36 AND CAPACITORS C15, C17 AND C18 WERE ELIMINATED AT ASSEMBLY ISSUE 3A.








410973
I/O FILTER CARD

APPROVALS		
PROJ. SUPV.	PROJ. ENGR.	MFG. REL. COMPL.
[Signature]	[Signature]	[Signature]
ENGR. ARB	OSGMR. ARB	
DRN. JJT	DATE 6-23-83	
R & D FILE 3-A185.234A		
S-NUMBER		



4973SD-A1

I/O FILTER CARD




* ALL OF THE INDUCTIVE FILTERS (L1-L102) ARE FERRITE BEADS MOUNTED TO WIRE LEADS. THE IMPEDANCE OF EACH OF THESE FERRITE BEADS WILL BE:

- @ DC (0Hz) = 0 Ω
- @ 10 MHz = 39 Ω min.
- @ 100MHz = 80 Ω min.

NOTE: MANUFACTURE PER MR2001 AND MR2029 GROUP 4

SHEET 2		REVISIONS			
REV.	DATE	BY	REASON	APPROVED	
1	6-29-84	JLO	INITIAL DESIGN	28734R	
2	11-28-84	JLO	REVISED	23497	
3	2-18-85	JLO	REVISED	28205	
4	2-18-85	JLO	REVISED	29390	



SEE EQUIPMENT NOTE 102 FOR EXACT LOCATION OF CR7 AND CR8

407715 CONNECTOR W/340158 RIVET (2 PLS)

SEE EQUIPMENT NOTE 102 FOR EXACT LOCATION OF CR9 AND CR10

405037 CONNECTOR W/405184 PINS IN POSITIONS 1,2,3,4,6

401624 CONNECTOR W/341644 PINS (9 PLS)

452179 LABEL AFFIXED TO BOARD UNDER BATTERY.

409472 FETCHED CIRCUIT BOARD

412418 SOCKET (8 PLS)

MC
CIRCUIT CARD
TERMINAL LOGIC
CARD ASSEMBLY

APPROVALS		
PROJ. SUPV. JLO	PROJ. DIR. JLO	WFR. REL. COMPL. JLO
ENGR. DCZ	DRGMR.	
DRWN JLO	DATE 4-23-84	
E - NUMBER 410128		
SD - CD NO. 4972		
R & D FILE NO. 3-A185.231A		

TELETYPE CORPORATION
410128 (1 OF 2)

SIMILAR TO:
TC661-0579

REF. DESIG.	PART NO. REQ.	DESCRIPTION	REF. DESIG.	PART NO. REQ.	DESCRIPTION	REF. DESIG.	PART NO. REQ.	DESCRIPTION
MLA2	474161	IC, 4-BIT SYNC COUNTER	MLH8-H8		SAME AS MLH8	R7	411211	RESISTOR 51K
MLA5-44		SAME AS MLA2	MLH10-13		SAME AS MLH8	R8	411242	RESISTOR 10K
MLA11	404381	IC, DIART				R9-10		SAME AS R8
MLA12	474032	IC, QUAD 2-INPUT OR	MLH14	NOTE 105	IC, EPROM 8K X 8	R11	411238	RESISTOR 500K
MLA13	411405	IC, OSC, 32.77924 MHz	MLH15	NOTE 105	IC, EPROM 8K X 8	R12		SAME AS R3
MLA15	374026	IC, QUAD 2-INPUT NOR	MLJ1	374109	IC, DUAL JK FLIP FLOP			
MLB3-64		SAME AS MLA2	MLJ2		SAME AS MLJ1	BAT 1	406099	BATTERY, 3.6V NICA0
MLB6	335529	IC, EIA LINE RECEIVER	MLJ5-18		SAME AS MLH8	X1	416511	CRYSTAL, 3.6864 MHz
MLB8	335528	IC, EIA LINE DRIVER				C1	337334	CAPACITOR 6.8uF
MLB9	474000	IC, QUAD 2-INPUT NAND				C2	405324	CAPACITOR .1uF
MLB12	374020	IC, DUAL 4-INPUT NAND	MLJ9		SAME AS MLG9	C3-6	335800	CAPACITOR 330uF
MLB13	NOTE 104	IC, CLOCK OSC, 28.8 MHz						
MLB15	NOTE 104	IC, BELLMAC 32A	MLJ10-13		SAME AS MLH8	C7	335803	CAPACITOR 220uF
MLC2	474109	IC, JK FLIP FLOP				C8-10	346729	CAPACITOR 1200uF
MLC3	416512	IC, VERT. ROM, 512 X 8						
MLC4	416513	IC, HORIZ. ROM 512 X 8						
MLC5	474374	IC, OCTAL D FLIP FLOP						
MLC6	416531	IC, MOUSE PAL						
MLC7	474569	IC, COUNTER						
MLC8		SAME AS MLC7						
MLC9		SAME AS MLC6						
MLC10	474021	IC, DUAL 4-INPUT NAND						
MLC11	474002	IC, QUAD 2-INPUT NOR						
MLC12	474138	IC, 3 TO 8 DECODER	MLK1		SAME AS MLJ1			
MLC13	339353	IC, 4 BIT COUNTER	MLK2		SAME AS MLK1			
MLD2-03		SAME AS MLC5	MLK3		SAME AS MLK1			
MLD4-05		SAME AS MLC7	MLK5-10		SAME AS MLH8			
MLD6	474244	IC, OCTAL BUFFER						
MLD7		SAME AS MLD6						
MLD8	474243	IC, TRANSDUCER	MLK9		SAME AS MLG9			
MLD9	374244	IC, OCTAL BUFFER, FAST	MLK10-13		SAME AS MLH8			
MLD11		SAME AS MLC10						
MLD12		SAME AS MLD6						
MLD13	404196	IC, 4 BIT SHIFT REGISTER						
MLE1	374002	IC, QUAD 2-INPUT NOR						
MLE2-E5		SAME AS MLA2	MLK14	NOTE 105	IC, EPROM 8K X 8			
			MLK15	NOTE 105	IC, EPROM 8K X 8			
			MLL2	374161	IC, 4 BIT COUNTER			
			MLL3		SAME AS MLD13			
MLE6	474253	IC, 4 TO 1 MULTIPLEXER	MLL5-L8		SAME AS MLH8			
MLE7		SAME AS MLE6						
MLE8	474004	IC, HEX INVERTER						
MLE9		SAME AS MLA2						
MLF1	374032	IC, QUAD 2-INPUT OR						
MLF2	339168	IC, 8 BIT SHIFT REGISTER						
MLF3-F5		SAME AS MLF2						
MLF6-F9		SAME AS MLE8						
MLF14	374257	IC, MULTIPLEXER						
MLF15		SAME AS MLF14						
MLG1	474008	IC, QUAD 2-INPUT AND						
MLG2-G5		SAME AS MLC5						
MLG6-G8		SAME AS MLD9						
MLG9	474373	IC, TRANSPARENT LATCH						
MLG13	404417	IC, 2KX8 STAT CHOS RAM						
MLG14	NOTE 105	IC, EPROM 8K X 8						
MLG15	NOTE 105	IC, EPROM 8K X 8						
MLH1		SAME AS MLC2						
MLH2	374000	IC, QUAD 2-INPUT NAND						
MLH3	474010	IC, TRIPLE 3-INPUT NAND						
MLH5	404256	IC, 256K RAM MEMORY						

EQUIPMENT NOTES

- THE SMALL CIRCLES WITHIN THE COMPONENT OUTLINE ON THE SILK SCREEN INDICATE PIN 1 OF ALL IC'S OR, THE POSITIVE LEAD ON POLARIZED DISCRETE COMPONENTS.
- THE I/O FILTER CARD MUST HAVE FOUR DIODES TO PROTECT MLC8 & MLC9 FROM ELECTRO-STATIC DISCHARGE. THE ANODES ARE CONNECTED TO X0, X1, Y0, Y1 AND THE CATHODES ARE CONNECTED TO +5 VOLTS.
- THE 410128 CARD IS THE SAME AS THE 410972 CARD EXCEPT FOR THE DYNAMIC RAM AND THEIR SOCKETS. 4972SD AND 4972CD REFER TO BOTH 410128 AND 410972.
- THE 410128 MAY BE EQUIPPED WITH ONE OF TWO DIFFERENT PROCESSORS:
 404132 PROCESSOR:
 MLB13-416514 IC CLOCK OSCILLATOR 28.8 MHz;
 MLB15-404132 IC BELLMAC 32A CPU
 410962 PROCESSOR:
 MLB13-NO PART
 MLB15-410962 IC BELLMAC 32B CPU CARD ASM.
- NOTE THE FIRMWARE VERSION MUST BE COMPATIBLE WITH THE PROCESSOR USED ON THE CARD. SEE NOTE 104.

VERSION	COMPATIBLE	MLG14	MLG15	MLH14	MLH15	MLK14	MLK15	MLL14	MLL15	OS1 C-CORR C-CLOSED 1 2 3 4 5 6 7 8
8.7.1	32A CPU	416523	416524	416525	416526	416527	416528	416529	416530	00000000
8.7.2	32A CPU	416666	416667	416668	416669	416670	416671	416672	416673	00000000
8.7.3	32A CPU	416904	416905	416906	416907	416908	416909	416910	416911	00000000
8.7.3	32A CPU	416955	416956	416957	416958	416959	416960	416961	416962	00000000
8.7.3	32A/32B CPU	456780	456781	456782	456783	456784	456785	456786	456787	00000000

CUSTOMER IDENTIFICATION		DATE	VERSION	ASSOCIATED NOTE	DRAWING ISSUE	COMPLIANCE DATE	AUTH. NO.
I	A				1	6-25-84	28734R
					2		
					3		
					4		

CIRCUIT CARD
 TERMINAL LOGIC
 CARD ASSEMBLY

APPROVALS

PROJ. SUPV	PROJ. ENR.	MFG. REL. COMPL.
<i>[Signature]</i>	<i>[Signature]</i>	
ENGR. DCZ	DSGR.	
DRAWN	DATE 4-25-84	
E-NUMBER 410128		
SO-CO NO. 4972		
R & D FILE NO. 3-A185-234A		

TELETYPE CORPORATION

410128 (2 of 2)

0

SHEET INDEX

CONTENTS	SHEET NO.	ISSUE NO.																												SHEET NO.	
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28		
SHEET INDEX	A1	1	2	3	4																										A1
FS-1 BELLMAC 32 PROCESSOR	B1	1	2	2	2																									B1	
FS-2 DRAM BYTE #	B2	1	1	1	1																									B2	
FS-3 DRAM BYTE 1	B3	1	1	1	1																									B3	
FS-4 DRAM BYTE 2	B4	1	1	1	1																									B4	
FS-5 DRAM BYTE 3	B5	1	1	1	1																									B5	
FS-6 MEMORY ARBITER	B6	1	2	3	3																									B6	
FS-7 DISPLAY TIMING	B7	1	1	1	1																									B7	
FS-8 DISPLAY ADDRESS	B8	1	1	1	1																									B8	
FS-9 VICEO TIMING & SHIFT REGISTERS	B9	1	1	1	1																									B9	
FS-10 MOUSE DECODING	B10	1	2	2	3																									B10	
FS-11 KEYBOARD & EIA INTERFACES	B11	1	1	1	1																									B11	
FS-12 EPROM & SELECT LOGIC	B12	1	2	2	2																									B12	
FS-13 PARALLEL INTERFACE	B13	1	1	1	1																									B13	
FS-14 NON-VOLATILE MEMORY	B14	1	1	1	1																									B14	
FS-15 POWER DISTRIBUTION	B15	1	1	1	1																									B15	
FS-16 SPARE FUNCTIONS	B16	1	1	1	1																									B16	
INFORMATION & SCHEMATIC NOTES	D1	1	1	1	1																									D1	
INFORMATION & SCHEMATIC NOTES	D2	1	2	2	2																									D2	
PROCESSOR TIMING 404132 (32A)	E1	1	2	2	2																									E1	
DYNAMIC RAM TIMING	E2	1	1	1	1																									E2	
MOUSE TIMING	E3	1	1	1	1																									E3	
DISPLAY TIMING	E4	1	1	1	1																									E4	
VICEO TIMING	E5	1	1	1	1																									E5	
PROCESSOR TIMING 410862 (32B)	E6	1	1	1	1																									E6	
BD-1 BLOCK DIAGRAM	H1	1	1	1	1																									H1	

SUPPORTING INFORMATION

CATEGORY	NO.
ASSEMBLY DRAWING	410972
SCHEMATIC DIAGRAM	4973SD
CIRCUIT DESCRIPTION	4972CD
ASSEMBLY DRAWING	410862
SCHEMATIC DIAGRAM	4862SD
CIRCUIT DESCRIPTION	4862CD
ASSEMBLY DRAWING	410128

SHEET INDEX NOTES

1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
2. THIS SHEET INDEX WILL BE REISSUED AND UPDATED EACH TIME ANY SHEET OF THE DRAWING IS REISSUED OR A NEW SHEET IS ADDED.
3. THE LAST COMPLETED COLUMN INDICATES THE LATEST ISSUE NUMBER OF THE SHEET INDEX.
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NO.
5. ISSUE DATES WILL BE SHOWN ON THE SHEET INDEX ONLY.


REVISIONS		
ISSUE	DATE	AUTH. NO.
2	9-5-84	28110
3	10-8-84	28107
4	11-26-84	28497

APPROVALS		
PROJ. SUPV.	PROJ. DIV.	MFG. REL. COMPL.
ENGR. ARB	DSGN. ARB	
DRN. JLC	DATE 6-7-84	
R & D FILE 3-A185.234A		
S-NUMBER 627195		



4972SD-AI

FS-1 BELLMAC 32 PROCESSOR



1286, 5A3, 5B5, 10B4, 11D3, 13B3	MD001	225	MD001
1286, 5A4, 5B5, 10B4, 11D3, 13B3	MD011	122	MD011
1286, 5C4, 5C5, 10C4, 11C3, 13B3	MD021	125	MD021
1286, 5B3, 5C5, 10C4, 11C3, 13B3	MD031	229	MD031
1286, 504, 5C5, 10C4, 11C3, 13A3	MD041	130	MD041
1286, 5D3, 5C5, 10C4, 11C3, 13A3	MD051	221	MD051
1286, 5E4, 5C5, 10C4, 11C3, 13A3	MD061	233	MD061
1286, 5E3, 5C5, 10C4, 11C3, 13A3	MD071	134	MD071
4A3, 4B6, 10E4, 12B5, 14B5	MD081	152	MD081
4A4, 4B6, 10E4, 12B5, 14B5	MD091	251	MD091
4B4, 4B6, 10E4, 12B5, 14B5	MD101	149	MD101
4B3, 4B6, 10E4, 12B5, 14B5	MD111	247	MD111
4C6, 4D4, 12B5, 14B5	MD121	239	MD121
4C3, 4C6, 12B5, 14B5	MD131	140	MD131
4C6, 4E4, 12B5, 14B5	MD141	245	MD141
4C6, 4E3, 12B5, 14B5	MD151	144	MD151
12B4, 3A3, 3B5, 8E3, 10B2	MD161	128	MD161
12B4, 3A4, 3B5, 8E3, 10B2	MD171	231	MD171
12B4, 3B4, 3C5, 8E3, 10C2	MD181	132	MD181
12B4, 3B3, 3C5, 8E3, 10C2	MD191	235	MD191
12B4, 3D4, 3C5, 8D3, 10C2	MD201	227	MD201
12B4, 3E4, 3C5, 8D3, 10D2	MD211	124	MD211
12B4, 3E3, 3C5, 8D3, 10D2	MD221	223	MD221
12B3, 2A4, 2B7, 8C3, 10E2	MD231	120	MD231
12B3, 2A5, 2B7, 8C3, 10E2	MD241	138	MD241
12B3, 2B5, 2B7, 8C3, 10E2	MD251	241	MD251
12B3, 2B4, 2C7, 8C3, 10E2	MD261	253	MD261
12B3, 2D5, 2C7, 8B3	MD271	142	MD271
12B3, 2D4, 2C7, 8B3	MD281	245	MD281
12B3, 2E5, 2C7, 8B3	MD291	146	MD291
12B3, 2E4, 2C7, 8B3	MD301	249	MD301
6E2, 6C5, 11B2, 13C3, 14B3	MD311	150	MD311


REFER TO NOTE 204 OF 4972SD-02

5620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS
4972SD-B1

FS-3 DRAM BYTE 1

ISSUE
1




5620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-B3

FS-4 DRAM BYTE 2

ISSUE
1




5620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-B4

FS-5 DRAM BYTE 3

ISSUE
1




5620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-B5

FS-7 DISPLAY TIMING

ISSUE
1




902 4MI

5620 DOT MAPPED DISPLAY TERMINAL LOGIC CARD	TELETYPE CORPORATION SKOKIE, ILLINOIS
4972SD-B7	

FS-8 DISPLAY ADDRESS


ISSUE
1



5620 DOT MAPPED DISPLAY TERMINAL LOGIC CARD	TELETYPE CORPORATION SKOKIE, ILLINOIS 4972SD-B8
---	--

FS-9 VIDEO TIMING & SHIFT REGISTERS

ISSUE
1




5620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-B9


FS-10 MOUSE DECODING

ISSUE
1
2
3





FS-II KEYBOARD & EIA INTERFACES

ISSUE
1



FS-12 EPROM AND SELECT LOGIC

ISSUE
1
2



PROGRAMMING OF OS1				
MEMORY TYPE				
SWITCH POS NO.	BK RAM	BK ROM	16K ROM	32K ROM
1	C	O	O	J
2	O	C	O	O
3	O	O	C	O
4	O	O	O	C
5	O	C	C	O
6	O	O	O	C
8	C	C	O	O

C = CLOSED / O = OPEN


5620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-B12

FS-13 PARALLEL INTERFACE

ISSUE
1




9620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-B13


FS-14 NON VOLATILE MEMORY

ISSUE
1



5620 DOT MAPPED DISPLAY TERMINAL LOGIC CARD	TELETYPE CORPORATION SKOKIE, ILLINOIS
4972SD-B14	






















FS-15 POWER DISTRIBUTION



ISSUE
I

FS-16 SPARE FUNCTIONS

ISSUE
1





A
B
C
D
E

A
B
C
D
E

INFORMATION NOTES

- 101. ALL VOLTAGES ARE DC UNLESS OTHERWISE SPECIFIED.
- 102. ALL RESISTANCE VALUES IN OHMS AND 1/4 WATT UNLESS OTHERWISE SPECIFIED.
- 103. ALL CAPACITANCE VALUES IN MICROFARADS UNLESS OTHERWISE SPECIFIED.
- 104. REFER TO 410972 TERMINAL LOGIC CARD ASSEMBLY DRAWING FOR COMPONENT LOCATIONS.
- 105. SUPPLY VOLTAGES FOR DUAL-IN-LINE INTEGRATED CIRCUIT PACKAGES:




GROUND PINS:

1, 2, 3	69, 70, 71
5, 6, 7	65, 66, 67
9, 10, 11	61, 62, 63
13, 14, 15	57, 58, 59
17, 18, 19	53, 54, 55
21, 22, 23	49, 50, 51
25, 26, 27	45, 46, 47
29, 30, 31	41, 42, 43
33, 34, 35	37, 38, 39


+5V PINS

4	72
8	68
12	64
	60
28	56
29	52
32	48
36	44
	40

106. OPTION STRAPS




107. SHEET COORDINATE LOCATION LEGEND




108. CIRCUIT ELEMENT NOTATION

- ML = INTEGRATED CIRCUIT(S)
 - OS = OPTION SWITCH
 - RP = RESISTOR PACK
 - CR = DIODE
 - STP = STRAP
 - R = RESISTOR
 - C = CAPACITOR
 - X = CRYSTAL OSCILLATOR
 - Q = TRANSISTOR
- THE NUMBER OR LETTER-NUMBER AFTER THE ELEMENT NOTATION IDENTIFIES THE SPECIFIC COMPONENT.


109. LOGIC ELEMENT NOTATION



110. CONNECTOR IDENTIFICATION



111. LOGIC BUS NOTATION



HEAVY LINE INDICATES BUS HAVING A "1 TO 1" RELATIONSHIP OF LEADS ENTERING AND LEAVING.

112. SIGNAL NAMES

THE LAST CHARACTER IN A SIGNAL NAME WILL EITHER BE A "1" OR A "0"; THIS INDICATES THE ACTIVE STATE OF THE SIGNAL 1 = LOGICAL 1 (HIGH); 0 = LOGICAL 0 (LOW).

CONNECTOR DEFINITION

ISSUE
2

201. J1 PIN ASSIGNMENT

PIN	SYMBOL	DEFINITION	SHEET LOC.
1	HSYNC	HORIZ. SYNC TO MONITOR	
2	VSYNC	VERT. SYNC TO MONITOR	
3	GND	DC GROUND	
4	VIDEO	VIDEO SIGNAL TO MONITOR	
5	NOT USED	NO CONNECTION	
6	GND	DC GROUND	

202. J2 PIN ASSIGNMENT

PIN	SYMBOL	DEFINITION	SHEET LOC.
1	-12V	-12 VOLTS	
2	MS_IN	SERIAL DATA FROM KEYBOARD	
3	MS_OUT	SERIAL DATA TO KEYBOARD	
4	+5V	+5 VOLTS	
5	GND	DC GROUND	
6	X1	ENCODER OUTPUT FROM MOUSE	
7	X0	ENCODER OUTPUT FROM MOUSE	
8	MB0C0	LEFT BUTTON FROM MOUSE	
9	MB2C0	RIGHT BUTTON FROM MOUSE	
10	MB1C0	CENTER BUTTON FROM MOUSE	
11	Y0	ENCODER OUTPUT FROM MOUSE	
12	+5V	+5 VOLTS	
13	Y1	ENCODER OUTPUT FROM MOUSE	
14	GND	DC GROUND	
15	DTR	DATA TERMINAL READY	
16	+5V	+5 VOLTS	
17	-12V	-12 VOLTS	
18	DSR	DATA SET READY	
19	DCD	DATA CARRIER DETECT	
20	+12V	+12 VOLTS	
21	RD	RECEIVE DATA	
22	SD	SEND DATA	
23	CTS	CLEAR TO SEND	
24	GND	DC GROUND	
25	AUX_DSR	AUXILLIARY DATA SET READY	
26	AUX_SD	AUXILLIARY SEND DATA	
27	PORTEN0	PARALLEL PORT ENABLE	
28	STROBE0	PARALLEL DATA STROBE	
29	+12V	+12 VOLTS	
30	+5V	+5 VOLTS	
31	INT1	INTERRUPT REQUEST	
32	INT0	INTERRUPT REQUEST	
33	PIOD7	PARALLEL INTERFACE BIT 7	
34	-12V	-12 VOLTS	
35	TIME0	PROCESSOR WAIT	
36	ADDR04I	PARALLEL INT. ADDRESS BIT 4	
37	PIOD5	PARALLEL INTERFACE BIT 5	
38	PIOD6	PARALLEL INTERFACE BIT 6	
39	ADDR03I	PARALLEL INT. ADDRESS BIT 3	
40	ADDR02I	PARALLEL INT. ADDRESS BIT 2	
41	PIOD3	PARALLEL INTERFACE BIT 3	
42	PIOD4	PARALLEL INTERFACE BIT 4	
43	ADDR01I	PARALLEL INT. ADDRESS BIT 1	
44	ADDR00I	PARALLEL INT. ADDRESS BIT 0	
45	PIOD1	PARALLEL INTERFACE BIT 1	
46	PIOD2	PARALLEL INTERFACE BIT 2	
47	PIOWEN0	PARALLEL INT. WRITE ENABLE	
48	PIOEN0	PARALLEL INT. ENABLE	
49	PIORST	PARALLEL INT. RESET	
50	PIOD0	PARALLEL INTERFACE BIT 0	

203. J3 PIN ASSIGNMENT

PIN	SYMBOL	DEFINITION	SHEET LOC.
1	+12V	+12 VOLTS FROM SUPPLY	
2	+12V	+12 VOLTS FROM SUPPLY	
3	GND	DC GROUND	
4	-12V	-12 VOLTS	
5	DCOKI	+5 VOLTS IS GOOD	
6	GND	DC GROUND	
7	+5V	+5 VOLTS	
8	+5V	+5 VOLTS	
9	GND	DC GROUND	

204. THE 410972 AND 410128 MAY BE EQUIPPED WITH ONE OF TWO DIFFERENT PROCESSORS:

404132 PROCESSOR:

MLB13-416514 I.C. CLOCK OSCILLATOR 28.8 MHz
MLB13-404132 I.C. BELLMAC 32A

410862 PROCESSOR:


MLB13-NO PART
MLB13-410862 I.C. BELLMAC 32B CPU CARD ASM.

FIRMWARE IN POSITIONS MLG4, MLH4, MLK4, MLL4, MLG5, MLH5, MLK5, MLL5 MUST BE COMPATIBLE WITH THE PROCESSOR USED. REFER TO 410972 OR 410128 DRAWING FOR FIRMWARE COMPATIBILITY.

404132 (32A) PROCESSOR TIMING ***

ISSUE
2

7.2MHz CYCLES



* DURING A RAM READ OR WRITE OPERATION WSEL00 MAY GO LOW LATER THAN INDICATED CAUSING THE PROCESSOR TO WAIT UNTIL THE RAM IS AVAILABLE. FOR ALL NON-RAM READ AND WRITE OPERATIONS, WSEL00 OR CAHIT0 WILL GO LOW WHEN AS0 IS LOW.

** CAUSES A 16 CYCLE READ OPERATION. CYCLES 12 THROUGH 15 ARE OMITTED FROM THE READ.

*** FOR 410862(32B) PROCESSOR TIMING, REFER TO PAGE E6.

5620
OJT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS


4972SD-E1

DYNAMIC RAM TIMING (FS-6 MEMORY ARBITER)

ISSUE
1

32MHz CYCLES

OPERATION



PREQ MLE1-13

I = PROCESSOR REQUEST RAM

DREQI MLC5-16

I = DISPLAY REQUEST RAM

PQ! MLJ2-1

I = PROCESSOR HAS RAM

DQI MLJ2-4

I = DISPLAY HAS RAM

RAS0 MLL2-11

O = LOAD ROW ADDRESS

CAS0 MLL3-13

O = LOAD COLUMN ADD & DATA


RAM ADD. PINS

RAM ADDRESS



RAM DATA PINS

RAM DATA



RAM WE PINS

O = ENABLE WRITE

ENSEL0 MLJ2-13

O = RAM READY FOR PROCESSOR

PLOADI MLJ1-10

I = LOAD PROCESSOR DATA LATCH

DPREQ MLK1-7

I = LOAD DISPLAY DATA REG.

* THESE SIGNALS CAN BE FOUND ON FS-2 THROUGH FS-5


5620
DOT MAPPED DISPLAY
TERMINAL LOGIC CARD

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-E2

MOUSE TIMING

ISSUE
1



1 = COUNT UP
0 = COUNT DOWN



COORDINATE COUNT

0	1	2	3	4	5	6	7	6	5	6	7	8	7	6	5
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

5620 DOT MAPPED DISPLAY TERMINAL LOGIC CARD	TELETYPE CORPORATION SKOKIE, ILLINOIS 4972SD-E3
---	--

DISPLAY TIMING (FS-7 DISPLAY TIMING & FS-8 DISPLAY ADDRESS)

HORIZONTAL TIMING




ISSUE
1

VIDEO TIMING

FS-9 VIDEO TIMING & SHIFT REGISTERS

ISSUE
1




5620 DOT MAPPED DISPLAY TERMINAL LOGIC CARD	TELETYPE CORPORATION SKOKIE, ILLINOIS 4972SD-E5
---	--


410862 (32B) PROCESSOR TIMING

ISSUE
1

EPRM READ-TWO WAIT STATES




DUART ACCESS-TWO WAIT STATES




NOTE:
DUART READS AND WRITES ARE EQUIVALENT WITH THE EXCEPTION THAT DUART WRN (MLA11-8) IS ASSERTED ON A WRITE AND DUART RDN (MLA11-9) IS ASSERTED ON A READ.

BRAM READ-ONE WAIT STATE




NOTE:
BRAM WRITE IS EQUIVALENT EXCEPT THAT BRAM-WE (MLE7-8) IS ASSERTED INSTEAD OF BRAM.CE.


ADDCLK WRITE-ZERO WAIT STATE



MOUSE READ-ZERO WAIT STATE




RAM READ CYCLE




NOTE:
RAM READ CYCLES ARE AT LEAST 600 NSEC (TWO WAIT STATES) BUT MAY TAKE LONGER DEPENDING ON THE STATE OF THE MEMORY ARBITER AT THE ASSERTION OF RAM-WE.

RAM WRITE CYCLE



NOTE:
RAM WRITE CYCLES ARE AT LEAST 400 NSEC (ZERO WAIT STATE) BUT MAY TAKE LONGER DEPENDING ON THE STATE OF THE MEMORY ARBITER AT THE ASSERTION OF RAM-WE.

INTERRUPT ACKNOWLEDGE CYCLE ZERO WAIT STATE




- 1) TIMING SHOWN IS TYPICAL, AS MEASURED ON A 5620, EQUIPPED WITH A PROTOTYPE 410862 CARD.
- 2) TIMING DIAGRAMS ARE REFERENCED TO CLK34 STATES (TWO STATES PER CYCLE). EACH CYCLE BEGINS WITH STATES 0,1,2,3 AND ENDS WITH STATES 4,5,X,X (4,5 AND TWO VESTIGIAL STATES). ADDITIONAL STATES IN BETWEEN STATES 3 AND 4 ARE WAIT STATES.
- 3) EACH TRACE SHOWS AN ENTIRE READ, WRITE OR INTERRUPT ACKNOWLEDGE MACHINE CYCLE. THE CYCLE BEGINS AT THE LEADING EDGE OF CLK34 IN STATE 0 (MARKED X) AND ENDS AT THE TRAILING EDGE OF THE SECOND VESTIGIAL STATE (MARKED O). CYCLE DURATION IS INDICATED AT BOTTOM RIGHT CORNER OF TRACE AS TIME X-O.
- 4) PAL_A, PAL_B ARE LSB AND SECOND LSB OF PAL COUNTER, RESPECTIVELY. THESE SIGNALS ARE SHOWN INVERTED ON TIMING DIAGRAMS.
- 5) IN ALL READ CYCLES, DATA MUST BE SET UP FOR THE CPU 15 ns PRIOR TO THE LEADING EDGE CLK34, STATE 5.
- 6) IN ALL WRITE CYCLES, DATA IS HELD VALID BY THE CPU TILL THE TRAILING EDGE OF CLK34 IS IN THE SECOND VESTIGIAL STATE.
- 7) DTACK MUST BE SET UP 27 ns PRIOR TO A RISING EDGE OF CLK34 TO GUARANTEE RECOGNITION ON THAT EDGE.

TELETYPE CORPORATION
SKOKIE, ILLINOIS

4972SD-E6

BD-1 BLOCK DIAGRAM

ISSUE
1



SHEET INDEX AND ISSUE CONTROL

4972CD


CIRCUIT DESCRIPTION FOR THE 410972
 TERMINAL LOGIC CIRCUIT CARD

Sheet 1 of 3

REVISIONS		
ISSUE	DATE	AUTH. NO.
1	1/17/84	28187R
2	11/14/84	28398

SHEET NUMBER																			
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	1	1	1	1	1	1	2	1	1	1	1	1	1	1	1	1	1	1	1

SHEET ISSUE NUMBER

APPROVALS			ENG. SD	DSGNR.	DRN.	 TELETYPE CORPORATION
PROJ. SUPV.	PROJ. DIR.	MFG.REL. COMPL.	DATE	S-NUMBER 62,709S		
PROJ. DIR. <i>[Signature]</i> MFG.REL. COMPL. <i>[Signature]</i> JK			R&D FILE NO. 3-A185.234A	E-NUMBER 4972CD		

TC482-0579

SHEET INDEX AND ISSUE CONTROL

4972CD


CIRCUIT DESCRIPTION FOR THE 410972
 TERMINAL LOGIC CIRCUIT CARD

Sheet 2 of 3

REVISIONS		
ISSUE	DATE	AUTH. NO.
1	1/17/84	28187R
2	11/14/84	28398

SHEET NUMBER																			
21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

SHEET ISSUE NUMBER

APPROVALS			ENG. SD	DSGNR.	DRN.	 TELETYPE CORPORATION
PROJ. SUPV.	PROJ. DIR.	MFG.REL. COMPL.	DATE	S-NUMBER 62,709S		
PROJ. DIR. <i>[Signature]</i> MFG.REL. COMPL. <i>[Signature]</i>			R&D FILE NO. 3-A185.234A	E-NUMBER 4972CD		

TC482-0579

Section I

CIRCUIT DESCRIPTION FOR THE 410972
TERMINAL LOGIC CIRCUIT CARD

OPERATION AND DESCRIPTION OF THE CIRCUIT

1. INTRODUCTION

1.1

The Terminal Logic Circuit (TLC) card (410972) may contain either a WE 32001/BELLMAC 32A (TPN 404132) processor or a WE 32100/BELLMAC 32B CPU Card Assembly (TPN 410862) as the terminal CPU. For those TLC cards equipped with the 32B CPU Card Assembly, disregard SECTION 2 of this document (with the exception of sections 2.11.1-2.11.2 and 2.11.5-2.11.7 which are relevant to both CPUs) and refer in its place to the 4862 Circuit Description (4862CD). The CPU communicates with the peripheral devices such as Dual Asynchronous Receive/Transmit (DUART), Mouse XY Coordinate Counters (MOUSEXY), and Parallel Input/Output (PIO) circuits. The CPU reads and writes Dynamic Random Access Memory (DRAM), Battery Back-Up Random Access Memory (BDRAM), and Electrically Programmable Read Only Memory (EPROM). Programs executed by the CPU are stored in the EPROM (firmware) and the DRAM. DRAM programs are downloaded from the host computer over the EIA RS232C communications line. The CPU address space selects both peripheral addresses and memory addresses, so there is no distinction between peripheral and memory operations. The peripheral device circuits generate interrupts to the CPU when service is required.

1.2

The TLC card contains video logic that reads the DRAM and converts the bits into dots for the display, and generates horizontal and vertical synchronization signals to control the display monitor.

1.3

The TLC card has three connectors. A video connector links the card to the display monitor and supplies horizontal, vertical, and video signals. A power supply connector links the card to the +12, -12 and +5 volt power supply. An input/output connector links the DUART, MOUSEXY, and PIO peripherals to the 410973 I/O Filter Card.

1.4

Voltage levels for logic signals are:

Voltage	Voltage Range
Low	0.0 to 0.4V
High	2.4 to 5.5V

1.5

This document is constructed as follows: Level one heading titles correspond directly to individual blocks of the 4972SD Block Diagram (except for the section on the Address Space of the TLC Card). After giving a description of each block of the circuit a description of the corresponding Functional Schematics will be given. The notation used in this document is as follows:

- A zero or a one appended to a module function symbol identifies if the signal is active low (0) or active high (1). For example, the physical-address strobe PASO is active low, while physical address PAD1 is active high.
- If a signal has two functions, the 0 to 1 suffix is embedded in the symbol name. For example, the function RIWO identifies a read operation when the signal is high and a write when it is low.
- In some cases, several signals as a group form a single function. For such functions, we always cite the highest and lowest signals (or bits) in the range. For example, consider the signals MA221-MA001 that form the address bus. The rightmost digit identifies the function as active high, while other digits correspond to the bit numbers of the bus. Therefore, MA221 is bit 22 of the address bus and MA001 is bit 0. (Bit numbering always starts at 0.)
- Labeling convention for Logic Devices is as follows:

ML	H6	-9
Micrologic		Pin Number Designation
	Board Location	
	Row-Col	

2. FS-1 - BELLMAC 32A PROCESSOR

The BELLMAC 32A processor (CPU) fits naturally into the friendly software environment defined by the UNIX (UNIX is a trademark of Bell Laboratories) system and the C language. The CPU consists of five Very Large-Scale Integrated (VLSI) circuit devices mounted in a single 214 pin epoxy-glass package that measures 3.650 inches long, 2.190 inches wide, and 0.243 inches high. The module operates at 7.2 MHz with +5 Vdc of input power and dissipates about 4 Watts.

2.1 ARCHITECTURAL CHARACTERISTICS

Some of the architectural characteristics of the CPU are:

- Sixteen 32-bit registers for processor and programmer use
- An address arithmetic unit (AAU) that computes addresses and extracts data from the instruction
- A 33-bit ALU that performs arithmetic and logical operations
- A 32-bit barrel switch that performs shift, rotate, and mask operations
- A macro ROM for executing operating system instructions and microsequences
- A 12-byte instruction queue for storing prefetched bytes from the instruction stream.

2.2 INSTRUCTION SET

2.2.1 The module supports a powerful instruction set that includes the standard data transfer, arithmetic, and logical operations for microprocessors, plus several unique operations. Its many program control instructions (branch, jump, return) provide flexibility for altering the sequence in which instructions are executed. Operating system instructions establish an environment that permits other processes to take control of the module.

2.2.2 The processor's instructions are essentially mnemonic-based assembly language statements. Besides defining the operation to be performed, most of the module's instructions also define one of the data types (byte, half-word, or word). Other instructions operate on bit fields (sequences of from one to 32 bits that are contained in a word), or on blocks or strings of data locations.

2.3 MODULE READ AND WRITE

2.3.1 Address and data are transferred within the processor in two stages. In a read or write operation, the module outputs the address during the first two CPU machine cycles of the access and uses the remaining machine cycles for data.

2.3.2 The CPU requires a minimum of two machine cycles for data access. Thus, a read or write operation with cache (fast memory) requires at least four machine cycles. The same operation without cache requires at least five machine cycles. The number of cycles available may be extended with a wait.

2.3.3 The module begins an access by driving address and status onto the corresponding module busses. After address and status have stabilized, the module asserts its address-and-status strobes (active low). The module then checks its fault input (active low) for an address fault.

2.4 FAULTS

2.4.1 Trying to write EPROM and wait timeout are CPU recognized faults. They are reported by an active fault input and terminate bus operation.

2.5 I/O INTERRUPTS

2.5.1 The CPU is connected to two levels of I/O interrupts. Interrupt requests are acknowledged in an interrupt-acknowledge cycle that has the same timing as a read operation. The priority level of the interrupt being acknowledged is inverted and output on bits 2 through 5 of the address bus, and the interrupt vector is read into the module on bits 0 through 7 of the data bus.

2.5.2 After acknowledging the interrupt, the module completes its interrupt sequence which saves the context (internal pointers and registers) of the CPU for the current process. Then, control of the module passes to the operating system's interrupt handler.

2.6 RESET

2.6.1 The module handles two types of reset requests: system and internal. A reset has the highest priority and will interrupt any on-going bus operation.

2.7 EXCEPTIONAL CONDITIONS

2.7.1 In addition to I/O interrupts and reset requests, several types of events may interrupt the execution of a program. The events, called exceptional conditions, may be detected internally by the processor, such as a trap or illegal opcode, or may be generated externally by the hardware such as a memory fault (also see FAULTS). When an exception occurs, the CPU saves the context of the current process and gives the operating system information it needs to locate the correct exception handler. The saved context enables the program to resume executing after the exception is handled.

2.8 DATA HANDLING

2.8.1 Internally, all operations are performed on 32-bit quantities, but data may be read or written as a byte, half-word, or word. Bits are numbered from right to left, starting at 0, and are right adjusted on the bus (both the data bus and the internal microbus). The CPU automatically extends a byte or half-word to 32 bits before performing an operation. Zeros fill the high-order bits for unsigned operations, while the sign bit (bit 7 for bytes, bit 15 for half-words) fills the high-order bits for signed operations.

2.9 DATA IN MEMORY

2.9.1 External memory consists of a series of 8-bit locations for storing data. Half-words occupy two consecutive memory locations; words occupy four consecutive memory locations. Although boundary restrictions apply to the starting location of half-words and words, the module does not generate a fault if these boundaries are violated.

2.10 PIN ASSIGNMENTS

2.10.1 Table I-1 identifies the symbol, pin(s), type, and function assigned to each pin of the BELLMAC 32A processor used by the TLC card. The type may be voltage level, input (I), output (O), or bidirectional input and output (I/O). Pins 001 through 072 are voltages. Of these signals, pins 004, 008, 012, 020, 024, 028, 032, 036, 040, 044, 048, 052, 056, 060, 064, 068, and 072 supply +5 Vdc power to the module, while the other 62 pins serve as module grounds.

TABLE I-1 MODULE SIGNALS BY FUNCTIONAL GROUPS

ADDRESS AND DATA			
NAME	PIN(S)	TYPE	FUNCTION
MA[02-22]1	127, 230, 131, 222, 234, 135, 151, 250, 147, 246, 238, 139, 242, 143, 129, 232, 133, 236, 228, 125, 224	O	Module Address Bus. These pins are the physical address outputs. Outputs are valid when ASO is active. Bits MA[02-06] are also used to output the interrupt acknowledge level during an interrupt acknowledge operation. MA00 is the least significant data bit.
MD[00-31]1	225, 122, 126, 229, 130, 221, 233, 134, 152, 251, 148, 247, 239, 140, 243, 144, 128, 231, 132, 235, 227, 124, 223, 120, 138, 241, 253, 142, 245, 146, 249, 150	I/O	Module Data Bus. These pins provide a bi-directional bus to transmit data and interrupt vectors to and from the module. MD00 is the least significant data bit.

INTERRUPT SIGNALS			
NAME	PIN(S)	TYPE	FUNCTION
IACKO	210	O	Interrupt Acknowledge. Indicates that an interrupt vector fetch is being performed. The interrupt vector is always a byte 3 (bits 07-00) fetch.
XIPL[0-3]0	204, 207, 206, 205	I	Interrupt Priority Level. These asynchronous inputs indicate the level of the highest priority pending interrupt. Level zero (XIPL[0-3]0 = 1111) indicates no pending interrupts.

RESET SIGNALS			
NAME	PIN(S)	TYPE	FUNCTION
RESETRO	264	I	Reset Request. An asynchronous input to reset the module sampled twice per machine cycle. It must be detected active for two consecutive samplings before being accepted and executed.

TABLE I-1 MODULE SIGNALS BY FUNCTIONAL GROUPS (continued)

INTERFACE CONTROL			
NAME	PIN(S)	TYPE	FUNCTION
ASO	166	O	Address and Status Strobe. Indicates a valid address on the module address bus and valid module bus status on the status bus. Module bus status includes RIWO and IACKO.
CAHITO	259	I	Cache Hit. Indicates that the cache has a hit for the address of the read/write access. It is a synchronous signal and is valid at a pre-determined time with respect to ASO.
DSO	169	O	Composite Data Strobe. This output is the logical OR of the four Byte Data Strobes.
FLTO	267	I	FAULT. Notifies the module of an address or data cycle fault condition. It is treated as an asynchronous input for all address cycle faults and as a synchronous input for data cycle faults.
WS[0-3]O	101, 157, 156, 155	O	Byte write Strobes. Indicates data is valid on that byte of the module data bus during a write operation. WS00 represents byte 0 (bits 31-24), WS10 represents byte 1 (bits 23-16), WS20 represents byte 2 (bits 15-08), and WS30 represents byte 3 (bits 07-00).
WSELOO	268	I	Wait Selects. This input selects the minimum wait period to be inserted before completing the data cycle. NOTE: This is normally an asynchronous input. Under appropriate timing conditions, however, the Wait Select will produce a synchronous wait period.

CLOCKS			
NAME	PIN(S)	TYPE	FUNCTION
OSCIN1	212	I	Oscillator In. Provides the module clock source. The basic CPU cycle rate is 1/4 of this oscillator frequency.

TABLE I-1 MODULE SIGNALS BY FUNCTIONAL GROUPS (continued)

TEST SIGNALS			
NAME	PIN(S)	TYPE	FUNCTION
TESTO	263	I	Test. Causes all the above module outputs except the system clocks to go into a high impedance state.

2.11 FS-1 DESCRIPTION

2.11.1 Interrupt Logic

2.11.1.1 MLD11-6 Highest level interrupt used on card. Three interrupt sources from:

1. EIA RS232C send buffer ready for data (INT232R).
2. EIA RS232C receive data available (INT232S).
3. PIO interrupt (PIO00).

2.11.2 MLD11-8 Lowest level interrupt used on card. Three interrupt sources from:

1. Keyboard receive data available (INTKBD).
2. Mouse buttons have changed, vertical blank (60 Hz) has started, or EIA RS232C (INTMO).
3. CTS, DSR, DCD lines have changed
4. PIO interrupt (PIO01)

2.11.2.1 MLD12-3, 5, 7, 9, 12, 14, 16, 18 Interrupt Vectors

These six interrupt sources cause 64 interrupt vectors to be generated. The interrupt vectors point to a prioritized transfer vector table that points to the following six interrupt routines.

PIN	ROUTINE
3	Always 0
5	Always 0
7	0 = EIA RS232C receive routine.
9	0 = EIA RS232C send routine.
12	0 = PIO highest level routine.
14	0 = Keyboard routine.
16	0 = Mouse routine.
18	0 = PIO lowest level routine.

2.11.3 Processor Clock

2.11.3.1 MLB13-8 28.8 MHz clock for the processor. The processor generates 14.4 MHz and 7.2 MHz clocks used for processor timing.

2.11.4 Processor MLB15

2.11.4.1 MDO01 to MD311 Bidirectional data bus connected to all memory and I/O circuits.

2.11.4.2 RIWO Read, Write output status line.

2.11.4.3 WS00 to WS30 Byte data true for writing signals. Enables write signals to selected bytes of RAM when the processor has the RAM cycle.

2.11.4.4 TEST0 Floats processor outputs for testing bus.

2.11.4.5 MA021 to MA221 Address true signal.

Other processor signals are input from other parts of the circuit and are discussed as part of those circuits. Unused inputs are pulled to +5V.

2.11.5 Address Decoder

2.11.5.1 MLC12-15 EPROM0 Enables the EPROM's, selects the EPROM cycle time as 4 cycles when OS1 - 8, 9 is closed and as 5 cycles when it is open, and generates a fault when a program attempts to write EPROM.

2.11.5.2 MLC12-13 DUART0 Enables the DUART for a 5 cycle access.

2.11.5.3 MLC12-12 PIO0 Enables the PIO for an asynchronous (TIME 0) external I/O access.

2.11.5.4 MLC12-11 MOUSE0 Enables the MOUSE for a 4 cycle read.

2.11.5.5 MLC12-10 ADDCLK0 Enables the scroll address register for a 4 cycle write.

2.11.5.6 MLC12-9 BRAM0 Enables the non-volatile memory for a 5 cycle read or write.

2.11.5.7 MLC12-7 RAM0 Enables the RAM for an asynchronous (ENSEL00) access.

2.11.6 Watch Dog

2.11.6.1 MLE9-15 Generates a fault when an asynchronous device is not ready after a quarter second time-out.

2.11.7 Field Clock

2.11.7.1 MLC2-9 FIELD1 Generates a 30 Hz signal with transition at the start of vertical blank.

3. ADDRESS SPACE

3.1 OVERVIEW

The CPU addresses 8,388,608 (2**23) bytes of memory and I/O logic on the TLC card. A word in memory consists of 32 bits and is divided into 4 bytes. See Figure I-1 for word division.




Figure I-1 Word Division

In order to reduce the time required to select a peripheral or memory location, a simple address decoding scheme was used. A single decoder selects one of eight blocks of address space. Each block contains 256K word addresses (1,048,576 byte addresses). The block size is equal to the address space required when 256K DRAM packages are used in the DRAM block. See Figure I-2 for the TLC card Memory Map.

3.2 ADDRESS SPACE ALLOCATION

3.2.1 The first block addresses up to 64K words (000000 to 03FFFF) of EPROM. Addresses 040000 to 0FFFFF are reserved.

3.2.2 The next block, addresses 100000 to 1FFFFF, is not used.

3.2.3 Addresses 200000 to 2FFFFF are devoted to the DUART. The DUART has sixteen internal 8 bit registers, so it uses only sixteen bytes of the block. These registers are mapped onto the address space as shown in Figure I-3. (See also Table I-3). Note that only byte 3 of each word is used. All other unused bytes in the table along with addresses 200040 to 2FFFFF are reserved.

FIGURE I-2
MEMORY MAP

	BYTE 0 31	BYTE 1 24 23	BYTE 2 16 15	BYTE 3 8 7	0
7FFFFC R/W	FUTURE OPTIONAL RAM (NONDISPLAY AREA)				7FFFFF
740000	192K x 32 BITS				740003
R/W	BASIC RAM (DISPLAY AREA)				
700000	64K x 32 BITS				700003
R/W	BRAM		601FFF		
600000	2K x 8 BITS		600002		
WO	DISPLAY START ADDRESS				
500000	1 x 16 BITS		500001		
	MOUSE				
400000	1 x 32 BITS				400003
R/W	PIO		30007F		
300000	32 x 8 BITS		300003		
R/W	DUART		20003F		
200000	16 x 8 BITS		200003		
00FFFC RO	EPROM				0FFFF
008000	8K x 32 BITS				008003
RO	EPROM				
000000	8K x 32 BITS				000003

FIGURE I-3
Map of DUART Registers onto Address Space

*: Indicates reserved byte location

MEMORY ADDRESS SPACE				DUART ADDRESS
BYTE 0	BYTE 1	BYTE 2	BYTE 3	
*	*	*	200003	← 0
*	*	*	200007	← 1
*	*	*	20000B	← 2
*	*	*	20000F	← 3
*	*	*	200013	← 4
*	*	*	200017	← 5
*	*	*	20001B	← 6
*	*	*	20001F	← 7
*	*	*	200023	← 8
*	*	*	200027	← 9
*	*	*	20002B	← 10
*	*	*	20002F	← 11
*	*	*	200033	← 12
*	*	*	200037	← 13
*	*	*	20003B	← 14
*	*	*	20003F	← 15

3.2.4 Addresses 300000 to 3FFFFFF are devoted to the PIO. The PIO port can be used to address up to thirty-two external 8 bit registers, so it uses only thirty-two bytes of the block. Byte 3 of the first 32 words of the specified space is used. Unused bytes in the first 32 words along with addresses 300080 to 3FFFFFF are reserved.

3.2.5 Addresses 400000 to 4FFFFFF are set aside for the MOUSEXY. MOUSEXY uses the first word of this space, addresses 400000 to 400003. Addresses 400004 to 4FFFFFF are reserved.

3.2.6 Addresses 500000 to 5FFFFFF are set aside for the Display Start Address. This 16 bit address is located in byte 0 and byte 1 of the first word of the specified space and can only be written. This start address must be written using only the half-word addressing modes. Memory addresses 500002 to 5FFFFFF are reserved.

3.2.7 Addresses 600000 to 6FFFFFF are devoted to BBRAM. The 2K bytes needed for the BBRAM are located in byte 2 of the first 2K words of the specified memory space. The first byte occurs at address 600002 and the last byte occurs at 601FFE. All other addresses in this space are reserved.

3.2.8 The next 64k x 32 bits, addresses 700000 to 73FFFF, is devoted to basic DRAM (Display Area). Addresses 740000 to 7FFFFFF of DRAM is for future RAM.

4. FS-2, 3, 4, & 5 DYNAMIC RANDOM ACCESS MEMORY (DRAM)

4.1 DESCRIPTION

The TLC card is capable of utilizing either 64K x 32 bits or 256K x 32 bits of DRAM, depending on which of two RAM packages, 64K x 1 bit or 256K x 1 bit, is used. Both modules use a 16 pin package but the 256K pack requires one extra address line to provide access to its additional memory. This extra address line is always wired in but is not used by the 64K x 1 bit package.

4.1.1 Since Dynamic RAM is used, it is necessary to refresh the least significant bits of address every 2msec. This is done when the video circuit reads DRAM to refresh the display.

4.1.2 To read and write DRAM the following control signals, in addition to the data I/O and address lines, are needed:

1. Row Address Select (RAS): On the falling edge of the RAS signal the least significant address levels are loaded into the RAM.
2. Column Address Select (CAS): On the falling edge of the CAS signal the most significant address levels are loaded into RAM. Also, when CAS is low the RAM can be read from or written to.

3. WRITE: When the WRITE signal is low, during CAS low, data can be written and when the WRITE signal is high data can be read.

4.2 FS-2, 3, 4, & 5 DESCRIPTION

4.2.1 Address Multiplexer

4.2.1.1 MLE6, MLF6, MLF7, MLF8, MLF9 Selects the processor or display address and selects the row or column address for the RAM.

4.2.2 Address Drivers

4.2.2.1 MLG7-12, 18 Drive the RAM address bus.

4.2.2.2 MLG8-12, 18 Drive the RAM address bus.

4.2.2.3 MLG6-12, 18 Drive the RAM address bus. (256K RAMS only)

4.2.3 RAM

4.2.3.1 MLL5 to MLL8, MLL10 to MLL13 RAM for 64K x 32 or 256K x 32 bits of memory.

4.2.3.2 MLK5 to MLK8, MLK10 to MLK13 RAM for 64K x 32 or 256K x 32 bits of memory.

4.2.3.3 MLJ5 to MLJ8, MLJ10 to MLJ13 RAM for 64K x 32 or 256K x 32 bits of memory.

4.2.3.4 MLH5 to MLH8, MLH10 to MLH13 RAM for 64K x 32 or 256K x 32 bits of memory.

4.2.4 RAM Data Out Registers for the Processor

4.2.4.1 MLL9, MLK9, MLJ9, MLG9 Hold the processor's RAM data so display servicing can continue.

5. FS-6 MEMORY ARBITER

5.1 OVERVIEW

The DRAM has a arbiter circuit that determines whether the BELLMAC 32A processor or the video circuit has access to memory. The circuit operates on a first come first served basis. If memory is busy the processor or video circuit has to wait for the other to complete its memory cycle. Once memory is given to the processor or video circuit there are five steps to be performed to complete the access cycle. First, the address multiplexers are switched to the processor or video circuit. Next, the RAS signal is generated to load the least significant

bits of the address. The address multiplexers are then switched to the most significant bits of the address and the CAS signal is generated to load these bits. Finally, the read or write operation is performed.

5.2 DETAILED DESCRIPTION

The following description of the Memory Arbiter is based on TABLE I-2. Each numbered entry of this description corresponds directly to the state numbers in TABLE I-2. In the following explanation it shall be assumed that only the processor is requesting RAM for a read or write.

1. Initial condition of the arbiter given that no display or processor requests have been generated for several cycles of the 32MHz clock input at MLA15-10.
2. The Arbiter operation is initiated with a request from the processor, MLE1-13. This low to high transition at MLJ1-4 clocks in a 1 on MLJ1-6 and a 0 on MLJ1-7. This request is then stored in the R-S latch (MLJ2) setting MLJ2-1 to 1. MLJ1-6 causes a zero to occur at MLL3-5. This zero will enable the binary counter (MLL2) on the next positive transition of the 32MHz clock.

NOTE: All of the following state changes are initiated by every positive edge of the 32MHz clock, excluding state 17.
3. MLL2, binary counter, is enabled. NOTE: The counter's initial state is QA=1, QB=0, QC=0, QD=1.
4. Counter steps to 10.
5. Counter steps to 11. This causes MLL2-9 to be active.
6. The binary counter is loaded with zeros. This activates the RASO signal, MLL2-11. The RASO signal is fed to the binary shift register, which is in the parallel load state, and will be delayed 3 clock cycles and then generate CASO at MLL3-13. WRSTO is activated and ENSELOO is generated for a RAM write request.
7. RASO complemented and delayed one clock cycle generates the SEL1 signal.
8. RASO complemented and delayed 2 clock cycles disables the clear input of the J-K flip-flop (MLJ1-15).
9. CASO is generated.
10. Counter steps to 4.
11. Counter steps to 5.

12. Counter steps to 6.
13. Counter steps to 7.
14. ENSELOO is generated for a RAM read request. RASO is deactivated. This low to high transition of RASO clocks in a 0 on MLJ1-9 which causes MLJ1-7 to go to 1 clearing the R-S latch of the processor request and sets MLL2-5 to 1 which will disable the binary counter on the next clock pulse. PLOAD1 is activated.
15. Counter is disabled and SEL1 is deactivated.
16. CASO is deactivated.
17. Some time later, depending on the BELLMAC timing, PREQ (MLE1-13) will be deactivated.

A display request would generate the same sequence of events as the above except that DQ1 (MLJ2-4) would be 1 and ENSELOO, PLOAD1, and WRSTO would not be generated. If during a processor request a display request is generated, the arbiter will hold the display request until finishing the processor request and then immediately process the display request and vice versa.

TABLE I-2
MEMORY ARBITER CIRCUIT STATE TABLE

STATE		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
MLJ1-4	FREQ	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	
MLJ1-6		0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	
MLJ1-7		1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	
MLJ1-1		1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	
MLJ1-2		1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	
MLJ1-3		1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	
MLJ1-12		1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	
MLJ1-10		0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	
MLJ1-9		1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	
MLJ1-15		0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	
MLJ1-14		0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	
MLJ1-13		0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	
MLJ2-1		0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	
MLJ2-4	DQ1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MLJ2-10		1	0	0	0	0	0	0	0	0	0	0	0	0	1		1	1	
MLJ3-4		1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	
MLJ3-5		1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	
MLJ3-6		1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	
MLJ3-7		1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	
MLJ3-15		1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	
MLJ3-14		1	1		0	0	0	0	0	0	0	0	0	0	0	1	1	1	
MLJ3-13	CAS	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1	
MLJ3-12		1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	
MLJ3-11	SEL1	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	
MLJ2-14		1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	1	1	
MLJ2-13		0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	0	0	
MLJ2-11	RAS	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	
MLJ2-9		1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	
MLJ2-10		0	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	
MLJ1-3	WESTD	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	
MLJ2-13	ENSEL00	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	READ
MLJ2-13	ENSEL00	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	WRITE

5.3 FS-6 DESCRIPTION

5.3.1 RAM Timing Generator

5.3.1.1 MLA15-10 32 MHz counter clock. The clock is fed through an EXCLUSIVE-OR for purposes of buffering and noise elimination.

5.3.1.2 MLL2-11 RAS signal generated low for counts one through seven.

5.3.1.3 MLL3-11 SEL1 signal switches the RAM address multiplexers from the ROW to the COLUMN address one count after RAS.

5.3.1.4 MLL3-15 Controls the end of the load signal used to clock the RAM data out registers.

5.3.1.5 MLL3-13 CAS signal generated low for counts four through ten.

5.3.2 RAM Data Available For The Display

5.3.2.1 MLK1-7 Loads the RAM data out register for the display and resets the RAM request.

5.3.3 RAM Data Available For The Processor

5.3.3.1 MLJ1-10 Loads the RAM data out register for the processor.

5.3.3.2 MLJ1-9 Resets the processor RAM request.

5.3.4 RAS CAS Drivers

5.3.4.1 MLG6-14, 16 Drive the RAM RAS and CAS bus.

5.3.5 Display RAM Request

5.3.5.1 MLK1-9 Hold the display RAM request until the display has accessed RAM.

5.3.5.2 MLK1-10 Enables counter MLL2 to count from one to eleven thus generating an eleven count memory cycle.

5.3.6 Processor RAM Request

5.3.6.1 MLJ1-7 Holds the processor RAM request until the processor has accessed RAM.

5.3.6.2 MLJ1-6 Enables counter MLL2 to count from one to eleven thus generating an eleven count memory cycle.

5.3.7 RAM Write Delay

5.3.7.1 MLF1-3 Give the processor more time to set up data by delaying the RAM write signal.

5.3.8 RAM Contention Latch

5.3.8.1 MLJ2-1, 4 First come, first served memory cycle latch. A high on MLJ2-1 indicates the processor has the current RAM cycle. A high on MLJ2-4 indicates the display has the current RAM cycle.

5.3.9 RAM Data Out Enable

5.3.9.1 MLK2-7 Enables the RAM data out registers to drive the processor data bus during a processor read cycle.

5.3.10 Processor Request Decode

5.3.10.1 MLE1-13 PREQ1 is the Decoding of the processors RAM request. PREQ1 is active as soon as the address is true for read cycles, so the processor will operate with a minimum read cycle delay. For a write cycle PREQ1 is not active until the write data is true on the processor, so the RAM will not load bad data.

5.3.11 RAM Read Ready For Processor

5.3.11.1 MLH1-6 Prevents the processor from completing a RAM read cycle until the RAM has loaded the processor RAM data out registers.

5.3.12 RAM Write Ready For Processor

5.3.12.1 MLH1-10 Prevents the processor from completing a RAM write cycle until the RAM has granted the processor the current RAM cycle.

5.3.13 RAM Ready For Processor

5.3.13.1 MLJ2-13 A low enables the processor to complete a RAM read or write cycle when the RAM has granted the processors RAM request.

6. FS-7, 8, & 9 - DISPLAY TIMING, VIDEO TIMING, AND SHIFT REGISTERS

6.1 OVERVIEW

The Video circuitry is used to transform bits stored in the DRAM to images displayed on the screen. For proper circuit operation it is necessary to load the sixteen least significant levels of the start address of the first word to be displayed in the Display Start Address register located at 500000H.

The display consists of a matrix of 800 dots by 1024 dots at 100 dots per inch resolution. At the beginning of the display cycle the start address of the first word stored in the Display Start Address register is loaded into the Display Address counter. As the display is scanned from left to right and top to bottom the Display Address counter reads consecutive locations in memory into the video shift register for serializing. The video shift register takes 32 parallel data bits and converts them to a serial video signal. Since there are 32 bits in each word read, 25 words are read each time the video beam traces the screen from left to right. This must be repeated 1024 times to fill the entire screen. In addition, the video circuit also generates horizontal and vertical synchronizing signals. The synchronizing signals control the monitor so the video image is displayed properly.

The video circuit provides an interlaced timing for flicker free operation at a 30Hz refresh rate. As stated above there are 1024 scans of the display. In interlaced operation odd scans are laid down in one pass followed by the even scans in the second pass of the screen. Each individual pass takes 1/60 of a second so the entire screen is refreshed 30 times per second.

6.2 FS-7 DISPLAY TIMING DESCRIPTION

6.2.1 Vertical Scan Counter

6.2.1.1 MLB4, MLB3, MLA2 Modulus 1067 counter counts from 0 to 1066 at 64.02 kHz. Two counts for every horizontal scan. The 1067 horizontal scans are divided into 533.5 for the odd and even fields of the frame. The 533.5 scans per field are divided into 512 for the displayed part of the vertical scan, and 21.5 for the retrace part of the vertical scan.

6.2.2 Horizontal Scan Counter

6.2.2.1 MLA6, MLA5 Modulus 128 counter counts from 0 to 127 using a 4 MHz clock. One count for every eight horizontal dots on the screen. The 1024 dot intervals are divided into 800 for the displayed part of a horizontal scan, and 224 for the retrace part of a horizontal scan.

6.2.3 Vertical Scan Signals

6.2.3.1 MLC5-2 DOG CLK1 60 Hz clock used for the processor watch dog timer and the DUART vertical blank interrupt circuits.

6.2.3.2 MLC5-19 VSYNC Synchronizes the vertical deflection circuit in the display monitor with the video signal. The vertical sweep frequency is 60 Hz.

6.2.3.3 MLC2-6 Generates a vertical blank signal when the vertical scan is returning from the bottom to the top of the screen.

6.2.3.4 MLC3-8 Resets the vertical scan counter at count 1066.

6.2.4 Horizontal Scan Signals

6.2.4.1 MLC4-6 ADDCNT Enables the display address counter to increment twenty-five times during the displayed part of the horizontal scan and another twenty-five times during the retrace part of horizontal scan. The resulting twenty-five displayed addresses are used to read 800 RAM bits per horizontal scan into the video shift registers. The twenty-five retrace addresses are not used for this field but will be used on the next field to generate the other half of the scan lines. Note! The display uses interlaced scan, so the odd scans are displayed during the odd field and the even scans are displayed during the even field. An even field and an odd field (a frame) make up a complete image. The complete image must be refreshed 30 times a second.

6.2.4.2 MLC4-7 DREQ1 Request twenty-five display RAM read cycles every horizontal scan. The requests are generated as soon as the display RAM data out registers are available. The RAM has 32 dot clock cycles to load the requested data into the display RAM data out registers. If the display request had to wait for a processor request it would take a maximum of twenty-two dot clock cycles to load data.

6.2.4.3 MLC4-8 Enable the vertical scan counter to increment twice every horizontal scan. The vertical scan counter increments at the end and middle of each horizontal scan. The odd and even fields are caused to interlace by starting vertical retrace at the end of a horizontal scan for odd fields and at the middle of a horizontal scan for even fields.

6.2.4.4 MLC4-9 Resets the horizontal scan counter at count 127.

6.2.4.5 MLC4-11 ADDLOAD Loads the start address register, which contains the address of the first 32 dots displayed, into the display address counter during vertical retrace blank when the display is not reading RAM.

6.2.4.6 MLC5-15 Clocks the vertical blank signal on MLC2-6 so the vertical blank starts and ends during horizontal blank. Blank occurs when the horizontal scan is returning from the right to the left side of the screen and when the vertical scan is returning from the bottom to the top of the screen.

6.2.4.7 MLC4-14 HSYNC Synchronizes the horizontal deflection circuit in the display monitor with the video signal. The horizontal sweep frequency is 32.01 kHz.

6.3 FS-8 DISPLAY ADDRESS DESCRIPTION

6.3.1 Display Start Address Registers

6.3.1.1 MLD2, MLD3 These chips are loaded by the processor and contain the address of the first word of the first scan line displayed on the screen.

6.3.2 Display Address Counter

6.3.2.1 MLE5, MLE4, MLE3, MLE2 These chips are loaded from the display start address registers at the start of each field. The even scan line field uses the start address and the next twenty-four word addresses to read the 800 dots of the first scan (scan line 0). The address counter is then advanced twenty-five addresses during horizontal retrace blanks and the next twenty-five addresses are used for scan line 2. The odd scan line field advances the start address by twenty-five addresses before reading the first word of the second scan line (scan line 1). The entire display refresh cycle consists of: reading and displaying the even field (all the even scan lines from 0 to 1022), followed by reading and displaying the odd field (all the odd scan lines from 1 to 1023).

6.4 FS-9 VIDEO TIMING & SHIFT REGISTERS DESCRIPTION

6.4.1 RAM Data Out Registers for the Display

6.4.1.1 MLG2, MLG3, MLG4, MLG5 These chips are loaded by the memory arbiter circuit in response to a request for data from the display timing circuit. They contain the next thirty-two dots to be loaded into the low speed video shift register.

6.4.2 Low Speed Shift Registers

6.4.2.1 MLF2, MLF3, MLF4, MLF5 These chips are loaded from the RAM data out registers for the display. They are loaded in parallel with all thirty-two dots when the high speed video Shift Register is shifting the last four dots of the previous thirty-two dots. After loading, the four shift registers that comprise the low speed video shift registers are shifted in parallel causing eight sequences of four dots to be presented to the high speed video shift registers. The low speed video shift registers are not loaded during retrace blank, but do continue to shift out a blank video.

6.4.3 High Speed Video Shift Register

6.4.3.1 MLD13 This chip parallel loads the four dots from the low speed video shift registers and serially shifts out the dots at the display clock rate.

6.4.4 Dot Counter

6.4.4.1 MLH1 This chip is a counter used to divide the display clock into secondary clocks used in video timing. MLH2-3 loads the high speed, four bit, video shift register by generating one pulse every four display clocks. MLH2-6 increments the horizontal scan line counter every eight displayed dots. MLH3-6 loads the low speed thirty-two bit video shift register by generating one pulse every thirty-two display clocks.

6.4.5 Display Clock

6.4.5.1 MLA13 This chip generates a 32.77824 MHz dot signal used for video and RAM timing. This frequency is based on a 30 Hz refresh of 1067 scan lines where each scan line consists of thirty-two words and each word of thirty-two bits.

6.4.6 Video Driver

6.4.6.1 MLD9 This chip drives the video signal to the display monitor.

6.4.7 Reverse Video Gate

6.4.7.1 MLA15 This chip causes the video to be reversed (inverted) for the entire screen. Retrace blank is also blank for reversed screens because the blank input to the low speed video shift registers is also inverted.

7. FS-10 - MOUSE DECODING

The MOUSEXY circuit is identical for the X and Y coordinates. Each coordinate has a 12 bit up/down counter. Serial signals from the mouse cause the counters to count up when the mouse is moved forward and down when moved backwards. No interrupts are generated by the MOUSEXY ~~circuit~~ and the MOUSEXY counters can only be read. Since no interrupts are generated the program either reads the MOUSEXY in a random fashion under program control or uses the vertical interrupt from the DUART circuit to read the MOUSEXY and update its cursor during video blank.

7.1 FS-10 DESCRIPTION

7.1.1 Y Mouse Counter

7.1.1.1 MLC9, MKC8, MLC7 These chips are up-down counters that transform the Y movements of the mouse into a Y coordinate used to locate the mouse cursor on the screen. The Y Mouse Counter is identical to the X Mouse Counter in operation. See X Mouse Counter for more information.

7.1.2 X Mouse Counter

7.1.2.1 MLC6, MKD5, MLD4 These chips are up-down counters that transform the X movements of the mouse into a X coordinate used to locate the mouse cursor on the screen. PAL MLC6 contains circuits that convert the two serial clock signals X0, X1 from the mouse into a count up-down control signal and a clock signal. MLC6 also contains a four bit up-down counter that provides the first four levels of the X coordinate and enables MLD5 to provide the second four levels of the X coordinate. MLD5 enables ~~MLD4 to provide~~ the third four levels of the X coordinate. The mouse handler software reads the counters and converts the 12 bit coordinate into the address of the mouse cursor.

7.1.3 Mouse Button Buffers

7.1.3.1 MLD6-3,5,7 This chip isolates the MOS DUART from the external mouse buttons and provides input hysteresis to improve noise margins.

8. FS-11 - KEYBOARD AND EIA INTERFACES

8.1 DESCRIPTION OF THE DUAL ASYNCHRONOUS RECEIVE/TRANSMIT (DUART)

The 404381 DUART provides two independent asynchronous receiver/transmitter channels in a single package. The operating mode and data format of each channel can be programmed independently. Additionally, each receiver and transmitter can select its operating speed as one of eighteen fixed baud rates. The baud rate generator operates directly from a crystal. Each receiver is buffered to minimize the potential receiver overrun and to reduce interrupt overhead in interrupt driven systems.

8.1.1 The DUART, besides having 2 asynchronous serial send receive ports, also interfaces the processor to individual I/O signals on the circuit board.

8.1.2 Input 0, Input 1, and Input 3 (MB2, MB1, and MB0 respectively) are connected to the 3 buttons on the MOUSEXY. Whenever a button is depressed or released the DUART will send an interrupt to the processor if it is programmed to do so. In normal operation, depression and release of the MOUSEXY buttons causes data to be selected or moved.

8.1.3 Input 2 (DOG CLK) is a signal from the video section that indicates the screen is blanked. This input will generate two interrupts to the processor 60 times per second. Interrupts occur at the start (DOG CLK = 0) and end (DOG CLK = 1) of vertical blank. Programs use this interrupt to update screen images such as the MOUSEXY cursor during blank so flicker does not occur. DOG CLK can also be used as a clock input to a Counter/Timer (C/T) circuit inside the DUART. The C/T circuit can generate time intervals and interrupt the processor at the end of time out.

8.1.4 Input 4, Input 5, and Input 6 (IP4, IP5, and IP6 respectively) are used to receive the following control information via the EIA RS232C line from the host computer.

- IP4: Clear To Send (CTS)
- IP5: Data Set Ready (DSR)
- IP6: Data Carrier Detect (DCD)

8.1.5 Output 0 and Output 7 (OP0 and OP7) are used to control the EIA RS232C link to the host computer. OP0 sends Data Terminal Ready (DTR) to the host and OP7 sends DTR to an auxiliary send only EIA RS232C printer port.

8.1.6 Output 1 (OP1) is used to invert the video signal.

- OP1 = 0: dark background
- OP1 = 1: green background

8.1.7 Output 3 (OP3) is used as the selection ~~control~~ line for multiplexing the send signal to the keyboard (OP3 = 1) or the auxiliary EIA RS232C auxiliary printer port (OP3 = 0). This signal can be used to direct the control words to the keyboard or direct data to the auxiliary printer.

Note: The receive port from the keyboard is used only for the keyboard.

8.1.8 Output 4, Output 5, and Output 6 (INT232R, INTKBD, and INT232S respectively) can be used to interrupt the processor. INT232R interrupts when data is received on the EIA RS232C port. INTKBD interrupts when data is received from the keyboard. INT232S interrupts when the EIA RS232C send register is empty. The EIA RS232C line has dedicated serial I/O ports on the DUART. A general purpose interrupt to the processor is used for other interrupt conditions such as the MOUSEXY buttons.

8.1.9 Associated with the interrupt system are the Interrupt Mask Register (IMR) and the Interrupt Status Register (ISR). The IMR may be programmed to select only certain conditions to cause an interrupt. The ISR can be read by the CPU to determine all currently active interrupting conditions.

8.1.10 The baud rate of all of the EIA RS232C send and receive lines can be programmed to be any commonly used baud rate. The baud rate of the keyboard interface is 4800 baud per keyboard requirements. When the keyboard send line is used for the auxiliary printer, any normal baud rate can be used. The DUART interfaces to the processor by eight parallel bidirectional data signals.

8.2 BAUD RATE GENERATOR

The Baud Rate Generator (BRG) operates from the crystal oscillator (X1) and is capable of generating 18 commonly used data communications baud rates ranging from 50 to 38.4K baud. The clock outputs from the BRG are at 16X the actual baud rate. The C/T can be used as a timer to produce a 16X clock for any other baud rate by counting down the crystal clock or an external clock. The four clock selectors allow the independent selection, for each receiver and transmitter, of any of these baud rates or an external timing signal.

8.3 COMMUNICATIONS CHANNELS

The transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate start, stop, and optional parity bits and outputs a composite serial stream of data. The receiver accepts serial data on the Receive Serial Data (RxD) pin, converts this serial input to parallel format, checks for start bit, stop bit, parity bit (if any), or break condition and sends an assembled character to the CPU.

8.4 INPUT PORT

Four change-of-state detectors are provided which are associated with inputs MBO, DOG, JLK, MB1, and MB2. A high-to-low or low-to-high transition of these inputs lasting longer than 25-50 micro-seconds will set the corresponding bit in the Input Port Change Register (IPCR). The bits are cleared when the register is read by the CPU. Any change of state can also be programmed to generate an interrupt to the CPU.

8.5 OUTPUT PORT

The 8-bit multi-purpose output port can be used as a general purpose output port, in which case the outputs are the complements of the Output Port Register (OPR). OPR[n]=1 results in OP[n]=low and vice-versa. Bits of the OPR can be individually set and reset. A bit is set by performing a write operation at address 20003B with the accompanying data specifying the bits to be set (1=set, 0=no change). Likewise, a bit is reset by a write at address 20003F with the accompanying data specifying the bits to be reset (1=reset, 0=no change).

8.6 TRANSMITTER

The DUART is conditioned to transmit data when the transmitter is enabled through the Command Register (CR). The DUART indicates to the CPU that it is ready to accept a character by setting the Transmitter Ready (TxRDY) bit in the status register. This condition can be programmed to generate an interrupt request at OP6. When a character is loaded into the Transmit Holding Register (THR), the above conditions are negated. Data is transferred from the THR to the Transmit Shift Register (TSR) when it is idle or has completed transmission of the previous character. The TxRDY conditions are then asserted again which means one full character time of buffering is provided. Characters cannot be loaded into the THR while the transmitter is disabled.

8.6.1 The transmitter converts the parallel data from the CPU to a serial bit stream on the Transmit Serial Data (TxD) output pin. It automatically sends a start bit followed by the programmed number of data bits, an optional parity bit, and the programmed number of stop bits. The least significant bit is sent first. Following the transmission of the stop bits, if a new character is not available in the THR, the TxD output remains high and the Transmitter Empty (TxEMT) bit in the Status Register (SR) will be set to 1. If the transmitter is disabled, it continues operating until the character currently being transmitted is completely sent out. The transmitter can be forced to send a continuous low condition by issuing a send break command.

8.7 RECEIVER

The DUART is conditioned to receive data when enabled through the command register. The receiver looks for a high to low (mark to space) transition of the start bit on the RxD input pin. If a transition is detected, the state of the RxD pin is sampled each 16X clock for 7-1/2 clocks. If the RxD signal is

sampled high, the start bit is invalid and the search for a valid start bit begins again. If the RxD signal is still low, a valid start bit is assumed and the receiver continues to sample the input at one bit time intervals at the theoretical center of the bit, until the proper number of data bits and the parity bit (if any) have been assembled, and one stop bit has been detected. The least significant bit is received first. The data is then transferred to the Receive Holding Register (RHR) and the Receiver Ready (RxRDY) bit in the SR is set to a 1. This condition can be programmed to generate an interrupt at INT232R and INTKBD for the EIA RS232C input and the keyboard input respectively.

8.7.1 After the stop bit is detected, the receiver will immediately look for the next start bit. However, if a non-zero character was received without a stop bit (framing error) and RxD remains low for one half of the bit period after the stop bit was sampled, then the receiver operates as if a new start bit transition had been detected at that point.

8.7.2 The parity error, framing error, overrun error and received break state (if any) are strobed into the SR at the received character boundary, before the RxRDY status bit is set. If a break condition is detected (RxD is low for the entire character including the stop bit), a character consisting of all zeros will be loaded into the RHR and the received break bit in the SR is set to 1. The RxD input must return to a high condition for at least one-half bit time before a search for the next start bit begins.

8.7.3 The RHR consists of a First-In-First-Out Data Buffer (FIFO) with a capacity of three characters. Data is loaded from the receive shift register into the topmost empty position of the FIFO. The RxRDY bit in the status register is set whenever one or more characters are available to be read, and a FIFO Full (FFULL) status bit is set if all three stack positions are filled with data. Either of these bits can be selected to cause an interrupt. A read of the RHR outputs the data at the top of the FIFO. After the read cycle, the data in the FIFO and its associated status bits are 'popped' thus emptying a FIFO position for new data.

8.7.4 In addition to the data word, three status bits (Parity Error (PE), Framing Error (FE), and received break) are also appended to each data character in the FIFO (overrun is not). Status can be provided in two ways, as programmed by the error mode control bit in the mode register. In the 'character' mode, status is provided on a character-by-character basis: the status applies only to the character at the top of the FIFO. In the characters coming to the top of the FIFO since the last 'reset error' command was issued. The FIFO is 'popped' only when the RHR is read. Therefore the status register should be read prior to reading the FIFO.

8.7.5 If the FIFO is full when a new character is received, that character is held in the receive shift register until an FIFO position is available. If an additional character is received while this state exists, the contents of the FIFO are not affected: the character previously in the shift register is lost and the overrun error status bit (SR[4]) will be set upon receipt of the start

bit of the new (overrunning) character.

8.7.6 If the receiver is disabled, the FIFO characters can be read. However, no additional characters can be received until the receiver is enabled again. If the receiver is reset, the FIFO and all of the receiver status, and the corresponding output ports and interrupt are reset. No additional characters can be received until the receiver is enabled again.

8.8 PROGRAMMING

The operation of the DUART is programmed by writing control words into the appropriate registers. Operational feedback is provided via status registers which can be read by the CPU. The addressing of the registers is described in Table I-3.

Table I-3 DUART REGISTER ADDRESSING

ADDRESS	READ	WRITE
200003	Mode Register A(MR1A,MR2A)	Mode Register A(MR1A,MR2A)
200007	Status Register A(SRA)	Clock Select Reg. A(CSRA)
20000B	*Reserved*	Command Register A(CRA)
20000F	RX Holding Register A(RHRA)	TX Holding Reg. A(THRA)
200013	Input Port Chg. Reg.(IPCR)	Aux. Control Reg. (ACR)
200017	Interrupt Status Reg.(ISR)	Interrupt Mask Reg. (IMR)
20001B	Counter/Timer Upper (CTU)	C/T Upper Register (CTUR)
20001F	Counter/Timer Lower (CTL)	C/T Lower Register (CTLR)
200023	Mode Register B(MR1B,MR2B)	Mode Register B(MR1B,MR2B)
200027	Status Register B(SRB)	Clock Select Reg. B(CSRB)
20002B	*Reserved*	Command Register B(CRB)
20002F	RX Holding Reg. B(RHRB)	TX Holding Reg. B(THRB)
200033	*Reserved*	*Reserved*
200037	Input Port	Output Port Conf.Reg.(OPCR)
20003B	Start Counter Command	Set Output Port Bits Command
20003F	Stop Counter Command	Reset Output Port Bits Command

8.8.1 The contents of certain control registers are initialized to zero on RESET. Care should be exercised if the contents of a register are changed during operation, since certain changes may cause operational problems. For example, changing the number of bits per character while the transmitter is active may cause the transmission of an incorrect character. In general, the contents of the Mode Register (MR), the Clock Select Register CSR, and the Output Port Configuration Register OPCR should only be changed while the receiver(s) and transmitter(s) are not enabled, and certain changes to the

Auxiliary Control Register ACR should only be made while the C/T is stopped.

8.8.2 Mode Registers 1 and 2 (MR1 and MR2 respectively) of each channel are accessed via independent auxiliary pointers. The pointer is set to MR1A (MR1B) by RESET or by issuing a "reset" command via the corresponding command register CRA (CRB) or at Power On Reset (POR). Any read or write of the mode register while the pointer is at MR1A (MR1B) switches the pointer to MR2A (MR2B). The pointer then remains at MR2A (MR2B), so that subsequent accesses are always to MR2A (MR2B) unless the pointer is reset to MR1A (MR1B) as described above.

8.8.3 Mode, command, clock select, and status registers are duplicated for each channel to provide total independent operation and control. Refer to Table I-4a and I-3b for register bit descriptions.

TABLE I-4a DUART REGISTER BIT DESCRIPTIONS

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	RX RTS CONTROL	RX INT SELECT	ERROR MODE	PARITY MODE		PARITY TYPE	BITS PER CHAR	
MR1A	0=no	0=RXRDY	0=char	00=with parity		0=even	00=5	
MR1B	1=yes	1=FFULL	1=block	01=force parity		1=odd	01=6	
	Must be 0			10=no parity			10=7	
				11=not used			11=8	

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	CHANNEL MODE		TxRTS CONTROL	CTS ENABLE Tx	STOP BIT LENGTH*			
MR2A	00=normal		0=no	0=no	0=0.563	4=0.813	8=1.563	C=1.813
MR2B	01=Auto echo		1=yes	1=yes	1=0.625	5=0.875	9=1.625	D=1.875
	10=Local loop				2=0.688	6=0.938	A=1.688	E=1.938
	11=Remote loop		Must be 0	Must be 0	3=0.750	7=1.000	B=1.750	F=2.000

*Add 0.5 to values shown for 0-7 if channel is programmed for 5 bits/char.

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
CSRA	RECEIVER CLOCK SELECT				TRANSMITTER CLOCK SELECT			
CSRB	see text				see text			

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	not used	MISCELLANEOUS COMMANDS			DISABLE Tx	ENABLE Tx	DISABLE Rx	ENABLE Rx
CRA	must	see text			0=no	0=no	0=no	0=no
CRB	be 0				1=yes	1=yes	1=yes	1=yes

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	RECEIVED BREAK	FRAMING ERROR	PARITY ERROR	OVERRUN ERROR	TxEVT	TxRDY	FFULL	RxRDY
SRA	0=no	0=no	0=no	0=no	0=no	0=no	0=no	0=no
SRB	1=yes	1=yes	1=yes	1=yes	1=yes	1=yes	1=yes	1=yes
	*	*	*					

*These status bits are appended to the corresponding data character in the FIFO. A read of the status register provides these bits (7:5) from the top of the FIFO together with bits 4:1. These bits are cleared by a 'reset error status' command. In character mode they are discarded when the corresponding data character is read from the FIFO.

TABLE I-4b DUART REGISTER BIT DESCRIPTIONS

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
OPCR	OP7	OP6	OP5	OP4	OP3	OP2			
	0=OPR[7] 1=TxRDYB	0=OPR[6] 1=TxRDYA	0=OPR[5] 1=RxDY/ FFULLB	0=OPR[4] 1=RxDY/ FULLA RS232	00=OPR[3] 01=C/T OUTPUT 10=TxCB(1X) 11=RxCB(1X)	00=OPR[2] 01=TxCA(16X) 10=TxCA(1X) 11=RxCA(1X)			
	Must be 0	Must be 1	Must be 1	Must be 1	Must be 00	Must be 00			

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
ACR	BRG SET SELECT	COUNTER/TIMER MODE AND SOURCE		DELTA IP3 INT	DELTA IP2 INT	DELTA IP1 INT	DELTA IPO INT	
	0=set1 1=set2	See Table I-6		0=off 1=on Must be 1	0=off 1=on Must be 1	0=off 1=on Must be 1	0=off 1=on Must be 1	

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
IPCR	DELTA IP3	DELTA IP2	DELTA IP1	DELTA IPO	IP3	IP2	IP1	IPO
	0=no 1=yes	0=no 1=yes	0=no 1=yes	0=no 1=yes	0=low 1=high	0=low 1=high	0=low 1=high	0=low 1=high

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
ISR	INPUT PORT CHANGE	DELTA BREAK B	RxDY/ FFULLB	TxDYB	COUNTER READY	DELTA BREAK A	RxDY/ FFULLA	TxDY.
	0=no 1=yes	0=no 1=yes	0=no 1=yes	0=no 1=yes	0=no 1=yes	0=no 1=yes	0=no 1=yes	0=no 1=yes

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
IMR	IN. PORT CHANGE INT	DELTA BREAK B INT	RxDY/ FFULLB INT	TxDYB INT	COUNTER READY INT	DELTA BREAK A INT	RxDY/ FFULLA INT	TxDYA INT
	0=off 1=on	0=off 1=on	0=off 1=on	0=off 1=on	0=off 1=on	0=off 1=on	0=off 1=on	0=off 1=on

CTUR	C/T[15]	C/T[14]	C/T[13]	C/T[12]	C/T[11]	C/T[10]	C/T[9]	C/T[8]

CTLR	C/T[7]	C/T[6]	C/T[5]	C/T[4]	C/T[3]	C/T[2]	C/T[1]	C/T[0]

8.9 CHANNEL A AND B MODE REGISTER ONE

A. MR1A - EIA RS232C MODE REGISTER

B. MR1B - KEYBOARD (SEND ONLY AUX. PRINTER) MODE REGISTER

8.9.1 MR1[7] MUST BE 0.

8.9.2 MR1[6] - Receiver Interrupt Select - This bit selects either the channel receiver ready status (RxDY) or the channel A FIFO full status (FFULL) to be used for CPU interrupts. It also causes the selected bit to be output on OP4 if it is programmed as an interrupt output via the OPCR.

8.9.3 MR1[5] - Error Mode Select - This bit selects the operating mode of the three FIFO status bits (FE, PE, received break). In the "character" mode, status is provided on a character-by-character basis: the status applies only to the character at the top of the FIFO. In the "block" mode, the status provided in the SR for these bits is the accumulation (logical OR) of the status for all characters coming to the top of the FIFO since the last "reset error" command was issued.

8.9.4 MR1[4:3] - Parity Mode Select - If "with parity" or "force parity" is selected, a parity bit is added to the transmitted character and the receiver performs a parity check on incoming data.

8.9.5 MR1[2] - Parity Type Select - This bit selects the parity type (odd or even) if the "with parity" mode is programmed by MR1[4:3], and the polarity of the forced parity bit if the "force parity" mode is programmed. It has no effect if the "no parity" mode is programmed.

8.9.6 MR1[1:0] - Bits per Character Select - This field selects the number of data bits per character to be transmitted and received. The character length does not include the start, parity, and stop bits.

8.10 CHANNEL A AND B MODE REGISTER TWO

A. MR2A - EIA RS232C MODE

B. MR2B - KEYBOARD (SEND ONLY AUX. PRINTER) MODE

8.10.1 MR2[7:6] - Mode Select - Each channel of the DUART can operate in one of four modes. MR2[7:6]=00 is the normal mode, with the transmitter and receiver operating independently. MR2[7:6]=01 places the channel in the automatic echo mode, which automatically retransmits the received data. The following conditions are true while in automatic echo mode:

- Received data is relocked and retransmitted on the TxDA output.

2. The receive clock is used for the transmitter.
3. The receiver must be enabled, but the transmitter need not be enabled.
4. The TxRDY and TxEMT status bits are inactive.
5. The received parity is checked, but not regenerated for transmission, i.e., transmitted parity bit is as received.
6. Character framing is checked, but the stop bits are retransmitted as received.
7. A received break is echoed as received until the next valid start bit is detected.
8. CPU to receiver communication continues normally, but the CPU to transmitter link is disabled.

8.10.2 Two diagnostic modes can also be configured. MR2[7:6]=10 selects local loop-back mode. In this mode:

1. The transmitter output is internally connected to the receiver input.
2. The transmitter clock is used for the receiver.
3. The TxDA output is held high.
4. The RxDA input is ignored.
5. The transmitter must be enabled, but the receiver need not be enabled.
6. CPU to transmitter and receiver communications continue normally.

8.10.3 The second diagnostic mode is the remote loop-back mode, selected by MR2[7:6]=11. In this mode:

1. Received data is reclocked and retransmitted on the TxDA output.
2. The receive clock is used for the transmitter.
3. Received data is not sent to the local CPU, and the error status conditions are inactive.
4. The received parity is not checked and is not regenerated for transmission, i.e., transmitted parity bit is as received.
5. The receiver must be enabled.

6. Character framing is not checked, and the stop bits are retransmitted as received.
7. A received break is echoed as received until the next valid start bit is detected.

8.10.4 The user must exercise care when switching into and out of the various modes. The selected mode will be activated immediately upon mode selection, even if this occurs in the middle of a received or transmitted character. Likewise, if a mode is de-selected, the device will switch out of the mode immediately. An exception to this is switching out of auto-echo or remote loop-back modes: if the de-selection occurs just after the receiver has sampled the stop bit (indicated in auto-echo by assertion of RxRDY), and the transmitter is enabled the transmitter will remain in auto-echo mode until the entire stop bit has been retransmitted.

8.10.5 MR2[5] - MUST BE 0.

8.10.6 MR2[4] - MUST BE 0.

8.10.7 MR2[3:0] - Stop Bit Length Select - This field programs the length of the stop bit appended to the transmitted character. Stop bit lengths of 9/16 to 1 and 1-9/16 to 2 bits, in increments of 1/16 bit, can be programmed for character lengths of 6, 7, and 8 bits. For a character length of 5 bits, 1-1/16 to 2 stop bits can be programmed in increments of 1/16 bit. The receiver only checks for a 'mark' condition at the center of the first stop bit position (one bit time after the last data bit, or after the parity bit if parity is enabled) in all cases.

8.11 CHANNEL A AND B CLOCK SELECT REGISTER

A. CSRA - EIA RS232C CLOCK SELECT REGISTER

B. CSRB - KEYBOARD (SEND ONLY AUX. PRINTER) CLOCK SELECT REGISTER

8.11.1 CSR[7:4] - Receiver Clock Select - This field selects the baud rate clock for the receiver as follows:

CSR[7:4]	Baud Rate CLOCK=3.6864MHz	
	ACR[7]=0	ACR[7]=1
0 0 0 0	50	75
0 0 0 1	110	110
0 0 1 0	134.5	134.5
0 0 1 1	200	150
0 1 0 0	300	300
0 1 0 1	600	600
0 1 1 0	1,200	1,200
0 1 1 1	1,050	2,000
1 0 0 0	2,400	2,400
1 0 0 1	4,800	4,800
1 0 1 0	7,200	1,800
1 0 1 1	9,600	9,600
1 1 0 0	38.4K	19.2K
1 1 0 1	Timer	Timer
1 1 1 0	DO NOT USE	DO NOT USE
1 1 1 1	DO NOT USE	DO NOT USE

8.11.2 The receiver clock is always a 16X clock.

8.11.3 CSR[3:0] - Transmitter Clock Select - This field selects the baud rate clock for the transmitter. The field definition is as per CSR[7:4].

8.11.4 The transmitter clock is always a 16X clock.

8.12 CHANNEL A AND B COMMAND REGISTER

A. CRA - EIA RS232C COMMAND REGISTER

B. CRB - KEYBOARD (SEND ONLY AUX PRINTER) COMMAND REGISTER

8.12.1 CR7 - MUST BE 0.

8.12.2 CR[6:4] - Miscellaneous Commands - The encoded value of this field may be used to specify a single command as follows:

CR[6:4]	COMMAND
0 0 0	No command.
0 0 1	Reset MR pointer. Causes the MR pointer to point to MRI.
0 1 0	Reset receiver. Resets the receiver as if a hardware reset had been applied. The receiver is disabled and the FIFO is flushed.
0 1 1	Reset transmitter. Resets the transmitter as if a hardware reset had been applied.
1 0 0	Reset error status. Clears the Received Break, Parity Error, Framing Error, and Overrun Error bits in the status registers (SRA[7:4]). Used in character mode and in block mode to clear all error status.
1 0 1	Reset break change interrupt. Causes the break detect change bit in the interrupt status register (ISR[2]) to be cleared to zero.
1 1 0	Start break. Forces the TxD output low (spacing). If the transmitter is empty the start of the break condition will be delayed up to two bit times. If the transmitter is active the break begins when transmission of the character is completed. If a character is in the THR, the start of the break will be delayed until that character, or any others loaded subsequently are transmitted. The transmitter must be enabled for this command to be accepted.
1 1 1	Stop break. The TxD line will go high (marking) within two bit times. TxD will remain high for one bit time before the next character, if any, is transmitted.

8.12.3 CR[3] - Disable Transmitter - This command terminates transmitter operation and resets the TxRDY and TxEMT status bits. However, if a character is being transmitted or if a character is in the THR when the transmitter is disabled, the transmission of the character(s) is completed before assuming the inactive state.

8.12.4 CR[2] - Enable Transmitter - Enables operation of the transmitter. The TxRDY status bit will be asserted.

8.12.5 CR[1] - Disable Receiver - This command terminates operation of the receiver immediately - a character being received will be lost. The command has no effect on the receiver status bits or any other control registers.

8.12.6 CR[0] - Enable Receiver - Enables operation of the receiver. Forces the receiver into the search for start-bit state.

8.13 CHANNEL A AND B STATUS REGISTER

A. SRA - EIA RS232C STATUS

B. SRB - KEYBOARD (SEND ONLY AUX. PRINTER) STATUS

8.13.1 SR[7] - Received Break - This bit indicates that an all zero character of the programmed length has been received without a stop bit. Only a single FIFO position is occupied when a break is received; further entries to the FIFO are inhibited until the RxD line returns to the marking state for at least one-half a bit time.

8.13.1.1 When this bit is set, the Delta Break bit in the ISR is set. ISR is also set when the end of the break condition, as defined above, is detected.

8.13.1.2 The break detect circuitry can detect breaks that originate in the middle of a received character. However, if a break begins in the middle of a character, it must persist until at least the end of the next character time in order for it to be detected.

8.13.2 SR[6] - Framing Error - This bit, when set, indicates that a stop bit was not detected when the corresponding data character in the FIFO was received. The stop bit check is made in the middle of the first stop bit position.

8.13.3 SR[5] - Parity Error - This bit is set when the 'with parity' or 'force parity' mode is programmed and the corresponding character in the FIFO was received with incorrect parity.

8.13.4 SR[4] - Overrun Error - This bit, when set, indicates that one or more characters in the received data stream have been lost. It is set upon receipt of a new character when the FIFO is full and a character is already in the receive shift register waiting for an empty FIFO position. When this occurs, the character in the receive shift register (and its break detect, parity error and framing error status, if any) is lost. This bit is cleared by a 'reset error status' command.

8.13.5 SR[3] - Transmitter Empty (TxEMT) - This bit will be set when the transmitter underruns, i.e., both the transmit holding register (THR) and the transmit shift register are empty. It is set after transmission of the last stop bit of a character if no character is in the THR awaiting transmission. It is reset when the THR is loaded by the CPU or when the transmitter is disabled.

8.13.6 SR[2] - Transmitter Ready (TxRDY) - This bit, when set, indicates that the THR is empty and ready to be loaded with a character. This bit is cleared when the THR is loaded by the CPU and is set when the character is transferred to the transmit shift register. TxRDY is reset when the transmitter is disabled and is set when the transmitter is first enabled. Note! Characters loaded into the THR while the transmitter is disabled will not be transmitted.

8.13.7 SR[1] - FIFO Full (FFULL) - This bit is set when a character is transferred from the receive shift register to the receive FIFO and the transfer causes the FIFO to become full, i.e., all three FIFO positions are occupied. It is reset when the CPU reads the RHR. If a character is waiting in the receive shift register because the FIFO is full, FFULL will not be reset when the CPU reads the RHR.

8.13.8 SR[0] - Receiver Ready (RxDY) - This bit indicates that a character has been received and is waiting in the FIFO to be read by the CPU. It is set when the character is transferred from the receive shift register to the FIFO and reset when the CPU reads the RHR, if after this read there are no more characters still in the FIFO.

8.14 OUTPUT PORT CONFIGURATION REGISTER (OPCR)

8.14.1 OPCR[7] - OP7 Output Select - This bit programs the OP7 output to provide the complement of OPR[7]. It must be '0'.

8.14.2 OPCR[6] - OP6 Output Select - This bit programs the OP6 output (INT232S) to provide the channel A transmitter interrupt output, which is the complement of TxRDYA. When in this mode OP6 acts as an open collector output. Note that this output is not masked by the contents of the IMR. It must be '1'.

8.14.3 OPCR[5] - OP5 Output Select - This bit programs the OP5 output (INTKBD) to provide the channel B receiver interrupt output, which is the complement of ISR[5]. When in this mode OP5 acts as an open collector output. Note that this output is not masked by the contents of the IMR. It must be '1'.

8.14.4 OPCR[4] - OP4 Output Select - This bit programs the OP4 output (INT232R) to provide the channel A receiver interrupt output, which is the complement of ISR[4]. When in this mode OP4 acts as an open collector output. Note that this output is not masked by the contents of the IMR. It must be '1'.

8.14.5 OPCR[3:2] - OP3 Output Select - This field programs the OP3 output to provide the complement of OPR[3]. It must be '1'.

8.14.6 OPCR[1:0] - OP2 Output Select - This field programs the OP2 output to provide the complement of OPR[2]. It must be '00'.

8.15 AUXILIARY CONTROL REGISTER (ACR)

8.15.1 ACR[7] - Baud Rate Generator Set Select - This bit selects one of two sets of baud rates to be generated by the BRG:

Set 1: 50, 110, 134.5, 200, 300, 600,
1.05K, 1.2K, 2.4K, 4.8K, 7.2K,
9.6K, and 38.4K baud.

Set 2: 75, 110, 134.5, 150, 300, 600,
1.2K, 1.8K, 2.0K, 2.4K, 4.8K,
9.6K, and 19.2K baud.

8.15.2 The selected set of rates is available for use by the channels A and B receivers and transmitters as described in CSRA and CSRB. Baud rate generator characteristics are given in Table I-5.

TABLE I-5. BAUD RATE GENERATOR CHARACTERISTICS
CRYSTAL OR CLOCK=3.6864MHz

NOMINAL RATE(BAUD)	ACTUAL 16x CLOCK (kHz)	ERROR (PERCENT)
50	0.8	0
75	1.2	0
110	1.759	-0.069
134.5	2.153	0.059
150	2.4	0
200	3.2	0
300	4.8	0
600	9.6	0
1050	16.756	-0.260
1200	19.2	0
1800	28.8	0
2000	32.056	0.175
2400	38.4	0
4800	76.8	0
7200	115.2	0
9600	153.6	0
19.2K	307.2	0
38.4K	614.4	0

NOTE: Duty cycle of 16X clock is 50% +/- 1%.

8.15.3 ACR[6:4] - Counter/Timer Mode and Clock Source Select- This field selects the operating mode of the counter/timer and its clock source as shown in Table I-6.

TABLE I-6. ACR[6:4] FIELD DEFINITION

ACR[6:4]	MODE	CLOCK SOURCE
0 0 0	Counter	IP2 is connected to the 30Hz video signal which has its transitions at the start of vertical blank.
0 0 1	Counter	TXCA-1X clock of channel A transmitter
0 1 0	Counter	TXCB-1X clock of channel B transmitter
0 1 1	Counter	3.6864MHz Crystal
1 0 0	Timer	(IP2) is connected to the 30Hz video signal which has its transitions at the start of vertical blank.
1 0 1	Timer	IP2 (see above) divided by 16.
1 1 0	Timer	3.6864MHz Crystal
1 1 1	Timer	3.6864MHz Crystal divided by 16

8.15.4 ACR[3:0] - IP3, IP2, IP1, IPO Change of State Interrupt Enable - These must be '1' so the Input Port Change register (IPCR) cause the input change bit in the interrupt status register (ISR[7]) to be set. This results in the generation of an interrupt when mouse button 0, 1, or 2 (IP3, IP1, IPO) are pressed or released, or when video vertical blank starts (IP2).

8.16 INPUT PORT CHANGE REGISTER (IPCR)

8.16.1 Inputs IP3, IP1, IPO are connected to mouse buttons 0, 1, and 3 respectively. Input IP2 is connected to a 60 Hz signal that has transitions at the start and end of vertical blank.

8.16.2 IPCR[7:4] - MBO, DOG CLK, MB1, MB2 Change of State - These bits are set when a change of state, as defined in the Input Port section of this data sheet, occurs at the respective input pins. They are cleared when the IPCR is read by the CPU. A read of the IPCR also clears ISR[7], the input change bit in the interrupt status register. The setting of these bits can be programmed to generate an interrupt to the CPU.

8.16.3 IPCR[3:0] - MBO, DOG CLK, MB1, MB2 Current State - These bits provide the current state of the respective inputs. The information is unlatched and reflects the state of the input pins at the time the IPCR is read.

8.17 INTERRUPT STATUS REGISTER (ISR)

This register provides the status of all potential interrupt sources. The contents of this register are masked by the interrupt mask register (IMR). If a bit in the ISR is a '1' and the corresponding bit in the IMR is also a '1', the INTRN output will be asserted. If the corresponding bit in the IMR is a zero, the state of the bit in the ISR has no effect on the INTRN output. Note that the IMR does not mask the reading of the ISR - the true status will be provided regardless of the contents of the IMR. The contents of this register are initialized to 00 when the DUART is reset.

8.17.1 ISR[7] - Input Port Change Status - This bit is a '1' when a change of state has occurred at the MB2, MB1, DOG CLK, or MBO inputs and that event has been selected to cause an interrupt by the programming of ACR[3:0]. The bit is cleared when the CPU reads the IPCR. This bit indicates that a mouse button has been depressed or released or that vertical blank is starting.

8.17.2 ISR[6] - Channel B Change in Break - This bit, when set, indicates that the channel B receiver, which is connected to the keyboard, has detected the beginning or the end of a received break. It is reset when the CPU issues a channel B 'reset break change interrupt' command.

8.17.3 ISR[5] - Channel B Receiver Ready or FIFO Full - The function of this bit is programmed by MR1B[6]. If programmed as receiver ready, it indicates that a character has been received in channel B and is waiting in the FIFO to be read by the CPU. It is set when the character is transferred from the receive shift register to the FIFO and reset when the CPU reads the RHR. If after this read there are more characters still in the FIFO the bit will be set again after the FIFO is 'popped'. If programmed as FIFO full, it is set when a character is transferred from the receive holding register to the receive FIFO and the transfer causes the channel B FIFO to become full, i.e., all three FIFO positions are occupied. It is reset when the CPU reads RHR. If a character is waiting in the receive shift register because the FIFO is full, the bit will be set again when the waiting character is loaded into the FIFO.

8.17.4 ISR[4] - Channel B Transmitter Ready - This bit indicates data can be sent to the keyboard or the auxiliary printer. This bit is a duplicate of TXRDYB (SRB[2]).

8.17.5 ISR[3] - Counter Ready - In the counter mode, this bit is set when the counter reaches terminal count and is reset when the counter is stopped by a stop counter command.

8.17.5.1 In the timer mode, this bit is set once each cycle of the generated square wave (every other time that the counter/ timer reaches zero count). The bit is reset by a stop counter command. The command, however, does not stop the counter/timer.

8.17.6 ISR[2] - Channel A Change in Break - This bit, when set, indicates that the channel A receiver, which is connected to the keyboard, has detected the beginning or the end of a received break. It is reset when the CPU issues a channel A 'reset break change interrupt' command.

8.17.7 ISR[1] - Channel A Receiver Ready or FIFO Full - The function of this bit is programmed by MR1A[6]. If programmed as receiver ready, it indicates that a character has been received in a channel A and is waiting in the FIFO to be read by the CPU. It is set when the character is transferred from the receive shift register to the FIFO and reset when the CPU reads the RHR. If after this read there are more characters still in the FIFO the bit will be set again after the FIFO is 'popped'. If programmed as FIFO full, it is set when a character is transferred from the receive holding register to the receive FIFO and the transfer causes the channel A FIFO to become full, i.e., all three FIFO positions are occupied. It is reset when the CPU reads the RHR. If a character is waiting in the receive shift register because the FIFO is full, the bit will be set again when the waiting character is loaded into the FIFO.

8.17.8 ISR[0] - Channel A Transmitter Ready - This bit indicates data can be sent to the EIA RS232C line. This bit is a duplicate of TxRDYA (SRA[2]).

8.18 INTERRUPT MASK REGISTER (IMR)

The programming of this register selects which bits in the ISR cause an interrupt output. If a bit in the ISR is a '1' and the corresponding bit in the IMR is also a '1', the INTRN output will be asserted. If the corresponding bit in the IMR is a zero, the state of the bit in the ISR has no effect on the INTRN output. Note that the IMR does not mask the programmable interrupt outputs INT232S, INTKBD, and INT232R or the reading of the ISR.

Normally this register would contain the following mask:

BIT
7 = 1 Interrupt on mouse button change or vertical blank.
6 = 0 The keyboard should not cause a line break.
5 = 0 The keyboard receive data interrupt is handled by OPCR[5].
4 = 1 Interrupt when keyboard or auxiliary printer can receive data.
3 = 1 Interrupt when the programmed time out has occurred.
2 = 1 Interrupt when the EIA RS232C has a line break.
1 = 0 The EIA RS232C receive data interrupt is handled by OPCR[4].
0 = 0 The EIA RS232C send data interrupt is handled by OPCR[6].

8.19 COUNTER/TIMER REGISTERS (CTUR AND CTLR)

The CTUR and CTLR hold the eight MSB's and eight LSB's respectively of the value to be used by the counter/timer in either the counter or timer modes of operation. Note that these registers are write-only and cannot be read by the CPU.

8.19.1 In the timer (programmable divider) mode, the C/T generates a square wave with a period of twice the value (in clock periods) of the CTUR and CTLR. If the value in CTUR or CTLR is changed, the current half-period will not be affected, but subsequent half periods will be. In this mode the C/T runs continuously. Receipt of a start counter command (read address 20003B) causes the counter to terminate the current timing cycle and to begin a new cycle using the values in CTUR and CTLR.

8.19.2 The counter ready status bit (ISR[3]) is set once each cycle of the square wave. The bit is reset by a stop counter command (read address 20003F). The command, however, does not stop the C/T.

8.19.3 In the counter mode, the C/T counts down the number of pulses loaded into CTUR and CTLR by the CPU. Counting begins upon receipt of a start counter command. Upon reaching terminal count (0000), the counter ready interrupt bit (ISR[3]) is set. The counter continues counting past the terminal count until stopped by the CPU. ISR[3] is cleared when the counter is stopped by a stop counter command. The CPU may change the values of CTUR and CTLR at any time, but the new count becomes effective only on the next start counter command. If new values have not been loaded, the previous count values are preserved and used for the next count cycle.

8.19.4 In the counter mode, the current value of the upper and lower 8 bits of the counter (CTU, CTL) may be read by the CPU. It is recommended that the counter be stopped when reading to prevent potential problems which may occur if a carry from the lower 8-bits to the upper 8-bits occurs between the times that both halves of the counter are read. However, note that a subsequent start counter command will cause the counter to begin a new count cycle using the values in CTUR and CTLR.

8.20 FS-11 DESCRIPTION

8.20.1 DUART

8.20.1.1 MLA11 The DUART provides the interface between the I/O circuits and the processor. Data pins D0 - D7, address pins A0 - A3, enable pins GEN, WRN, RDN, and interrupt pins INTRN, INTKBD, INT232S allow the DUART to interrupt the processor and allow the processor to read or write the DUART. DUART pins MB2, MB1, MBO interrupt the processor whenever a mouse button is released or depressed. DUART pin DOG CLK interrupts the processor whenever video vertical retrace blank starts and ends. DUART pin RVIDEO enables the processor to change the screen to either normal or reverse video.

8.20.2 Baud Rate Clock X1 supplies the DUART's internal baud rate generator with a clock from which the baud rates for the keyboard, auxiliary printer, and EIA RS232C lines are generated.

8.20.3 DUART Reset

8.20.3.1 MLE8-12 This pin provides power up reset to the DUART.

8.20.4 Keyboard Data Input Buffer

8.20.4.1 MLD6-9 This pin buffers the serial data from the keyboard to the DUART.

8.20.5 Keyboard, Auxiliary Printer Output Multiplexer

8.20.5.1 MLB9 Multiplex MLB9 directs the serial signal out of the DUART to the keyboard when OP3 is high and to the auxiliary printer when OP3 is low.

8.20.6 EIA Drivers

8.20.6.1 MLB8 This chip drives the EIA RS232C serial output signals and data terminal ready signals to the auxiliary printer and the EIA RS232C line to the host computer.

8.20.7 EIA Receivers

8.20.7.1 MLB6 This chip receives the EIA RS232C serial input, clear to send, data set ready and data carrier detect signals from the EIA RS232C line from the host computer.

9. FS-12 - EPROM AND SELECT LOGIC

EPROM's are used for storing programs called Firmware. A total of 8 (eight) 28 pin EPROM's may be installed. Each EPROM is organized into 8 bits per pack so it takes 4 EPROM's to make one 32 bit word. A selection switch allows 4 different memory packages to be inserted into the 8 EPROM sockets. The following list summarizes the different EPROM configurations.

1. 8K x 8 EPROM's can be inserted for 8K or 16K x 32 bits of firmware.
2. 8K x 8 RAM's can be inserted for 8K or 16K x 32 bits of firmware. The RAM's are used when developing firmware because it allows down loading into the firmware area.
3. 16K x 8 EPROM's can be inserted for 16K or 32K x 32 bits of firmware.
4. 32K x 8 EPROM's can be inserted for 32K or 64k x 32 bits of firmware.

Also, a switch option allows selection of 200nsec or 250nsec EPROM's. For a summary of the above information and switch positions necessary for each configuration see Figure I-4.

SWITCH NO. 8	MEMORY CHIP TYPE & SIZE			
	8K X 8 RAM	8K X 8 ROM	16K X 8 ROM	32K X 8 ROM
1	ON	OFF	OFF	OFF
2	OFF	ON	OFF	OFF
3	OFF	OFF	ON	OFF
4	OFF	OFF	OFF	ON
5	OFF	ON	ON	OFF
6	OFF	OFF	OFF	ON

TOTAL MEMORY SIZE	CHIP LOCATIONS
8K X 32 (8K X 8 X 4)	F15, H15, J15, L15
16K X 32 (8K X 8 X 8)	F15, H15, J15, L15 F14, H14, J14, L14
16K X 32 (16K X 8 X 4)	F15, H15, J15, L15
32K X 32 (16K X 8 X 8)	F15, H15, J15, L15 F14, H14, J14, L14
32K X 32 (32K X 8 X 4)	F15, H15, J15, L15
64K X 32 (32K X 8 X 8)	F15, H15, J15, L15 F14, H14, J14, L14

MEMORY SPEED
≤ 200ns : SWITCH 8 ON
> 200ns : SWITCH 8 OFF

FIGURE I - 4

9.1 FS-12 DESCRIPTION

9.1.1 EPROM EPROM's MLL15, MLK15, MLH15, and MLG15 provide the low address bank of firmware.

EPROM's MLL14, MLK14, MLH14, and MLG14 provides the high address bank of firmware. The EPROM's are directly connected to the processor address and data busses.

9.1.2 EPROM Output Enable Control EPROM output enable (pin 22) onto the data bus is decoded by MLE7-6 (low address bank) and MLE7-3 (high address bank) when the processor addresses the EPROM. Multiplexer MLF15-9 and switches 2, 3, & 4 provide output enable selection for 8K, 16K, or 32K EPROMs.

9.1.3 EPROM Chip Enable Control EPROM chip enable (pin 20) is active whenever the processor address level 22 is low. This keeps the EPROM in the low power dissipation mode when the RAM is on and ready to do a fast data access when RAM is off.

9.1.4 EPROM Address Control EPROM address (pin 26) is connected to MLF15-7 which provides processor address level 15 used by 16K and 32K EPROMs. EPROM address (pin 27) is connected to MLF14-4, 7, 12, & 9 which provides processor address level 16 used by 32K EPROMs.

9.1.5 EPROM Fault Control MLF15-12 connects the write EPROM fault and watchdog timer fault circuits to the processor fault input.

9.1.6 EPROM Emulator Control Multiplexers MLF14 and MLF15 can be selected by closing switch 1 to provide operation of 8K x 8 static RAMs. MLF15 provides the signals to enable the RAMs and inhibit processor faults. MLF14 provides the signals to write the RAMs.

10. FS-13 - PARALLEL INTERFACE

10.1 OVERVIEW

The Parallel Interface is an 8 bit Parallel Input/Output port (PIO). It allows the BELLMAC 32A Processor to interface with an external I/O card. The external I/O card will be used to expand the I/O capability of the 5620.

In order to program the PIO you must know the programming requirements of the external I/O card connected to it. The PIO has control signals for addressing up to 32 external locations for either read or write operations. It also has two levels of interrupt priority and an asynchronous data ready signal that allows interfacing with I/O's much slower than the processor.

10.2 FS-13 DESCRIPTION

10.2.1 Parallel I/O Data Port

10.2.1.1 MLD8 This chip is a bidirectional eight bit data transceiver used to interface with an external I/O circuit board

10.2.2 Parallel I/O Control Port

10.2.2.1 MLD7 This chip provides reset (pin 18), enable (pin 16), read/write (pin 14), address (pins 12, 9, 7, 5, 3), and MLD6-12 provides write control of the external I/O.

MLD6 provides input pins for interrupt (pins 4 and 6) and ready (pin 2) from the external I/O.

11. FS-14 - NONVOLATILE MEMORY (BATTERY BACK-UP RAM)

The Battery Back-Up RAM (BBRAM) is used for nonvolatile storage of terminal set up and configuration data. It has its own battery to prevent loss of data when the AC power is off. The organization of BBRAM is 2K x 8 bits. Its memory is read and written by the processor. Normal operation allows the user to configure the terminal options in a set-up mode and store this configuration in the BBRAM so the set-up process does not have to be repeated every time the terminal is powered up.

11.1 FS-14 DESCRIPTION

11.1.1 2K x 3 Static RAM

11.1.1.1 MLG13 This chip is the 2K x 8 static RAM used for storage of non-volatile data. Signals MA121-MA021 are the address select lines from the processor. Signals MD151-MD081 are the 8 bit bidirectional data bus connected to the processor.

11.1.1.2 MLG13-21 Enables the static RAM for a write operation.

11.1.1.3 MLG13-20 Enables the static RAM outputs during a read operation.

11.1.1.4 MLG13-18 Enables the RAM for read and write operations when the power supply is on. This signal is held active (low) by transistor Q1 as long as dc power is within its specified range.

11.1.2 Battery Recharging Circuit Resistors R4, R5, R6, diodes CR1, CR2, and capacitors C1, C2 are used to generate a battery isolated and filtered +5 volts from the +5 volt and +12 volt supplies. Resistor R11 and diode CR5 recharge the battery when power is on. When the power is turned off battery B1 resistor R7 and diode CR6 are used to maintain data in the RAM by supplying voltage to

MLG13-24, while MLG13-18 disables read/write operations.

12. FS-15 - POWER DISTRIBUTION


DCOK1 is a reset signal from the power supply. It is on for a minimum of one milli-second after the voltages are in range and before the voltages go out of range.

The +12V, +5V, and -12V are power lines from the logic power supply. Nominal current levels are as follows:

DC Voltage	DC Current	DC power
+5	3.0A	15 Watts
+12	130mA	1.56 Watts
-12	90mA	1.08 Watts

NOTE: MANUFACTURE PER MR 2001 AND MR 2029 GROUP 4

SHEET 2		REVISIONS				
REV.	DATE	BY	REASON	ISSUE	AUTH. NO.	
1	9-9-83			1	28057R	
2	1-18-84			2	27540	
3				3	27793	
4	2-21-84			4	27814	
5	5-30-84			5	27923	
6				6	28110	
7	12-7-84			7	28107	
8	2-18-85			8	28205	
9	2-18-85			9	28390	



STAMP IN LAST THREE DIGITS (972)

SEE EQUIPMENT NOTE 102 FOR EXACT LOCATION OF CR7 & CR8.

407715 CONNECTOR W/340:58 R:VET (2 PLS)

SEE EQUIPMENT NOTE 102 FOR EXACT LOCATION OF CR9 & CR10

405037 CONNECTOR W/405184 PINS IN POSITIONS 1,2,3,4,6

401624 CONNECTOR W/341644 PINS (9 PLS)

412418 SOCKET (32 PLS)

452179 LABEL AFFIXED TO BOARD UNDER BATTERY.

409472 ETCHED CIRCUIT BOARD

MLB15 SPACED .062 ABOVE CARD WHEN SOLDERING

412418 SOCKET (8 PLS)

CIRCUIT CARD
MC
TERMINAL LOGIC CARD ASSEMBLY

APPROVALS
 PROJ. SLV. PROJ. DIR. MFG. REL. COMPL.
 EMGR. ARB. DSGNR.
 DRAWN JJT DATE 5-1-83
 E - NUMBER
 SD - CD NO. 4972
 R & D FILE NO. 3-A185.234A

TELETYPE CORPORATION
410972 (1 OF 2)

SIMILAR TO:
TC 661-0679

CIRCUIT DESCRIPTION FOR THE 410862 CPU CARD

1. INTRODUCTION

The 32B CPU card (TPN 410862) directly replaces the BELLMAC 32A (TPN 404132) microprocessor in the 5620 DMD. It includes the BELLMAC 32B (TPN 352132) microprocessor, the associated clock chip (TPN 416558), and additional emulation circuitry. This emulation circuitry provides wait-state insertion, synthesis of an interrupt acknowledge signal (/IACK)*, and synthesis of byte write strobes. The 32B CPU card emulates only that subset of the 32A functionality which is implemented in the 5620 DMD.

2. MICROPROCESSOR AND CRYSTAL OSCILLATOR

Included on the 32B CPU card are the 32B microprocessor (ML4) and its associated (10 MHz) crystal oscillator chip (ML1). 32B leads which are directly compatible with the 32A are wired directly to the appropriate pins of the 32A footprint. Those which are not directly compatible are wired via the emulation circuitry comprised of ML3 and ML4. Unused 32B inputs are forced to the appropriate logic levels. Unused outputs remain floating.

2.1 32B Architectural Characteristics

Some of the architectural characteristics of the CPU are:

- Sixteen 32-bit registers
- Separate 32-bit address and data busses
- Internal instruction queue and cache
- Extensive pipelining
- Wait-state generation accomodates slow peripherals

See TPN 352132 for more information on the 32B.

* In this text, 32B signals which are low true are indicated by a '/' preceding the signal name. On the accompanying schematics, the same signals are indicated low true by a solid line over the signal name. Recall that 32A signal polarity is indicated by a '0' or '1' suffix. This nomenclature does not apply to the 32B.

2.2 Instruction Set

The 32B supports a powerful instruction set which includes the standard data transfer, arithmetic and logical operations plus unique operations such as modulo math, multiply etc. The large number of program control instructions and operating system instructions make the 32B especially suitable for multi-tasking, UNIX type environments.

The processor's instructions are mnemonic based, assembly language statements. Each instruction is one or two bytes and defines the operation to be performed as well as the operand(s) type. Operands can be bytes, half-words (16-bits), words (32-bits), bit-fields within a word, or blocks and strings of data locations.

2.3 CPU Reads and Writes

Peripheral read and write accesses are at least four cycles of the 10 MHz clock. The CPU begins an access by driving address, data and status onto the appropriate busses. Next, address strobe and data strobe are asserted. The access is not terminated until the peripheral returns a 'ready' signal via /DTACK or /SRDY. Thus, an access can be extended indefinitely to accomodate slow peripherals.

2.4 Faults

Attempts to write to EPROM or 'timeout' are CPU recognized faults. They are reported by an active fault input and terminate bus operations.

2.5 I/O Interrupts

Interrupt requests are acknowledged in an interrupt acknowledge cycle which has the same timing as a read cycle. The interrupt vector is forced onto bits 0 through 7 of the CPU data bus.

2.6 Exceptional Conditions

In addition to interrupt requests and resets, several types of events may interrupt the execution of a program. These events are 'exceptions' and their occurrence will cause transfer of program control to the appropriate exception handling routine. When an exception is detected, current process context is stored to allow the process to resume execution once the exception has been handled.

2.7 Pin Assignments

Refer to the 4862SD schematic diagram or TPN 352132 for pin assignments.

2.8 Clock requirements

The two clock inputs to the CPU are driven by oscillator M11. The oscillator is crystal controlled and provides two 10 MHz signals separated by 90 degrees of phase.

3. WAIT-STATE INSERTION

The 32B runs at a higher clock frequency than the 32A and requires less clock periods to complete a read or write cycle. This significantly impacts system timing. From timing analysis we see that the emulation hardware will be required to introduce wait-states on peripheral accesses. This is necessary to guarantee that the 32B does not terminate CPU cycles before accessed peripherals are ready.

Two inputs to the 32B (/SRDY and /DTACK) are used to introduce wait-states. The CPU will not end a cycle before at least one of these inputs have been asserted. /SRDY is a synchronous input and must not be asserted asynchronously (doing so may cause the CPU to enter a metastable state). Consequently, wait-states are generated using /DTACK exclusively.

The 32B CPU card uses a PAL (ML2) to assert /DTACK. The PAL contains three flip-flops configured as a 3-bit synchronous counter. At the beginning of each machine cycle, when address-strobe (/AS) is high, the counter is loaded with zeros. /AS is subsequently asserted by the CPU, and the counter advances state on each rising edge of CLK34. Thus, the count at any time reflects the number of clock states elapsed in the current machine cycle. The PAL is programmed to assert /DTACK on condition that the required number of wait-states have elapsed (as indicated by the counter) for the accessed peripheral. CPU address leads ADDR20-ADDR22 are provided as PAL inputs and indicate which peripheral is being accessed in each machine cycle. Consider for example an EPROM access, which requires two wait-states. In this case, ADDR20-ADDR22 are all low. The PAL will assert /DTACK when ADDR20-ADDR22 are low, and the counter indicates a count of 2 (two wait-states have elapsed).

From timing analysis the required number of wait-states for each type of access was determined. Note that display RAM and PIO accesses are different from all other accesses in that they are completely asynchronous: The CPU issues a request to access these peripherals at the beginning of a cycle. However, it is not possible to predict how many wait-states will be necessary before the peripherals are ready. In this case, the PAL allows WSEL (generated on the motherboard) to drive /DTACK directly.

Note that the PAL logic equations for /DTACK include a hold term. This term ensures that once /DTACK is asserted, it will be held true until the CPU ends the current cycle (as indicated by negation of /AS).

4. SYNTHESIS OF /IACK


The 32B, unlike the 32A does not provide an explicit interrupt acknowledge. Instead, it provides an interrupt acknowledge cycle status code on status lines SAS0-SAS3. It is necessary to provide an interrupt acknowledge signal (/IACK) when the corresponding code appears on the status lines.

A problem arises in the synthesis of /IACK due to the timing of status codes: The status code for the current cycle remains valid only through state 3. After the trailing edge of state 3, status codes reflect the next cycle status. As a result, it is necessary to 1)hold current cycle status through the end of the current cycle, 2)ensure that status for a following cycle is not interpreted as current cycle status. The PAL will assert /IACK only when the appropriate status code is detected and the counter indicates zero elapsed clock states (i.e. current status valid). A hold term is provided such that /IACK will be held until the interrupt cycle is ended, as indicated by the negation of /AS.

5. SYNTHESIS OF BYTE STROBES

The 32A uses WS00 thru WS30 to enable any subset of the four memory banks corresponding to bytes 0 thru 3. Which of these signals are asserted depends on the type of access: word, upper halfword, lower halfword or any of four bytes. The 32B does not issue separate enable strobes for each bank. Rather, it provides DSIZE0, DSIZE1, ADDR0 and ADDR1. These output a code corresponding to the type of access. A prom (ML3) is used to generate WS00 thru WS30 from the appropriate permutations of DSIZE0, DSIZE1, ADDR0, ADDR1, /AS and R/W.

NOTE: MANUFACTURE PER MR 2001



RM NO. 72825
216 SWAGE PINS
.025" DIA. X .225" LONG
PINS EXTEND BELOW
THE BOARD .160" ± .010"
(NON-COMPONENT SIDE)
(32A FOOTPRINT)

409862 ETCHED CIRCUIT BOARD

REVISIONS						
CUSTOMER IDENTIFICATION	ISSUE	DATE	VERSION	ASSOCIATED NOTE	DESIGNER	COMPL. DATE
1	A					8-16-84
						28702R

CIRCUIT CARD
MC
32B CPU
CARD ASSEMBLY

APPROVALS
PROJ. SUPV. *JLO* PRM. DIR. *JLO* INFO. REL. *JLO*
ENGR. Y B DSGNR.
DRAWN JLO DATE 4-19-84
E - NUMBER
SD - CD NO.
R & D FILE NO. 3-A185234A



410862 (1 OF 2)

SIMILAR TO:

SCALE 4/1

SHEET INDEX

CONTENTS	SHEET NO.	ISSUE NO.																												SHEET NO.
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	
SHEET INDEX	A1	1																												A1
FS-1 32B PROCESSOR	B1	1																												B1
FS-2 POWER DISTRIBUTION	B2	1																												B2
FS-3 FLOATING PINS	B2	1																												B2

SUPPORTING INFORMATION	
CATEGORY	NO.
32B CPU CARD ASM	410862
CIRCUIT DESCRIPTION	4862CD

SHEET INDEX NOTES


1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
2. THIS SHEET INDEX WILL BE REISSUED AND UPDATED EACH TIME ANY SHEET OF THE DRAWING IS REISSUED OR A NEW SHEET IS ADDED.
3. THE LAST COMPLETED COLUMN INDICATES THE LATEST ISSUE NUMBER OF THE SHEET INDEX.
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NO.
5. ISSUE DATES WILL BE SHOWN ON THE SHEET INDEX ONLY.

REVISIONS		
ISSUE	DATE	AUTH. NO.
1	8-20-84	28702R

32B CPU CARD


APPROVALS		
PROJ. SUPV. JCH	PROJ. DIR. JKA	MFG. REL. COMPL. JJK
ENGR. YB	DSGMR.	
DRN. JLO	DATE 6-22-84	
R & D FILE 3-A185.234A		
S-NUMBER		

TELETYPE



4862SD-A1

FS-1 32B PROCESSOR



32B CPU CARD
TELETYPE CORPORATION
SKOKIE, ILLINOIS
4862SD-B1

FS-2 POWER DISTRIBUTION

FS-3 FLOATING PINS

PAL


15	00
16	A2
17	A1

PROM

11	05
12	06
13	07
14	08

OSC

2	N.C.
4	N.C.
9	N.C.
14	OSC OUT



32A FOOTPRINT

16
102-108
110-112
114-119
123
136-137
141
145
149
153-154
158-165
167-168
170-172
201-203
208
211-220
226
237
240
244
248
252
254-262
265-266
269-272

32B

S1	ADDR24
T1	ADDR25
U1	ADDR26
Q1	ADDR27
P2	ADDR28
R1	ADDR29
R2	ADDR30
S2	ADDR31
U4	IQSO
R3	IQS1
T5	XMD0
S5	XMD1
L11	DRDY
S7	BRACK
V4	SOI
W8	RRRACK
L10	ABORT
Q10	RESET
U11	DO NOT CONNECT
W11	DO NOT CONNECT
W10	DO NOT CONNECT
G11	VAD
K11	DO NOT USE
T11	CYCLE 1


0

DRAWING NO.	SHEET NO.	DESCRIPTION	ISSUE NUMBER																													
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
		SCHEMATIC WIRING DIAGRAMS																														
4972SD	ALL	TERMINAL LOGIC CARD	1	1	1	2	3	4	4	4																						
4973SD	ALL	I/O FILTER CARD	1	2	2	2	2	2	2	3																						
4362SD	ALL	32B CPU CARD	-	-	-	1	1	1	1	1																						
		CIRCUIT DESCRIPTIONS																														
4972CD	ALL	TERMINAL LOGIC CARD	1	1	1	1	1	2	2	2																						
4362CD	ALL	32B CPU CARD	-	-	-	1	1	1	1	1																						
		ASSEMBLY DRAWINGS																														
410972	ALL	TERMINAL LOGIC CARD	1	4	5	6	7	7	8	9																						
410973	ALL	I/O FILTER CARD	1	2	2	2	2	2	2	3																						
410128	ALL	TERMINAL LOGIC CARD	-	-	-	1	1	2	3	4																						
410862	ALL	32B CPU CARD	-	-	-	1	1	1	1	1																						
		ACTUAL WIRING DIAGRAMS																														
9671WD	ALL	56D502 DISPLAY MODULE	1	2	2	3	3	3	3	3																						
		MARKINGS CHART																														
56D502/MC	ALL	MODEL 56D502 DISPLAY MODULE	1	1	1	2	2	3	3	5																						
TELETYPE CORPORATION	COA 28110	NOTE : THE LAST COMPLETED COLUMN INDICATES THE LATEST ISSUE NUMBER OF WDP.																									SHEET 1 OF 1					


0

UNIT SET CODE	① COMBINED I.D. PLATE					CURRENT RATING (AMP)	CANADIAN REG. MARK	VOLTAGE & FREQ. RATING	② NAME PLATE	③ CAUTION PLATE	CUSTOMER MARKING CODE
	LABEL PART NO.	MODEL	SET CODE	SERIAL NO.							
56D502AAA	456644	5620AAA101	(TYPE)	(TYPE)	1.5		120 VAC 50/60Hz	416568	414129		TA
" ABA	"	ABA			"			"	"		"
" BAA	"	BAA			"			416567	"		BI
" BBA	"	BBA			"			"	"		"
" CAA	430587	CAA			0.8		220V 50-60Hz	416564	"		ER
" CBA	"	CBA			"		"	"	"		"


REVISIONS		
ISSUE	DATE	AUTH. NO.
2	9-5-84	28110
3	10-18-84	28397
4	11-28-84	27979-1
5	1-18-85	27861-2



NOTE: TYPE IN INFORMATION AS SHOWN, IN ADDITION TO CODE AND SERIAL NO.




FRONT VIEW



REAR VIEW

MARKING CHART FOR MODEL 56D502 DISPLAY MODULE

APPROVALS		
PROJ. SUPV.	PROJ. ENGR.	MFG. REL. COMPL.
<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
ENGR. KS	DSGNR.	
DRN. JLO	DATE 6-14-84	
R & D FILE 3-A185.234A		
S-NUMBER		



SHEET INDEX

CONTENTS	SHEET NO.	ISSUE NO.																									SHEET NO.
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	
SHEET INDEX	A1	1	2	3																							A1
ACTUAL WIRING (USA)	B1	1	2	3																							B1
COMPONENT LOCATION AND CABLE ROUTING (USA)	B2	1	2	3																							B2
ACTUAL WIRING (OLIVETTI)	B3	-	-	1																							B3
COMPONENT LOCATION AND CABLE ROUTING (OLIVETTI)	B4	-	-	1																							B4

SUPPORTING INFORMATION	
CATEGORY	NO.

USE OF SHEET INDEX

WHEN CHANGES ARE MADE IN THIS DRAWING:

- ONLY CHANGED SHEETS WILL BE REISSUED. (INCLUDING SHEET 1)
- UNCHANGED SHEETS RETAIN EXISTING ISSUE NUMBER.

THE LAST COMPLETED COLUMN ON THE SHEET INDEX INDICATES THE LATEST ISSUE PER SHEET.

REVISIONS		
ISSUE	DATE	AUTH. NO.
1	8-2-83	29057R
2	11-23-83	27541
3	9-5-84	28110

HISTORY NOTES

1) ISSUE 2 ADDED ACTUAL AND SCHEMATIC VIEWS OF 117366 AND 307544 GROUNDING STRAPS.


ACTUAL WIRING DIAGRAM FOR MODEL 56D502AAA DOT MAPPED DISPLAY

APPROVALS		
PROJ. SUPV.	PROJ. DIR.	MFG. REL. COMPL.
<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
ENGR. ARB	DSGMR. ARB	
DRN. JJT	DATE 6-23-83	
R & D FILE 3-A185.234A		
S-NUMBER 62719S		



ACTUAL WIRING (USA)

REVISIONS		
ISSUE	DATE	AUTH. NO.
3		



ACTUAL WIRING DIAGRAM FOR MODEL 56D502AAA DOT MAPPED DISPLAY

APPROVALS		
PROJ. SUPV.	PROJ. ENGR.	MFG. REL. COMPL.
ENGR. ARB	OSGR. ARB	
DRW. JJT	DATE	
R & D FILE 3-A185.234A		
S-NUMBER 62719S		




9671WD-B1

REAR VIEW

COMPONENT LOCATION AND
CABLE ROUTING
(USA)

BOTTOM VIEW



BRIGHTNESS CONTROL CABLE,
PART OF 413460 MONITOR

PART OF 416501 CABLE ASM.
(AC POWER TO SUPPLY)

416502 CABLE ASM.

410973 I/O FILTER CARD

413460 MONITOR

PART OF 416501 CABLE ASM.
(AC POWER TO MONITOR)

BRIGHTNESS CONTROL

407088 SWITCH

BLACK

117366 STRAP

WHITE

BLACK & WHITE WIRES ARE
PART OF 416501 CABLE ASM.
(AC POWER TO FAN)

307544 STRAPS FOR
FAN STUD & FAN FRAME

BLACK

WHITE

J1

J2

J3

410972 TERMINAL LOGIC CARD
OR
410128 TERMINAL LOGIC CARD (XRAM)

BLACK WIRES PART OF 416501 CABLE

401562
NUT W/LW

307544
STRAP, GROUNDING (2)

117366 STRAP

92527
STARWASHER
(4)

401562
NUT W/LW

TO FAN

TO LOWER ENCL.

TO MONITOR

PART OF 416501
CABLE ASM.

307544 (2) AND 117366 STRAPS
TO FAN STUD, FAN & MONITOR

414092 POWER SUPPLY

408960 FAN

GREEN WIRE FROM
LINE FILTER

414473 LINE FILTER

412394 AC CORD


ACTUAL WIRING
DIAGRAM FOR THE
580502AAA
DOT MAPPED DISPLAY

TELETYPE CORPORATION
SKOKIE, ILLINOIS

9671WD-B2

ACTUAL WIRING (OLIVETTI)

REVISIONS		
ISSUE	DATE	AUTH. NO.
1	3-9-84	28110



ACTUAL WIRING DIAGRAM FOR MODEL 560502CAA DOT MAPPED DISPLAY

APPROVALS		
PROJ. COPY	PROJ. DIR.	MFG. REL. COMPL.
ENGR. ARB	DESIGN. ARB	
DRN. JJT	DATE	
R & D FILE 3-A185.234A		
S-NUMBER 62719S		




9671WD-B3

REAR VIEW

COMPONENT LOCATION AND
CABLE ROUTING
(OLIVETTI)

BOTTOM VIEW



ACTUAL WIRING DIAGRAM FOR THE 56D502CAA DOT MAPPED DISPLAY

TELETYPE CORPORATION SKOKIE, ILLINOIS

9671WD-B4