

MINUTEMAN COMPUTER

USERS GROUP

D17B COMPUTER

DOCUMENTATION

Report MCUG-1-71

- * Plug-In Assembly Locations
- * Wire List
- * Logic Equations

April 1971

PREFACE

This publication of the *MINUTEMAN COMPUTER USERS GROUP* contains plug-in assembly locations, a wire list, and logic equations for the D17B computers currently used in the Systems Laboratory at Tulane University. Arrangement of the material is specified by the table of contents on the following page which lists the first page number in each major section.

An attempt has been made to correct errors previously contained in this material. Additional errors and corrections will be distributed to *MCUG* members for the purpose of updating this publication as they are reported. Please send correspondence to the chairman of the *MCUG* at the following address.

Dr. Charles H. Beck
Professor of Electrical Engineering
Tulane University
New Orleans, Louisiana 70118

TABLE OF CONTENTS

	Page
Preface	ii
D17B Computer Plug-In Assembly Locations	1
D17B Computer Wire List	3
D17B Computer Logic Equations	39

* MCUG EXECUTIVE COMMITTEE *

Chairman - Dr. Charles H. Beck, Professor of Electrical Engineering, Tulane University

Hardware - Dr. James D. Bargainer, Associate Professor of Electrical Engineering, University of Houston

Publications and Membership - Dr. Robert A. Manhart, Professor of Electrical Engineering, University of Nevada

Software - Mr. Donald E. Geister, Research Engineer, Aerospace Engineering, University of Michigan

Spare Parts and Maintenance - Mr. Charles M. Swanson, Instructor of Electronics, Mankato Area Voc-Tech Institute

D17B COMPUTER

PLUG-IN ASSEMBLY LOCATIONS

All plug-in assemblies listed in the following section are part of D17B computers located in the Systems Laboratory at Tulane University.

Assembly Number	Receptacle Number	Nomenclature	Part Number
A1	J401	No. 3 Read Amplifier	57673-501
A2	J402	No. 3 Read Amplifier	57673-501
A3	J403	"	"
A4	J404	"	"
A5	J405	"	"
A6	J406	"	"
A7	J407	"	"
A8	J408	"	"
A9	J409	"	"
A10	J410	"	"
A11	J411	"	"
A12	J412	"	"
A13	J413	No. 128 Logic Network	57830-501
A14	J414	Write Amplifier Assembly	57606-501
A15	J415	No. 30 Logic Network	57669-501
A16	J416	No. 2 Write Electronic Switch	57759-501
A17	J417	No. 3 Clock Pulse Trigger Amplifier	57806-501
A18	J418	No. 2 Control Network	57836-501
A19	J419	Write Switch Control Network	57645-501
A20	J420	No. 112 Logic Network	57858-501
A21	J421	No. 113 Logic Network	57860-501
A22	J422	No. 2 Flip-Flop Network	57800-501
A23	J423	No. 114 Logic Network	57862-501
A24	J424	No. 115 Logic Network	57864-501
A25	J425	No. 116 Logic Network	57866-501
A26	J426	No. 2 Flip-Flop Network	57800-501
A27	J427	No. 111 Logic Network	57856-501
A28	J428	No. 2 Flip-Flop Network	57800-501
A29	J429	No. 117 Logic Network	57868-501
A30	J430	No. 2 Flip-Flop Network	57800-501
A31	J431	No. 129 Logic Network	57834-501
A32	J432	No. 119 Logic Network	57808-501
A33	J433	No. 120 Logic Network	57810-501
A34	J434	No. 2 Flip-Flop Network	57800-501
A35	J435	No. 21 Logic Network	57627-501
A36	J436	No. 122 Logic Network	57814-501
A37	J437	No. 123 Logic Network	57816-501
A38	J438	No. 2 Flip-Flop	57800-501
A39	J439	No. 124 Logic Network	57818-501

Assembly Number	Receptacle Number	Nomenclature	Part Number
A40	J440	No. 2 Flip-Flop Network	57800-501
A41	J441	No. 6 Input/Output Network	57765-501
A42	J442	No. 101 Input/Output Network	57826-501
A43	J443	No. 101 Input/Output Network	57826-501
A44	J444	"	"
A45	J445	"	"
A46	J446	"	"
A47	J447	"	"
A48	J448	Cable Electronic Control Amplifier	57820-501
A52	P20-	Magnetic Memory Assembly	55380-304
A53	J518	Write Amplifier Assembly	57606-501
A54	J519	No. 107 Logic Network	57848-501
A55	J520	Write Amplifier Assembly	57606-501
A56	J521	No. 108 Logic Network	57850-501
A57	J522	No. 109 Logic Network	57852-501
A58	J523	No. 2 Flip-Flop Network	57800-501
A59	J524	No. 2 Flip-Flop Network	57800-501
A60	J525	No. 110 Logic Network	57854-501
A61	J526	No. 103 Logic Network	57846-501
A62	J527	No. 2 Logic Driver Electronic Control Amplifier	57824-501
A63	J528	No. 4 Logic Network	57711-501
A64	J529	No. 102 Logic Network	57844-501
A65	J530	No. 2 Logic Driver Electronic Control Amplifier	57824-501
A68	J533	No. 101 Logic Network	57842-501
A69	J534	No. 2 Logic Driver Electronic Control Amplifier	57824-501
A70	J535	No. 126 Logic Network	57822-501
A71	J536	No. 2 Flip-Flop Network	57800-501
A72	J537	No. 127 Logic Network	57828-501
A73	J538	No. 2 Flip-Flop Network	57800-501
A74	J539	No. 3 Digital-to-Analog Converter	57812-501
A75	J540	No. 3 Digital-to-Analog Converter	57812-501
A76	J541	No. 4 Voltage Output D-C Amplifier	57870-501
A77	J542	No. 4 Voltage Output D-C Amplifier	57870-501
A78	J543	"	"
A79	J544	No. 2 Voltage Output Electronic Switch	57840-501
A81	J546	No. 2 Voltage Output Electronic Switch	57840-501
A83	J548	No. 104 Input/Output Network	57832-501

D17B COMPUTER

WIRE LIST

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J1 -30	J518-29	10V	J414-/A	J414-23	15V
J1 -31	J418- L	10V	J414-/P	J414-/Y	15V
J401-/J	J401-30	10V	J414-/Y	J417-/V	15V
J401-30	J402-/J	10V	J414-23	J416- Y	15V
J402-/J	J402-30	10V	J416- Y	J416-21	15V
J402-30	J403-/J	10V	J416-21	J518-23	15V
J403-/J	J403-30	10V	J417-/V	J418-/U	15V
J403-30	J404-/J	10V	J418-/U	J418-39	15V
J404-/J	J404-30	10V	J418-39	J419-/E	15V
J404-30	J405-/J	10V	J518-/A	J518-23	15V
J405-/J	J405-30	10V	J518-/A	J520-23	15V
J405-30	J406-/J	10V	J520-/A	J520-23	15V
J406-/J	J406-30	10V	J520-/A	J544- V	15V
J406-30	J407-/J	10V	J544- V	J546- V	15V
J407-/J	J407-30	10V			
J407-30	J408-/J	10V	J1 -10	J419- C	15V
J408-/J	J408-30	10V	J419- A	J419- 1	15V
J408-30	J409-/J	10V	J419- A	J419- B	15V
J409-/J	J409-30	10V	J419- B	J419- C	15V
J409-30	J410-/J	10V	J419- 1	J419- 2	15V
J410-/J	J410-30	10V	P201-45	J419- 2	15V
J410-30	J411-/J	10V	P201-49	J419- 1	15V
J411-/J	J411-30	10V	P202-45	J419- A	15V
J411-30	J412-/J	10V	P202-49	J419- B	15V
J412-/J	J412-30	10V			
J412-30	J414-/H	10V	J1 -16	J417-36	2V
J414-/H	J414-29	10V	J1 -18	J518-20	2V
J414-29	J418- L	10V	J1 -19	J417-36	2V
J417-39	J418- M	10V	J1 -20	J523-22	2V
J418- L	J418-10	10V	J1 -21	J422-22	2V
J418- M	J418-11	10V	J401-/L	J401-32	2V
J418-10	J518-29	10V	J401-/L	J417-37	2V
J418-10	J418-11	10V	J401-32	J402-/L	2V
J418-11	J422- Z	10V	J402-/L	J402-32	2V
J422- Z	J426- Z	10V	J402-32	J403-/L	2V
J426- Z	J428- Z	10V	J403-/L	J403-32	2V
J428- Z	J430- Z	10V	J403-32	J404-/L	2V
J430- Z	J434- Z	10V	J404-/L	J404-32	2V
J434- Z	J438- Z	10V	J404-32	J405-/L	2V
J438- Z	J440- Z	10V	J405-/L	J405-32	2V
J440- Z	J441-22	10V	J405-32	J406-/L	2V
J441-21	J441-22	10V	J406-/L	J406-32	2V
J441-21	J442- 2	10V	J406-32	J407-/L	2V
J442- 2	J443- 2	10V	J407-/L	J407-32	2V
J443- 2	J444- 2	10V	J407-32	J408-/L	2V
J444- 2	J445- 2	10V	J408-/L	J408-32	2V
J445- 2	J446- 2	10V	J408-32	J409-/L	2V
J446- 2	J447- 2	10V	J409-/L	J409-32	2V
J447- 2	J448- C	10V	J409-32	J410-/L	2V
J448- C	J538- Z	10V	J410-/L	J410-32	2V
J518-/H	J518-29	10V	J410-32	J411-/L	2V
J518-/H	J520-29	10V	J411-/L	J411-32	2V
J520-/H	J520-29	10V	J411-32	J412-/L	2V
J520-/H	J523- Z	10V	J412-/L	J412-32	2V
J523- Z	J524- Z	10V	J412-32	J414- X	2V
J524- Z	J527- Z	10V	J414- X	J414-20	2V
J527- X	J527- Z	10V	J414-20	J520- X	2V
J527- X	J530- X	10V	J417-36	J417-37	2V
J530- X	J530- Z	10V	J417-37	J434-23	2V
J530- Z	J534- Z	10V	J422-22	J422-23	2V
J534- X	J534- Z	10V	J422-23	J426-23	2V
J534- X	J536- Z	10V	J426-22	J426-23	2V
J536- Z	J538- Z	10V	J426-22	J428-22	2V
			J428-22	J428-23	2V
J1 - 9	J518-23	15V	J428-23	J430-23	2V
J414- Y	J414- N	15V	J430-22	J430-23	2V
J414- Y	J414-/A	15V	J430-22	J434-22	2V
J414-/A	J414-/P	15V	J434-22	J434-23	2V

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J434-23	J440-23	2V	J403- U	J403-17	6V
J438-22	J538-22	2V	J403-/F	J403-28	6V
J438-22	J438-23	2V	J403-17	J404- U	6V
J438-23	J440-23	2V	J403-28	J404-/F	6V
J440-22	J440-23	2V	J404- U	J404-17	6V
J518- X	J518-20	2V	J404-/F	J404-28	6V
J518- X	J520-20	2V	J404-17	J405- U	6V
J520- X	J520-20	2V	J404-28	J405-/F	6V
J523-22	J523-23	2V	J405- U	J405-17	6V
J523-23	J524-22	2V	J405-/F	J405-28	6V
J524-22	J524-23	2V	J405-17	J406- U	6V
J524-23	J536-23	2V	J405-28	J406-/F	6V
J536-22	J536-23	2V	J406- U	J406-17	6V
J536-22	J538-23	2V	J406-/F	J406-28	6V
J538-22	J538-23	2V	J406-17	J407- U	6V
J7 -25	J440-22	2V	J406-28	J407-/F	6V
J1 - 7	J417- B	25V	J407- U	J407-17	6V
J416-/H	J416-29	25V	J407-/F	J407-28	6V
J416-29	J417- 1	25V	J407-17	J408- U	6V
J417- B	J417- 1	25V	J407-28	J408-/F	6V
J417- 1	J418-/P	25V	J408- U	J408-17	6V
J418-/P	J418-35	25V	J408-/F	J408-28	6V
J418-35	J441-20	25V	J408-17	J409- U	6V
J441-20	J442- 5	25V	J408-28	J409-/F	6V
J442- 4	J442- 5	25V	J409- U	J409-17	6V
J442- 4	J443- 4	25V	J409-/F	J409-28	6V
J443- 4	J444- 4	25V	J409-17	J410- U	6V
J443- 4	J443- 5	25V	J409-28	J410-/F	6V
J444- 4	J445- 4	25V	J410- U	J410-17	6V
J444- 4	J444- 5	25V	J410-/F	J410-28	6V
J445- 4	J446- 4	25V	J410-17	J411- U	6V
J445- 4	J445- 5	25V	J410-28	J411-/F	6V
J446- 4	J447- 4	25V	J411- U	J411-17	6V
J446- 4	J446- 5	25V	J411-/F	J411-28	6V
J447- 4	J447- 5	25V	J411-17	J412- U	6V
J447- 5	J448-17	25V	J411-28	J412-/F	6V
J448-17	J548-20	25V	J412- U	J412-17	6V
J539- J	J539- 8	25V	J412-/F	J412-28	6V
J539- J	J540- 8	25V	J412-17	J412-28	6V
J540- J	J540- 8	25V	J412-28	J419-/X	6V
J540- J	J541-/C	25V	J417-/R	J418-/H	6V
J541-/C	J542-/C	25V	J417-/R	J417-/S	6V
J542-/C	J543-/C	25V	J418-/H	J418-29	6V
J543-/C	J548-21	25V	J419-/W	J419-/X	6V
J548-20	J548-21	25V	J419-/W	J418-29	6V
J1 - 1	J419- U	35V	J419-/X	J541-41	6V
J419- U	J419-17	35V	J541-41	J542-41	6V
J419-17	J541- Z	35V	J542-41	J543-41	6V
J448- A	J543- Z	35V	J1 -26	J417-/A	-1V
J541- Z	J542- Z	35V	J1 -27	J417-/E	-1V
J542- Z	J543- Z	35V	J417-/A	J417-/B	-1V
J2 -20	J539-31	5V P	J417-/B	J417-/C	-1V
J2 -22	J539-31	5V P	J417-/C	J417-/D	-1V
J539-/K	J540-31	5V P	J417-/D	J417-/E	-1V
J539-/K	J539-31	5V P	J2 - 3	J518-25	-10V
J540-/K	J540-31	5V P	J2 - 4	J414-25	-10V
J1 - 5	J419-/W	6V	J2 -42	J544-/A	-10V
J401- U	J401-17	6V	J414-/C	J414-25	-10V
J401-/F	J401-28	6V	J414-25	J416-23	-10V
J401-17	J402- U	6V	J416-23	J417-10	-10V
J401-28	J402-/F	6V	J417-10	J417-11	-10V
J402- U	J402-17	6V	J417-11	J418- N	-10V
J402-/F	J402-28	6V	J418- N	J418-12	-10V
J402-17	J403- U	6V	J418-12	J419-/D	-10V
J402-28	J403-/F	6V	J419-/D	J419-26	-10V
			J419-26	J422-25	-10V
			J422-24	J422-25	-10V

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J422-25	J426-24	-10V	J404-33	J405-/M	-10V 1
J426-24	J426-25	-10V	J405-/M	J405-33	-10V 1
J426-25	J428-24	-10V	J405-33	J406-/M	-10V 1
J428-24	J428-25	-10V	J406-/M	J406-33	-10V 1
J428-25	J430-25	-10V	J406-33	J407-/M	-10V 1
J430-24	J430-25	-10V	J407-/M	J407-33	-10V 1
J430-25	J431-/D	-10V	J407-33	J408-/M	-10V 1
J431-/D	J433-/M	-10V	J408-/M	J408-33	-10V 1
J433-/L	J433-32	-10V	J408-33	J409-/M	-10V 1
J433-/L	J433-/M	-10V	J409-/M	J409-33	-10V 1
J433-32	J434-25	-10V	J409-33	J410-/M	-10V 1
J434-24	J434-25	-10V	J410-/M	J410-33	-10V 1
J434-24	J438-25	-10V	J410-33	J411-/M	-10V 1
J438-24	J438-25	-10V	J411-/M	J411-33	-10V 1
J438-24	J440-24	-10V	J411-33	J412-/M	-10V 1
J440-24	J440-25	-10V	J412-/M	J412-33	-10V 1
J440-25	J441-/V	-10V			
J441- 1	J441-43	-10V	J2 -24	J444- A	-25V
J441- 1	J548- W	-10V	J2 -25	J435- R	-25V
J441-/V	J441-/W	-10V	J2 -26	J537-14	-25V
J441-/W	J441-43	-10V	J2 -27	J519-14	-25V
J518-/C	J518-25	-10V	J2 -28	J413- R	-25V
J518-/C	J520-25	-10V	J413- R	J413-14	-25V
J520-/C	J520-25	-10V	J413-14	J415- R	-25V
J520-/C	J523-24	-10V	J415- R	J415-14	-25V
J523-24	J523-25	-10V	J415-14	J417-33	-25V
J523-25	J524-25	-10V	J417-32	J417-33	-25V
J524-24	J524-25	-10V	J417-32	J418-/A	-25V
J524-24	J526-26	-10V	J418-/A	J418-23	-25V
J526-26	J526-27	-10V	J418-23	J419-/B	-25V
J526-27	J527-/B	-10V	J419- Z	J420- R	-25V
J527-/A	J527-/B	-10V	J419- Z	J419-/B	-25V
J527-/A	J528-22	-10V	J420- R	J420-14	-25V
J528- N	J528-12	-10V	J420-14	J421- R	-25V
J528- N	J529-11	-10V	J421- R	J421-14	-25V
J528- P	J528- N	-10V	J421-14	J423- R	-25V
J528-22	J528- P	-10V	J423- R	J423-14	-25V
J529- M	J529-11	-10V	J423-14	J424- R	-25V
J529- M	J530-18	-10V	J424- R	J424-14	-25V
J530-/A	J530-/B	-10V	J424-14	J425- R	-25V
J530-/A	J530-18	-10V	J425- R	J425-14	-25V
J530-/B	J533-12	-10V	J425-14	J427- R	-25V
J533- N	J533-12	-10V	J427- R	J427-14	-25V
J533- N	J534-/A	-10V	J427-14	J429- R	-25V
J534-/A	J534-/B	-10V	J429- R	J429-14	-25V
J534-/B	J536-25	-10V	J429-14	J431- R	-25V
J536-24	J536-25	-10V	J431- R	J431-14	-25V
J536-24	J537-23	-10V	J431-14	J432- R	-25V
J537-23	J538-24	-10V	J432- R	J432-14	-25V
J538-24	J538-25	-10V	J432-14	J433- R	-25V
J538-25	J539-37	-10V	J433- R	J433-14	-25V
J539-/S	J539-37	-10V	J433-14	J443-/Y	-25V
J539-/S	J540-37	-10V	J433-14	J534-20	-25V
J540-/S	J540-37	-10V	J435- R	J435-14	-25V
J540-/S	J544-21	-10V	J435-14	J436- R	-25V
J544-/A	J544-21	-10V	J436- R	J436-14	-25V
J544-/A	J546-/A	-10V	J436-14	J437-14	-25V
J544-20	J544-21	-10V	J437-14	J439- R	-25V
J546-/A	J548-19	-10V	J439- R	J439-14	-25V
J548- W	J548-19	-10V	J439- 4	J439-14	-25V
			J439- 4	J441- A	-25V
J2 - 1	J412-33	-10V 1	J441- A	J441-41	-25V
J2 - 2	J401-/M	-10V 1	J441- A	J442- A	-25V
J401-/M	J401-33	-10V 1	J441-/Y	J441-42	-25V
J401-33	J402-/M	-10V 1	J441-41	J441-42	-25V
J402-/M	J402-33	-10V 1	J441-42	J442-/Y	-25V
J402-33	J403-/M	-10V 1	J442- A	J443- A	-25V
J403-/M	J403-33	-10V 1	J442-/Y	J443-/Y	-25V
J403-33	J404-/M	-10V 1	J443-/Y	J447-/U	-25V
J404-/M	J404-33	-10V 1	J444- A	J444-/Y	-25V

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J444- A	J445- A	-25V	J447- 1	J448- L	-3V
J444-/Y	J445-/Y	-25V	J448- F	J448- L	-3V
J445- A	J446- A	-25V	J448- 3	J448- 3	-3V
J445-/Y	J446-/Y	-25V	J448- 3	J548-/A	-3V
J446- A	J447- A	-25V	J518-/B	J518-24	-3V
J446-/Y	J447-/Y	-25V	J518-/B	J520-24	-3V
J447- A	J448- D	-25V	J520-/B	J520-24	-3V
J447-/U	J447-41	-25V	J520-/B	J527-/X	-3V
J447-/Y	J448- 5	-25V	J527- C	J527- D	-3V
J448- D	J447-41	-25V	J527- C	J530- C	-3V
J448- 4	J448- 4	-25V	J527-/W	J530-/W	-3V
J448- 4	J448- 5	-25V	J527-/W	J527-/X	-3V
J448- 4	J548- H	-25V	J530- C	J534- C	-3V
J519- R	J519-14	-25V	J530- C	J530- D	-3V
J519- R	J521-14	-25V	J530-/W	J534-/W	-3V
J521- R	J521-14	-25V	J530-/W	J530-/X	-3V
J521- R	J522-14	-25V	J534- C	J534- D	-3V
J522- R	J522-14	-25V	J534- D	J534-/W	-3V
J522- R	J525-14	-25V	J534-/W	J534-/X	-3V
J525- R	J525-14	-25V	J534-/X	J548-34	-3V
J525- R	J526-14	-25V	J548-/A	J548-22	-3V
J526- R	J526-14	-25V	J548-22	J548-34	-3V
J526- U	J527-20	-25V			
J526- U	J526-14	-25V	J1 - 3	J442- Z	-35V
J527-20	J527-22	-25V	J442- Z	J443- Z	-35V
J527-22	J528-14	-25V	J443- Z	J444- Z	+35V
J528- R	J528-14	-25V	J444- Z	J445- Z	-35V
J528- R	J529-14	-25V	J445- Z	J446- Z	-35V
J529- R	J529-14	-25V	J446- Z	J447- Z	-35V
J529- R	J530-20	-25V			
J529- 6	J533-14	-25V	J1 -34	J416-19	-5V
J529- 6	J529-14	-25V	J1 -35	J430- Y	-5V
J530-20	J530-22	-25V	J1 -36	J438- Y	-5V
J533- R	J533-14	-25V	J1 -37	J536-21	-5V
J533- R	J534-20	-25V	J416-19	J416-20	-5V
J534-/F	J534-22	-25V	J416-20	J426-21	-5V
J534-20	J534-22	-25V	J426- Y	J426-21	-5V
J537- R	J537-14	-25V	J426-21	J428- Y	-5V
J537- R	J539-12	-25V	J428- Y	J428-21	-5V
J537- T	J537- R	-25V	J428-21	J434- Y	-5V
J539- N	J539-12	-25V	J430- Y	J430-21	-5V
J539- N	J540-12	-25V	J430-21	J434- Y	-5V
J540- N	J540-12	-25V	J434- Y	J434-21	-5V
J540- N	J541- X	-25V	J434-21	J448- H	-5V
J541- X	J542- X	-25V	J438- Y	J438-21	-5V
J542- X	J543- X	-25V	J438-21	J440- Y	-5V
J543- W	J543- X	-25V	J440- Y	J440-21	-5V
J543- X	J543- Y	-25V	J440-21	J448- H	-5V
J543- Y	J548-24	-25V	J448- H	J538- Y	-5V
J548- H	J548-24	-25V	J536- Y	J536-21	-5V
			J536- Y	J538-21	-5V
			J538- Y	J538-21	-5V
J1 -13	J416- E	-3V			
J414-/B	J414-24	-3V	J2 - 9	J539- 1	-5V P
J414-21	J414-24	-3V	J2 -11	J539- 1	-5V P
J414-24	J416-/B	-3V	J539- A	J539- 1	-5V P
J416- E	J416- 5	-3V	J539- A	J540- 1	-5V P
J416- E	J416- K	-3V	J540- A	J540- 1	-5V P
J416- K	J416-/B	-3V			
J416- K	J416- 9	-3V			
J416- 5	J443- 1	-3V	J1 -38	J417-/W	-5V
J416- 9	J442- 1	-3V	J1 -39	J523-21	-5V
J416-/B	J416-24	-3V	J417-/W	J419-30	-5V
J416-24	J419-/A	-3V	J419-30	J422-21	-5V
J419-/A	J419-23	-3V	J422- Y	J422-21	-5V
J442- 1	J443- 1	-3V	J422-21	J524- Y	-5V
J443- 1	J444- 1	-3V	J523- Y	J523-21	-5V
J444- 1	J445- 1	-3V	J523- Y	J524-21	-5V
J445- 1	J446- 1	-3V	J524- Y	J524-21	-5V
J446- 1	J447- 1	-3V			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J3 -23	J526-34	AC	J431-/E	J433-10	AX/A--
J433-40	J434-/V	AC	J433-10	J437- F	AX/A--
J433-40	J533- J	AC	J437- F	J537- L	AX/A--
J434-/V	J434-/W	AC	J527-42	J527-43	AX/A--
J437- N	J533- J	AC	J527-42	J535-43	AX/A--
J526-34	J533- J	AC	J535-43	J537- L	AX/A--
J413- N	J437-/A	AC/	J526-/T	J527-/T	AX/A--D
J433-28	J434-/X	AC/	J429- H	J527- F	AXA--
J433-28	J437-/A	AC/	J429- H	J433- L	AXA--
J434-/X	J434-/Y	AC/	J431-/F	J435- W	AXA--
J3 -45	J434-12	AK	J431-/F	J437-38	AXA--
J413- W	J424-19	AK	J433- L	J435- W	AXA--
J423-37	J424-19	AK	J433- L	J535- C	AXA--
J423-37	J433-43	AK	J527- F	J527- H	AXA--
J433-43	J434-11	AK	J535- C	J537- 6	AXA--
J434-11	J533- V	AK	J526- 1	J527- 1	AXA--D
J434-11	J434-12	AK	J413-/V	J519- H	AXP/-
J434-12	J437-16	AK	J519- H	J526-39	AXP/-
J533- V	J537- M	AK	J5 - 7	J448- 8	AXT
J413-/C	J423-/M	AK/	J5 - 8	J448- K	AXT/
J423-/M	J424-/B	AK/	P201-15	J414- F	A23W
J424-/B	J433-/T	AK/	P201-14	J414- C	A23W/
J433-/T	J434- S	AK/	J3 -44	J424-35	A24
J434- R	J434- S	AK/	J413- 1	J425- J	A24
J434- S	J437-23	AK/	J424-35	J425- J	A24
J437-23	J537- X	AK/	J425- J	J432-23	A24
J3 -41	J525-13	AP	J432-23	J434-37	A24
J425- E	J437- A	AP	J432-23	J537- 3	A24
J425- E	J525-13	AP	J434-37	J434-38	A24
J433-/S	J434-/D	AP	J434-37	J435-36	A24
J434-/C	J437- A	AP	J413- L	J425-/T	A24/
J434-/C	J434-/D	AP	J425-/T	J434-/U	A24/
J434-/D	J439-34	AP	J434-/T	J434-/U	A24/
J437- A	J537-/S	AP	J434-/T	J435-/L	A24/
J425-/R	J433-41	AP/	J435-/L	J436-/M	A24/
J433-41	J434-/H	AP/	J436-/M	J537- 4	A24/
J434-/F	J437- B	AP/	J427- P	J529- X	BLU3-
J434-/F	J434-/H	AP/	J427- P	J525- N	BLU3-
J434-/H	J439-30	AP/	J432-37	J435- L	BLU3-
J437- B	J537-/R	AP/	J435- L	J529- X	BLU3-
P200- 9	J407- E	AR	J529-40	J530- K	BLU5--
J3 -19	J525- B	AX	J530- J	J530- K	BLU5--
J407-38	J413-23	AX	J529- K	J530- 8	BLU5--D
J413-23	J420-23	AX	J525-26	J530- 6	BLU7--
J420-23	J423-/F	AX	J529-36	J530- 6	BLU7--
J420-23	J519- C	AX	J530- 5	J530- 6	BLU7--
J448- J	J526- 5	AX	J529- J	J530- 7	BLU7--D
J519- C	J521-/P	AX	J427-25	J530-27	BL0--
J519- C	J525- B	AX	J529-39	J530-28	BL0--
J521-/P	J522-/L	AX	J530-27	J530-28	BL0--
J525- B	J526- 5	AX	J529-/E	J530-29	BL0--D
J407-39	J413- P	AX/			
J413- P	J421-/F	AX/			
J421-/F	J424-/F	AX/			
J424-/F	J525- J	AX/			
J519-22	J525- J	AX/			
J519-22	J521-/S	AX/			
J521-/S	J522-38	AX/			
J522-38	J526-/P	AX/			
J429- 3	J433-10	AX/A--			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J432-/T	J530-36	BL1--	J428- 2	J431-/L	B3
J525-37	J530-37	BL1--	J431-/L	J432-/U	B3
J529-42	J530-37	BL1--	J432-/U	J437-41	B3
J530-36	J530-37	BL1--	J521-/J	J529- W	B3
J529-/N	J530-38	BL1--D	J528- 2	J529- W	B3
J427- D	J435- M	BL2--	J3 - 9	J525- 8	B3/
J427- D	J528- 1	BL2--	J425-35	J431-18	B3/
J528- 1	J530-/L	BL2--	J428- B	J428- C	B3/
J529-35	J530-/M	BL2--	J428- B	J525- 8	B3/
J530-/L	J530-/M	BL2--	J428- B	J529- C	B3/
J529-/H	J530-34	BL2--D	J428- C	J431-18	B3/
J529-38	J530-15	BM3--	J3 - 4	J525-/T	B4
J529-38	J533-/T	BM3--	J428- T	J428- U	B4
J530-14	J530-15	BM3--	J428- T	J529- 8	B4
J529-20	J530-17	BM3--D	J525-/T	J533-/P	B4
J432-41	J529- 9	BSU0--	J529- 8	J533-/P	B4
J529- 9	J530-39	BSU0--	J533-/P	J537-42	B4
J530-39	J530-40	BSU0--	J3 -10	J428- X	B4/
J529-/P	J530-41	BSU0--D	J428- W	J428- X	B4/
J529-34	J533-/H	BU03--	J428- W	J529- V	B4/
J530- V	J530- W	BU03--	J528-/M	J529- V	B4/
J530- W	J533-/H	BU03--	J3 - 5	J428-12	B5
J529- Y	J530-19	BU03--D	J428-11	J528- 3	B5
J3 - 1	J424-27	B1	J428-11	J428-12	B5
J424-27	J428-/C	B1	J428-11	J432-/V	B5
J427- K	J428-/C	B1	J428-12	J529- D	B5
J427- K	J433- D	B1	J436- 8	J529- D	B5
J428-/C	J428-/D	B1	J528- 3	J428- R	B5/
J428-/D	J432-38	B1	J3 -11	J431-/S	B5/
J433- D	J435-13	B1	J421-38	J428- S	B5/
J433- D	J529-37	B1	J428- R	J529-26	B5/
J3 - 7	J427-23	B1/	J428- R	J431-/S	B5/
J423-33	J428-/H	B1/	J428- S	J437- V	B5/
J427-23	J428-/F	B1/	J3 - 6	J428-31	B6
J427-23	J429-18	B1/	J428-30	J428-31	B6
J428-/F	J428-/H	B1/	J428-30	J529- A	B6
J429-18	J433- 8	B1/	J529- A	J537-20	B6
J433- 8	J529-19	B1/	J3 -12	J427-26	B6/
J3 - 2	J529-18	B2	J427-26	J428-/K	B6/
J413- 6	J529-18	B2	J427-26	J431-19	B6/
J428-/M	J431- 7	B2	J428-/K	J428-/L	B6/
J428-/M	J428-/N	B2	J431-19	J529-27	B6/
J428-/M	J432-40	B2	J529-27	J537-21	B6/
J431- 7	J529-18	B2	J423-34	J435- V	B6M1--
J3 - 8	J525- L	B2/	J435- V	J530- A	B6M1--
J427- 6	J431- K	B2/	J525-/S	J529-43	B6M1--
J427- 6	J525- L	B2/	J529-43	J530- B	B6M1--
J427- 6	J529-30	B2/	J530- A	J530- B	B6M1--
J428-/P	J428-/R	B2/	J529- H	J530- E	B6M1--D
J428-/P	J432-24	B2/	J406-15	J417-/X	CAC
J431- K	J435- K	B2/	J425- C	J529- N	CBLT-
J431- K	J432-24	B2/	J425- C	J425-32	CBLT-
J3 - 3	J428- 1	B3	J425- T	J429- K	CBLO-
J425-/X	J431-/L	B3	J429- K	J528-/H	CBLO-
J428- 1	J528- 2	B3	J425- D	J529-29	CBST-
J428- 1	J428- 2	B3	J425- D	J425-/J	CBST-

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J4 - 1	J425-28	CB1	J429- 4	J436- 3	CB4/
J425-28	J426-37	CB1	J4 - 5	J528-/D	CB5
J426-37	J426-38	CB1	J413- K	J425- 2	CB5
J426-37	J427-/S	CB1	J425- 2	J426- T	CB5
J427-/S	J429-13	CB1	J425- 2	J528-/D	CB5
J427-/S	J431-/X	CB1	J426- T	J426- U	CB5
J429-13	J522- Y	CB1	J426- U	J427-/C	CB5
J431-/X	J437-/S	CB1	J427-/C	J429-42	CB5
J425-/N	J426-/T	CB1/	J429-42	J436- T	CB5
J425-/N	J522-40	CB1/	J425- 8	J426- W	CB5/
J426-/T	J426-/U	CB1/	J426- W	J426- X	CB5/
J426-/T	J427-36	CB1/	J426- X	J427-22	CB5/
J427-36	J429-/Y	CB1/	J427-22	J429- N	CB5/
J427-36	J528-/A	CB1/	J429- N	J436- 6	CB5/
J4 - 2	J522-21	CB2	J431-/M	J528-29	CB53-
J425- K	J425-36	CB2	J521-32	J522- 4	CB53-
J425- K	J432- A	CB2	J521-32	J528-29	CB53-
J425- K	J522-21	CB2	J8 -13	J535-17	CDC
J425-36	J426-31	CB2	J8 - 1	J535-35	CDL0
J425-36	J427-40	CB2	J8 - 2	J535-34	CDL1
J426-30	J426-31	CB2	J8 - 3	J535-/S	CDL2
J432- A	J436-16	CB2	J8 - 4	J535- 8	CDL3
J425-/D	J426-/K	CB2/	J8 - 5	J535- 9	CDL4
J425-/D	J522- 2	CB2/	J8 - 6	J535-11	CDL5
J426-/K	J426-/L	CB2/	J8 - 7	J535-22	CDL6
J426-/L	J427-35	CB2/	J8 - 8	J535-18	CDL7
J427-35	J429-34	CB2/	J8 - 9	J535- 1	CDU0
J429-34	J431-41	CB2/	J8 -10	J535-/Y	CDU1
J431-41	J436- F	CB2/	J8 -11	J535-27	CDU2
J522- 2	J528-/B	CB2/	J8 -12	J535- A	CDU3
J425-16	J429-40	CB21/-	J8 -22	J448- 2	CK
J425-16	J521-22	CB21/-	J8 -23	J448- E	CK/
J521-22	J528- U	CB21/-	J3 -47	J524-20	CLOCK
J4 - 3	J528-25	CB3	J414- S	J414-15	CLOCK
J425- 9	J426- E	CB3	J414-15	J417- 2	CLOCK
J426- D	J426- E	CB3	J417- 2	J417- 3	CLOCK
J426- D	J528-25	CB3	J417- 3	J419- 4	CLOCK
J426- E	J427-/X	CB3	J417- 3	J417-13	CLOCK
J427-/X	J432- W	CB3	J417-13	J417-14	CLOCK
J432- W	J436- S	CB3	J417-14	J417-22	CLOCK
J436- S	J437-32	CB3	J417-21	J417-22	CLOCK
J425-/W	J427-/M	CB3/	J417-21	J422-20	CLOCK
J426- F	J432- 5	CB3/	J419- 4	J520-15	CLOCK
J426- F	J426- H	CB3/	J422-20	J426-20	CLOCK
J426- H	J427-/M	CB3/	J426-20	J428-20	CLOCK
J432- 5	J436- A	CB3/	J428-20	J430-20	CLOCK
J436- A	J528-24	CB3/	J430-20	J434-20	CLOCK
J4 - 4	J521-/B	CB4	J434-20	J438-20	CLOCK
J425- 3	J426- 2	CB4	J438-20	J440-20	CLOCK
J425- 3	J521-/B	CB4	J440-20	J448- P	CLOCK
J426- 1	J429- M	CB4	J448- B	J448- P	CLOCK
J426- 1	J426- 2	CB4			
J427-/H	J429- M	CB4			
J427-/H	J431-42	CB4			
J429- M	J436-12	CB4			
J436-12	J437- K	CB4			
J425- N	J426- C	CB4/			
J425- N	J522- 3	CB4/			
J426- B	J426- C	CB4/			
J426- C	J429- 4	CB4/			
J427- W	J429- 4	CB4/			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J518- S	J518-15	CLOCK	J420- U	J421- S	CL7--
J518- S	J520-15	CLOCK	J421- S	J534- M	CL7--
J520- S	J520-15	CLOCK	J534- M	J534- N	CL7--
J520- S	J523-20	CLOCK			
J523-20	J524-20	CLOCK	J533- L	J534-12	CL7--D
J524-20	J536-20	CLOCK			
J536-20	J538-20	CLOCK	J427- Y	J528-16	CP1R-
J415-/D	J420-17	CL0--	J423- N	J424- 1	CPL0-
J420-17	J421- C	CL0--	J424- 1	J522- C	CPL0-
J421- C	J534- 6	CL0--	J522- C	J528-13	CPL0-
J437-19	J534- 5	CL0--			
J534- 5	J534- 6	CL0--	J423- C	J424- 3	CPL1-
			J424- 3	J429-/N	CPL1-
J533- 4	J534- 7	CL0--D	J424- 3	J528-31	CPL1-
J415-/C	J420-22	CL1--	J423- J	J424- J	CPL2-
J420-22	J421- D	CL1--	J424- J	J528- S	CPL2-
J421- D	J433- 3	CL1--			
J433- 3	J435-/P	CL1--	J423- F	J424- 7	CPL3-
J433- 3	J534- A	CL1--	J424- 7	J528-15	CPL3-
J534- A	J534- B	CL1--	J423- K	J424- 9	CPL4-
			J424- 9	J436-40	CPL4-
J533- B	J534- E	CL1--D	J424- 9	J522- 9	CPL4-
J415- W	J420-24	CL2--	J522- 9	J528-/K	CPL4-
J420-24	J421- F	CL2--	J423- H	J424-11	CPL5-
J421- F	J429- 8	CL2--	J423- H	J528-30	CPL5-
J429- 8	J534- 9	CL2--	J424-11	J436-19	CPL5-
J534- 9	J534-10	CL2--	J436-19	J437-36	CPL5-
J533- 9	J534-11	CL2--D	J423- D	J424- 5	CPL6-
J415- Y	J420-20	CL3--	J424- 5	J436-/T	CPL6-
J420-20	J421-17	CL3--	J424- 5	J522- T	CPL6-
J421-17	J433- 4	CL3--	J522- T	J528- T	CPL6-
J433- 4	J437-/M	CL3--			
J433- 4	J534- P	CL3--	J423- E	J424- F	CPL7-
J534- P	J534- R	CL3--	J424- F	J528-/J	CPL7-
J533-10	J534-13	CL3--D	J4 -18	J525-/E	CP1
J415-/B	J420-28	CL4--	J426-/V	J426-/W	CP1
J420-28	J432-/W	CL4--	J426-/V	J427-/D	CP1
J420-28	J421-20	CL4--	J427-/D	J525-/E	CP1
J421-20	J534- F	CL4--	J522-33	J525-/E	CP1
J533-/R	J534- H	CL4--	J525-/E	J528-19	CP1
J534- F	J534- H	CL4--	J426-/X	J426-/Y	CP1/
J533- 2	J534- 1	CL4--D	J426-/X	J427-21	CP1/
J415-/A	J420-/Y	CL5--	J427-21	J528- W	CP1/
J420-/Y	J421-22	CL5--	J522-43	J525-/J	CP1/
J421-22	J432-/J	CL5--	J525-/J	J528- W	CP1/
J432-/J	J534- 2	CL5--	J4 -19	J528- X	CP2
J533-/U	J534- 3	CL5--	J426-/C	J426-/D	CP2
J534- 2	J534- 3	CL5--	J426-/C	J528- X	CP2
J533- D	J534- 4	CL5--D	J426-/D	J427-38	CP2
J415- Z	J420-/B	CL6--	J426-/F	J426-/H	CP2/
J420-/B	J421-25	CL6--	J426-/F	J528-18	CP2/
J420-/B	J534- J	CL6--	J426-/H	J427-37	CP2/
J533-33	J534- K	CL6--	J4 -20	J528-20	CP3
J534- J	J534- K	CL6--	J426-/M	J528-20	CP3
			J426-/M	J426-/N	CP3
J533- K	J534- 8	CL6--D	J426-/N	J427-/N	CP3
J415-22	J420- U	CL7--	J427-/N	J436-/H	CP3
			J426-/P	J426-/R	CP3/
			J426-/P	J427-34	CP3/

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J427-34	J436-42	CP3/	J4 - 6	J533- 8	C1
J427-34	J528- V	CP3/	J421-/P	J429-/A	C1
J4 -21	J526-/M	CP4	J429-/A	J432-/D	C1
J423-28	J424-43	CP4	J429-/A	J430- U	C1
J424-43	J427-/V	CP4	J430- T	J430- U	C1
J426-11	J426-12	CP4	J430- T	J533- 8	C1
J426-11	J526-/M	CP4	J432-/D	J437-30	C1
J426-12	J427-/V	CP4	J432-/D	J433-23	C1
J423- P	J426- R	CP4/	J433-23	J435-17	C1
J423- P	J522-15	CP4/	J437-30	J439-/J	C1
J424-40	J427-41	CP4/	J421-/N	J429-25	C1/
J426- R	J426- S	CP4/	J429-25	J430- X	C1/
J426- S	J427-41	CP4/	J430- W	J430- X	C1/
J427-41	J436-41	CP4/	J430- X	J433-22	C1/
J4 -22	J526-/L	CP5	J432-/H	J433-22	C1/
J423- V	J424-39	CP5	J432-/H	J439-29	C1/
J423- V	J426- K	CP5	J433-22	J435-15	C1/
J424-39	J435-/R	CP5	J435-15	J533- 6	C1/
J426- J	J426- K	CP5	J437-/U	J439-29	C1/
J426- J	J522- E	CP5	J4 - 7	J533- 5	C2
J522- E	J528-23	CP5	J421-/R	J430-/V	C2
J526-/L	J528-23	CP5	J429-16	J430-/V	C2
J423-13	J426- M	CP5/	J429-16	J533- 5	C2
J424-41	J427-/A	CP5/	J430-/V	J430-/W	C2
J424-41	J436-43	CP5/	J433- F	J437-15	C2
J426- L	J426- M	CP5/	J433- F	J533- 5	C2
J426- L	J525-/C	CP5/	J437-15	J439-33	C2
J426- M	J427-/A	CP5/	J421-/L	J429-29	C2/
P200-16	J406- 5	CR	J429-29	J433- H	C2/
J5 -13	J448- R	CT	J429-29	J430-/X	C2/
J5 -14	J448-15	CT/	J430-/X	J430-/Y	C2/
J414-16	J431-20	CTP1-3	J430-/X	J437-33	C2/
J414-31	J431- D	CTP1-4	J433- H	J533- F	C2/
J415-21	J420- 2	CU0--	J4 - 8	J533-/J	C3
J420- 2	J421- A	CU0--	J413- 9	J430- J	C3
J421- A	J534-27	CU0--	J429-17	J430- K	C3
J437-29	J534-27	CU0--	J429-17	J432-/E	C3
J533-/X	J534-28	CU0--	J430- J	J433- J	C3
J534-27	J534-28	CU0--	J430- J	J430- K	C3
J533-29	J534-29	CU0--D	J432-/E	J437- Z	C3
J415-23	J420-12	CU1--	J433- J	J533-/J	C3
J420-12	J435-/N	CU1--	J437- Z	J439-31	C3
J420-12	J421- B	CU1--	J533-/J	J537-/E	C3
J435-/N	J437- X	CU1--	J429-36	J432-29	C3/
J437- X	J534-/C	CU1--	J430- L	J430- M	C3/
J534-/C	J534-/D	CU1--	J430- L	J533- 7	C3/
J533-28	J534-26	CU1--D	J430- M	J433- V	C3/
J415-/P	J420- T	CU2--	J432-29	J439-36	C3/
J420- T	J421-13	CU2--	J432-29	J433- V	C3/
J421-13	J534-14	CU2--	J4 - 9	J533-/F	C4
J533-/N	J534-15	CU2--	J430- 1	J430- 2	C4
J534-14	J534-15	CU2--	J430- 1	J533-/F	C4
J533- P	J534-17	CU2--D	J430- 2	J432- X	C4
J420- 6	J533- S	CU3-	J432- X	J437- P	C4
			J437- P	J439-/K	C4
			J413- C	J432- 6	C4/
			J429-26	J432- 6	C4/
			J429-26	J437-34	C4/
			J430- B	J430- C	C4/
			J430- B	J533-/B	C4/
			J430- C	J432- 6	C4/
			J533-/B	J537-25	C4/

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J4 -10	J526-15	C5	J443-/V	J444-/V	DDC
J413- V	J430-12	C5	J444- L	J445- L	DDC
J430-11	J430-12	C5	J444-/V	J445-/V	DDC
J430-11	J437- E	C5	J445- L	J448-12	DDC
J430-11	J526-15	C5	J445- L	J445-/V	DDC
J526-15	J533-/E	C5	J448-12	J548-/N	DDC
J533-/E	J537- S	C5	J7 -14	J548-/N	DDC
J429- 6	J430- R	C5/	J8 -43	J520-21	DG13
J429- 6	J533-/A	C5/	J8 -44	J525-24	DG14
J430- R	J430- S	C5/	J8 -46	J423- W	DG16
J430- S	J433- W	C5/	J8 -47	J425- S	DG17
J433- W	J437-17	C5/	J8 -48	J529- L	DG18
J533-/A	J537- 2	C5/	J8 -49	J441-/X	DG19
J413-/B	J430- S	C5/	J8 -50	J544-18	DG20
J3 -37	J525-/N	D	J11 -34	J526- 7	DG21
J413- D	J525-/N	D	J11 -35	J526-33	DG22
J429-/X	J434-31	D	J11 -36	J528-17	DG23
J434-30	J434-31	D	J11 -37	J528-27	DG24
J434-30	J436-23	D	J11 -38	J528-28	DG25
J436-23	J529-25	D	J11 -39	J528-42	DG26
J525-/N	J529-25	D	J11 -40	J528- 2	DG27
J413-33	J425-/S	D/	J11 -41	J528-/C	DG28
J425-/S	J434-/L	D/	J11 -42	J528-/E	DG29
J432-/C	J433-34	D/	J11 -43	J528-/F	DG30
J432-/C	J436- 2	D/	J11 -44	J534-33	DG31
J433-34	J434-/K	D/	J11 -45	J530-33	DG32
J434-/K	J434-/L	D/	J11 -46	J530-/R	DG33
J436- 2	J437- 2	D/	J11 -47	J527-18	DG34
J436- 2	J525-/P	D/	J11 -48	J527-/E	DG35
J525-/P	J529- T	D/	J11 -49	J527-/J	DG36
J528-41	J529- T	D/	J11 -50	J527-/R	DG37
J442-/F	J448-30	DA1	J7 -23	J443-12	DG39
J443-/F	J448-18	DA2	J7 -24	J443-18	DG40
J444-/F	J448-32	DA3	J7 -34	J443-36	DG41
J445-/F	J448-42	DA4	J7 -21	J443-/U	DG42
J442-/N	J448- 9	DB1	J7 -36	J443-41	DG43 *
J443-/N	J448-21	DB2 *	J7 -32	J443-27	DG44 *
J444-/N	J448-20	DB3	J7 -19	J443-06	DG45
J445-/N	J448- 6	DB4	J7 -33	J444-31	DG46 *
J4 -47	J529-28	DC	J7 -20	J443-08	DG47 *
J438- J	J438- K	DC	J4 -17	J432- 9	DR
J438- K	J529-28	DC	J432- 9	J438- D	DR
J444-39	J448-31	DC3 *	J438- D	J438- E	DR
J445-39	J448-/Y	DC4 *	J438- F	J438- H	DR/
J438- L	J438- M	DC/	J438- H	J441-/L	DR/
J438- L	J533-34	DC/	J443- H		
J438- M	J441-/F	DC/			
J441-31	J534-30	DC/A--			
J534-30	J534-31	DC/A--			
J533-32	J534-32	DC/A---D			
J442-39	J448-43	DC1			
J443-39	J448- 7	DC2			
J10 -33	J548-/N	DDC			
J3 -17	J442- L	DDC			
J442- L	J443- L	DDC			
J442-/V	J443-/V	DDC			
J443- L	J444- L	DDC			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J436-10	J437-/F	DS-	J6 - 3	J443-28	D12C
J436-10	J529-/C	DS-	J441- Y	J444-/D	D13
J437-/F	J439-43	DS-	J435-27	J528-39	D13/-
J413-35	J424-28	DTP/--	J6 - 4	J444-28	D13C
J424-28	J429-38	DTP/--	J441-/H	J442-/T	D14
J429-38	J437-/W	DTP/--	J6 - 5	J442-40	D14C
J435-25	J436-36	DTP/--	J441-15	J445-/L	D15
J435-25	J530- M	DTP/--	J10 -30	J445-34	D15C
J436-36	J437-/W	DTP/--	J441- K	J444-/L	D16
J522-37	J528-/N	DTP/--	J6 - 7	J444-34	D16C
J528-/N	J533-24	DTP/--	J441- X	J443-/T	D17
J530- M	J530- N	DTP/--	J10 -29	J443-40	D17C
J530- N	J533-24	DTP/--	J441-27	J444-/T	D18
J533-24	J537-/K	DTP/--	J9 -25	J444-40	D18C
J529-13	J530-12	DTP/--D	J441- N	J443-/L	D19
J530-/C	J530-/D	DTP--	J9 -26	J443-34	D19C
J530-/D	J533- Y	DTP--	J11 - 2	J438-/N	D2
J529-24	J530-26	DTP--D	J438-/M	J441-28	D2
J5 - 1	J448- 1	DT1	J438-/M	J438-/N	D2
J5 - 2	J448-10	DT2	J438-/N	J439-37	D2
J5 - 3	J448-22	DT3	J438-/P	J441-/J	D2/
J5 - 4	J448-34	DT4	J438-/P	J438-/R	D2/
J441-/A	J442- B	D01	J438-/R	J439-38	D2/
J10 - 5	J442- D	D01C	J441- H	J445-/T	D20**
J441-/M	J442- J	D02	J441- H	J445-40	D20*
J10 - 6	J442-10	D02C	J9 -23	J445- D	D20C**
J441-16	J442- R	D03	J9 -23	J445- /D	D20C *
J10 - 7	J442-16	D03C	J441- U	J445-28	D21
J441-/N	J442- X	D04	J10 -32	J445-28	D21C
J10 - 8	J442-22	D04C	J441-/E	J443- R	D22
J441- P	J443- B	D08	J9 -28	J443-16	D22C
J6 - 1	J443- D	D08C	J441- L	J443- X	D23
J441- Z	J443- J	D09	J9 -29	J443-22	D23C
J6 - 2	J443-10	D09C	J441- B	J444- B	D24
J11 - 1	J438-/V	D1	J6 -26	J444- D	D24C
J438-/V	J438-/W	D1	J441- T	J444- J	D25
J438-/W	J441-29	D1	J9 -30	J444-10	D25C
J438-/X	J438-/Y	D1/	J441-26	J444- R	D26
J438-/Y	J441-30	D1/	J9 -31	J444-16	D26C
J441-/K	J442-/D	D10			
J10 -31	J442-28	D10C			
J441- S	J442-/L	D11			
J6 - 6	J442-34	D11C			
J441- M	J443-/D	D12			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J441- F	J444- X	D27	J3 -29	J423-26	EMX
J9 -32	J444-22	D27C	J405-41	J420-/F	EMX
J441- C	J445- B	D28**	J420-/F	J423-26	EMX
J441- C	J445-/T	D28 *	J423-26	J535-19	EMX
J9 -33	J445- D	D28C**	J405-/W	J421- W	EMX/
J9 -33	J445-40	D28C *	J421- W	J424-/D	EMX/
J441- R	J445- J	D29	J424-/D	J535-26	EMX/
J9 -34	J445-10	D29C	P202-15	J518- T	EP
J11 - 3	J438-31	D3	P202-14	J518- Y	EP/
J438-30	J438-31	D3	P203- 9	J405- 5	ER
J438-30	J441-32	D3	J423-/Y	J429-/W	ETP-
J438-31	J439-42	D3	J423-/Y	J424-/C	ETP-
J438-/K	J438-/L	D3/	J429-/W	J436- F	ETP-
J438-/L	J439-/L	D3/	J436- F	J533-/C	ETP-
J439-/L	J441-/P	D3/	J416-/C	J416-/D	EW
J441-/B	J445- R	D30	J416-/D	J548- S	EW
J9 -35	J445-16	D30C	J7 -16	J548- R	EWC
J441- J	J445- X	D31	J3 -28	J423-19	EX
J9 -36	J445-22	D31C	J405-40	J420- V	EX
J11 - 4	J436-11	D4	J420- V	J423-19	EX
J436-11	J438-37	D4	J420- V	J519-26	EX
J438-37	J441-35	D4	J519-26	J535- Z	EX
J438-37	J438-38	D4	J405-/V	J421- T	EX/
J438-/T	J441-34	D4/	J421- T	J424- U	EX/
J438-/T	J438-/U	D4/	J421- T	J519- T	EX/
J438-/U	J439-40	D4/	J519- T	J535-/B	EX/
J11 - 5	J436- 9	D5	J425- H	J429-/J	EOP--
J436- 9	J438- 2	D5	J429-/J	J436-25	EOP--
J438- 1	J438- 2	D5	J436-25	J533-/D	EOP--
J438- 2	J441-/R	D5	J441-14	J447-/T	E1
J438- B	J438- C	D5/	J7 -22	J447-40	E10
J438- C	J441-33	D5/	J441-13	J447- B	E2
J439-39	J441-33	D5/	J6 -27	J447- D	E20
J3 -38	J525- 2	E	J441-10	J447- J	E3
J429-/M	J436-33	E	J7 -35	J447-10	E30
J434- J	J434- K	E	J3 -34	J422- 1	FC
J434- J	J437- 5	E	J422- 1	J519- V	FC
J434- J	J533- Z	E	J422- 1	J422- 2	FC
J436-33	J437- 5	E	J422- ?	J423-/R	FC
J525- 2	J526- 3	E	J423-/R	J435-33	FC
J525- 2	J528-/R	E	J435-33	J437-/K	FC
J528-/R	J533- Z	E	J422- B	J521- Y	FC/
J429-37	J436-24	E/	J422- B	J422- C	FC/
J434- L	J434- M	E/	J422- C	J425-18	FC/
J434- L	J522- Z	E/	J425-18	J432- V	FC/
J434- M	J436-24	E/	J519-/U	J521- Y	FC/
J429-33	J432-16	EFB--	J401-/X	J401-/Y	FFR
J432-16	J522- P	EFB--	J401-/Y	J401-43	FFR
J522- P	J534-23	EFB--	J401-43	J402-/X	FFR
J533-/V	J534-24	EFB--	J402-/X	J402-/Y	FFR
J534-23	J534-24	EFB--	J402-/Y	J402-43	FFR
J533-25	J534-25	EFB--D	J402-43	J403-/X	FFR
P203- 7	J405- N	EMR	J403-/X	J403-/Y	FFR
			J403-/Y	J403-43	FFR
			J403-43	J412-43	FFR

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J409-/X	J409-/Y	FFR	J2 - 6	E70 -024	GRD
J409-/Y	J409-43	FFR	J2 - 7	E70 -C25	GRD
J409-43	J410-/X	FFR	J2 - 8	E70 -026	GRD
J410-/X	J410-/Y	FFR	J2 -10	E70 -027	GRD
J410-/Y	J410-43	FFR	J2 -12	J539- 4	GRD
J410-43	J411-/X	FFR	J2 -13		GRD †
J411-/X	J411-/Y	FFR	J2 -18	E70 -028	GRD
J411-/Y	J411-43	FFR	J2 -21	E70 -029	GRD
J411-43	J412-/X	FFR	J2 -23	J539-/N	GRD
J412-/X	J412-/Y	FFR	J2 -29	E70 -030	GRD
J412-/Y	J412-43	FFR	J2 -30	E70 -031	GRD
J412-43	J413-15	FFR	J2 -31	E70 -032	GRD
J413-10	J413-15	FFR	J2 -32	E70 -033	GRD
J413-10	J441-/D	FFR	J2 -33	E70 -034	GRD
J413-15	J413-/L	FFR	J2 -38		GRD †
J441-/C	J441-/D	FFR	J2 -50	E70 -035	GRD
			J3 -15	E70 -042	GRD
J8 -25	J548-26	FK	J4 -16	E70 -048	GRD
			J401- F	J401- P	GRD
P201-47	J518- H	FP	J401- F	J401- 6	GRD
P201-46	J518- N	FP/	J401- 6	E70 -039	GRD
			J401-/S	J401-37	GRD
P200- 3	J407- 5	FR	J401-37	J402-/S	GRD
			J402- F	J402- P	GRD
J442-/A	J521-/E	FS	J402- F	J402- 6	GRD
			J402- 6	E70 -038	GRD
J8 -24	J442-23	FSC	J402-/S	J402-37	GRD
			J402-37	J403-/S	GRD
J3 -27	J423-22	FX	J403- F	J403- P	GRD
J407-40	J420-16	FX	J403- F	J403- 6	GRD
J420-16	J423-22	FX	J403- 6	E70 -044	GRD
J420-16	J519-/W	FX	J403-/S	J403-37	GRD
J519-/W	J535- V	FX	J403-37	J404-/S	GRD
			J404- F	J404- P	GRD
J407-/V	J421-23	FX/	J404- F	J404- 6	GRD
J421-23	J424-18	FX/	J404- 6	E70 -045	GRD
J421-23	J519-/J	FX/	J404-/S	J404-37	GRD
J519-/J	J535-/D	FX/	J404-/X	J404-/Y	GRD
			J404-/Y	J404-43	GRD
E70 -043		GRD †	J404-37	J405-/S	GRD
J1 - 2	E70 -002	GRD	J404-37	J404-43	GRD
J1 - 4	E70 -003	GRD	J405- F	J405- P	GRD
J1 - 6	E70 -004	GRD	J405- F	J405- 6	GRD
J1 - 8	E70 -005	GRD	J405- 6	E70 -046	GRD
J1 -11	E70 -006	GRD	J405-/S	J405-37	GRD
J1 -12	E70 -007	GRD	J405-/X	J405-/Y	GRD
J1 -14	E70 -008	GRD	J405-/Y	J405-43	GRD
J1 -15	J417-43	GRD	J405-37	J406-/S	GRD
J1 -17		GRD †	J405-37	J405-43	GRD
J1 -22	E70 -009	GRD	J406- E	J406- F	GRD
J1 -23	E70 -010	GRD	J406- F	J406- P	GRD
J1 -24	E70 -011	GRD	J406- F	J406- 6	GRD
J1 -25	E70 -012	GRD	J406- 6	E70 -050	GRD
J1 -28	E70 -013	GRD	J406- 6	J406-13	GRD
J1 -29	E70 -014	GRD	J406-/S	J406-37	GRD
J1 -32	E70 -015	GRD	J406-/V	J406-40	GRD
J1 -33	E70 -016	GRD	J406-/X	J406-/Y	GRD
J1 -40	E70 -017	GRD	J406-/Y	J406-43	GRD
J1 -41	F7C -018	GRD	J406-37	J407-/S	GRD
J1 -42	E70 -019	GRD	J406-37	J406-38	GRD
J1 -43	E70 -020	GRD	J406-37	J406-43	GRD
J1 -44	E70 -021	GRD	J406-38	J406-39	GRD
J1 -45	E70 -022	GRD	J406-39	J406-40	GRD
J10 -18	E70 -047	GRD	J407- F	J407- P	GRD
J10 -25		GRD †	J407- F	J407- 6	GRD
J10 -26	J544- 3	GRD	J407- 6	E70 -051	GRD
J10 -27	J544- 3	GRD	J407-/S	J407-37	GRD
J10 -28	J544- 9	GRD	J407-/X	J407-/Y	GRD
J11 -15	E70 -110	GRD	J407-/Y	J407-43	GRD
J2 - 5	E70 -023	GRD			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J407-37	E70 -052	GRD	J430-/E	E70 -087	GRD
J407-37	J407-43	GRD	J430-/E	E70 -088	GRD #
J408- F	J408- P	GRD	J430-/E	J430-28	GRD
J408- F	J408- 6	GRD	J434-/E	E70 -086	GRD #
J408- 6	E70 -056	GRD	J434-/E	J434-28	GRD
J408-/S	J408-37	GRD	J434-28	E70 -082	GRD
J408-/X	J408-/Y	GRD	J438-/E	E70 -081	GRD
J408-/Y	J408-43	GRD	J438-/E	J438-28	GRD
J408-37	J409-/S	GRD	J438-28	E70 -080	GRD #
J408-37	J408-43	GRD	J440-/E	E70 -076	GRD
J409- F	J409- P	GRD	J440-/E	J440-28	GRD
J409- F	J409- 6	GRD	J440-28	E70 -075	GRD #
J409- 6	E70 -057	GRD	J441-23	E70 -074	GRD
J409-/S	J409-37	GRD	J441-23	J441-24	GRD
J409-37	J410-/S	GRD	J442- P	E70 -106	GRD #
J410- F	J410- P	GRD	J442- P	J442-13	GRD
J410- F	J410- 6	GRD	J442-/C	J442-25	GRD
J410- 6	E70 -058	GRD	J442-/C	J442-/S	GRD
J410-/S	J410-37	GRD	J442-/S	J442-37	GRD
J410-37	J411-/S	GRD	J442-13	J443- P	GRD
J411- F	J411- P	GRD	J442-25	J443-/C	GRD
J411- F	J411- 6	GRD	J442-37	J443-/S	GRD
J411- 6	E70 -062	GRD	J443- P	J443-13	GRD
J411-/S	J411-37	GRD	J443-/C	J443-25	GRD
J411-37	J412-/S	GRD	J443-/S	J443-37	GRD
J412- F	J412- P	GRD	J443-13	J444- P	GRD
J412- F	J412- 6	GRD	J443-25	J444-/C	GRD
J412- 6	E70 -063	GRD	J443-37	J444-/S	GRD
J412-/S	J412-37	GRD	J444- P	J444-13	GRD
J412-37	E70 -064	GRD	J444-/C	J444-25	GRD
J414-/E	E70 -068	GRD	J444-/S	J444-37	GRD
J414-/E	J414-/F	GRD	J444-13	J444-25	GRD
J414-/E	J414-27	GRD	J444-25	E70 -094	GRD
J414-27	J414-28	GRD	J444-37	E70 -095	GRD #
J416- Z	E70 -069	GRD #	J445- P	E70 -100	GRD #
J416- Z	E70 -070	GRD	J445- P	J445-13	GRD
J416- Z	J416-22	GRD	J445-/C	J445-25	GRD
J417- H	E70 -109	GRD	J445-/C	J445-/S	GRD
J417- H	J539- 2	GRD	J445-/S	J445-37	GRD
J417- 8	E70 -108	GRD #	J445-13	J446- P	GRD
J417- 8	J417- 9	GRD	J445-25	J446-/C	GRD
J417- 9	E70 -107	GRD	J445-37	J446-/S	GRD
J417- 9	J417-24	GRD	J446- P	J446-13	GRD
J417-24	J417-25	GRD	J446-/C	J446-25	GRD
J417-25	J417-43	GRD	J446-/S	J446-37	GRD
J417-42	E70 -104	GRD #	J446-13	J447- P	GRD
J417-42	J417-43	GRD	J446-25	J447-/C	GRD
J417-43	E70 -103	GRD	J446-37	J447-/S	GRD
J418- A	E70 -102	GRD	J447- P	J447-13	GRD
J418- A	J418- 1	GRD	J447-/C	J447-25	GRD
J418- 4	E70 -101	GRD	J447-/S	J447-37	GRD
J419- X	J419-/T	GRD	J447-13	J447-25	GRD
J419- X	E70 -098	GRD	J447-25	E70 -099	GRD
J419-33	E70 -097	GRD	J447-37	E70 -105	GRD #
J419-33	J419-34	GRD	J5 -18	E70 -090	GRD
J419-34	J419-35	GRD	J518-/E	J518-/F	GRD
J419-35	J419-36	GRD	J518-/F	J518-28	GRD
J419-36	J419-37	GRD	J518-27	E70 -089	GRD
J419-37	J419-38	GRD	J518-27	J518-28	GRD
J419-38	J419-39	GRD	J520-/E	J520-/F	GRD
J419-39	J419-40	GRD	J520-/F	J520-28	GRD
J419-40	J419-41	GRD	J520-27	E70 -085	GRD
J422-/E	E70 -096	GRD	J520-27	J520-28	GRD
J422-/E	J422-28	GRD	J523-/E	E70 -084	GRD
J426-/E	E70 -093	GRD	J523-/E	J523-28	GRD
J426-/E	J426-28	GRD	J524-/E	E70 -083	GRD #
J428-/E	E70 -091	GRD #	J524-/E	E70 -079	GRD
J428-/E	E70 -092	GRD	J524-/E	J524-28	GRD
J428-/E	J428-28	GRD	J527- L	E70 -078	GRD

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J527- L	J527- S	GRD	J6 -41	J544-22	GRD
J527- S	J527- U	GRD	J6 -43	J546- B	GRD
J527- U	J527-/H	GRD	J6 -45	J546-22	GRD
J527-/H	J527-/K	GRD	J6 -47	J544-27	GRD
J527-/K	J527-/S	GRD	J6 -49	J546- 9	GRD
J530- L	E70 -077	GRD	J7 -18	E70 -054	GRD
J530- L	J530- S	GRD	J8 -18	E70 -053	GRD
J530- S	J530- U	GRD	J8 -39	J419-37	GRD
J530- U	J530-/H	GRD	J8 -40	J419-38	GRD
J530-/H	J530-/K	GRD	J8 -41	J419-39	GRD
J530-/K	J530-/S	GRD	J8 -42	J419-40	GRD
J534- L	E70 -073	GRD	J8 -45	J419-41	GRD
J534- L	J534- S	GRD	J9 -18	E70 -049	GRD
J534- S	J534- U	GRD	P200- 2	J407- P	GRD
J534- U	J534-/H	GRD	P200- 4	J407- 6	GRD
J534-/H	J534-/K	GRD	P200- 6	J405- F	GRD
J534-/K	J534-/S	GRD	P200- 8	J408- P	GRD
J536-/E	E70 -C72	GRD	P200-10	J407- F	GRD
J536-/E	J536-28	GRD	P200-12	J408- 6	GRD
J536-28	E70 -C71	GRD #	P200-14	J408- F	GRD
J538-/E	E70 -067	GRD #	P200-17	J406- 6	GRD
J538-/E	J538-28	GRD	P200-19	J412- 6	GRD
J538-28	E70 -066	GRD	P200-21	J411- P	GRD
J539- D	J539- 4	GRD	P200-23	J411- F	GRD
J539- D	J540- 4	GRD	P200-25	J410- 6	GRD
J539- 2	J539-33	GRD	P200-27	J409- P	GRD
J539-/N	J540- D	GRD	P200-35	J412- P	GRD
J539-/N	J541-42	GRD	P200-37	J412- F	GRD
J540- D	E70 -065	GRD	P200-39	J411- 6	GRD
J540- D	J540- 4	GRD	P200-41	J410- P	GRD
J541-/X	J541-/Y	GRD	P200-43	J410- F	GRD
J541-/X	J541-42	GRD	P200-45	J409- 6	GRD
J541-/X	J542-42	GRD	P203- 2	J404- F	GRD
J541-42	J541-43	GRD	P203- 4	J404- 6	GRD
J542-/X	J542-42	GRD	P203- 6	J404- P	GRD
J542-/X	J542-/Y	GRD	P203- 8	J405- P	GRD
J542-/X	J543-42	GRD	P203-10	J405- 6	GRD
J542-42	J542-43	GRD	P203-17	J406- P	GRD
J543-/X	J543-42	GRD	P203-19	J403- P	GRD
J543-/X	J543-/Y	GRD	P203-21	J403- F	GRD
J543-/X	J544-40	GRD	P203-23	J402- 6	GRD
J543-42	J543-43	GRD	P203-25	J401- P	GRD
J544- B	J544- 3	GRD	P203-27	J401- F	GRD
J544- 3	J544- 9	GRD	P203-35	J409- F	GRD
J544- 9	J544-22	GRD	P203-37	J403- 6	GRD
J544-/V	J544-40	GRD	P203-39	J402- P	GRD
J544-/V	J544-/X	GRD	P203-41	J402- F	GRD
J544-/V	J546-40	GRD	P203-43	J401- 6	GRD
J544-22	J544-27	GRD	P204- 1	E70 -036	GRD #
J544-23	E70 -061	GRD	P204- 2	E70 -037	GRD
J544-27	J544-40	GRD	J11 - 6	J438-11	G1
J546- B	J546- 3	GRD	J438-11	J438-12	G1
J546- 3	J546- 9	GRD	J438-12	J548-43	G1
J546- 9	J546-22	GRD	J432-/F	J438- S	G1/
J546-/V	J546-40	GRD	J438- R	J438- S	G1/
J546-/V	J546-/X	GRD	J438- R	J548-/X	G1/
J546-22	J546-27	GRD	J10 -12	J548-41	G10C
J546-27	J546-40	GRD	J10 -13	J548-/Y	G11C
J548- T	E70 -060	GRD #	J11 - 7	J438-/C	G2
J548- T	E70 -059	GRD	J438-/C	J438-/D	G2
J548- T	J548-17	GRD	J438-/D	J548-39	G2
J548-17	J548-35	GRD	J432-30	J438-/H	G2/
J6 -18	E70 -055	GRD			
J6 -32		GRD †			
J6 -33	J546-27	GRD			
J6 -35	J544-/X	GRD			
J6 -37	J546- 3	GRD			
J6 -39	J546-/X	GRD			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J438-/F J438-/F	J438-/H J548-42	G2/ G2/	J423-38 J424-/A	J424-/A J528- A	ICX/- ICX/-
J10 -14	J548-/U	G20C	J4 -33 J434- T	J434- U J434- U	ID ID
J10 -15	J548-40	G21C	J429-/T J431- H J434- W J434- X	J431- H J434- W J434- X J436-22	ID/ ID/ ID/ ID/
J432-28 J438- W J438- X	J438- X J438- X J548-38	G3/ G3/ G3/	J424-/K J8 -17	J443-/A J443-23	IM IMC
J10 -16	J548-/W	G30C	J3 -42 J422- J J422- J J422- K J424-38 J521-41	J422- J J525-38 J422- K J425-/H J425-/H J525-38	IP IP IP IP IP IP
J10 -17	J548-/V	G31C	J422- L J422- L J422- M J424-34 J425-25 J429-/F J429-/F J521-42 J525-/U	J525-/U J422- M J425-25 J425-25 J429-/F J436- J J525-/U J528-35	IP/ IP/ IP/ IP/ IP/ IP/ IP/ IP/
J408-/V J421- X J424-/E	J421- X J424-/E J535-/A	HMX/ HMX/ HMX/	J525-/U P200- 5	J528-35 J405- E	IP/ IR
P201-13	J518- F	HP	J3 -20 J405-38 J423-/X J424-22 J425-27 J425-27 J437-/H J528-37	J528-37 J423-/X J424-22 J425-27 J437-/H J535-24 J535-24	IX IX IX IX IX IX IX
P201-12	J518- C	HP/	J405-39 J423-42 J425- Y J437- 9 J528- 5	J423-42 J425- Y J528- 5 J535-25 J535-25	IX/ IX/ IX/ IX/ IX/
P200-13	J408- E	HR	J435-20 J427-/R J442- E	J528-40 J442-/W J521- N	IXE- I1 I1A
J3 -16 J536-/P J536-/P	J536-/N J537-/J J536-/R	HS HS/ HS/	J10 -39 J5 -22 J442- F	J442- 6 J442- 6 J521- D	I1AC I1AC I1B
J3 -30 J408-38 J420- X J423-24 J519-42	J420- X J420- X J423-24 J519-42 J535- W	HX HX HX HX HX	J10 -40 J5 -23 J7 - 1	J442- 7 J442- 7 J442-42	I1BC I1BC I1C
J408-39 J421-24 J424- S J519-15	J421-24 J424- S J519-15 J535-/C	HX/ HX/ HX/ HX/	J431- E J7 -31 J431- L	J443-/B J443-26 J443-/H	I1N I1NC I11**
J437- 6	J447- V	IB	J423-38		
J10 -22	J447-19	IBC	J436-35		
J3 -24 J423-/L J423-/L J424-23 J430-37 J435-19	J528- 7 J430-37 J424-23 J435-19 J430-38 J528- 7	IC IC IC IC IC IC			
J423-/W J423-/W J424- Z J430-/T	J430-/U J424- Z J528- E J430-/U	IC/ IC/ IC/ IC/			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J7 -32	J443-29	I11C**	J436-/U	J446-/B	I5B
J431- W	J443-/J	I14**	J10 -48	J446-26	I5BC
J7 -33	J443-32	I14C**	J5 -31	J446-26	I5BC
J427-39	J442-/X	I2	J7 - 5	J443-11	I5C
J442- M	J521- M	I2A	J431- 4	J442-/P	I6A
J10 -41	J442-11	I2AC	J10 -49	J442-35	I6AC
J5 -24	J442-11	I2AC	J5 -32	J442-35	I6AC
J442- N	J521- E	I2B	J436-37	J446-/H	I6B
J10 -42	J442-14	I2BC	J10 -50	J446-29	I6BC
J5 -25	J442-14	I2BC	J5 -33	J446-29	I6BC
J7 - 2	J442-43	I2C	J431-24	J442-/R	I7
P201-30	J520-/T	I24W	J7 - 7	J442-38	I7C
P201-29	J520-/Y	I24W/	J3 -13	J429- 2	J
J427-42	J443- E	I3	J420-/P	J421-37	J
J442- U	J521- L	I3A	J421-37	J431-34	J
J10 -43	J442-17	I3AC	J429- 2	J432- 4	J
J5 -26	J442-17	I3AC	J429- 2	J526- 8	J
J442- V	J521- H	I3B	J431-34	J434-/M	J
J10 -44	J442-19	I3BC	J432- 4	J433- 6	J
J5 -27	J442-19	I3BC	J433- 6	J437- M	J
J7 - 3	J443- 6	I3C	J434-/M	J434-/N	J
J431- B	J443-/X	I3N	J434-/M	J435-/C	J
J7 -37	J443-43	I3NC	J435-/C	J437- M	J
J431- N	J444- E	I31**	J437- M	J537- J	J
J7 -19	J444- 6	I31C**	J525-25	J526- 8	J
J431-/A	J444- F	I34**	J433- K	J437- D	J/
J7 -20	J444- 7	I34C**	J433- K	J435- X	J/
J427-/E	J443- F	I4	J433- K	J525- 4	J/
J431- 2	J442-/B	I4A	J434-/P	J434-/R	J/
J10 -45	J442-26	I4AC	J434-/P	J439-32	J/
J5 -28	J442-26	I4AC	J434-/P	J435- X	J/
J431-10	J442-/H	I4B	J437- D	J537- K	J/
J10 -46	J442-29	I4BC	J522- F	J525- 4	J/
J5 -29	J442-29	I4BC	J525- 4	J526-21	J/
J7 - 4	J443- 7	I4C	J4 -46	J528-/L	JT
J443- M	J525- K	I5	J528-/L	J536-/V	JT
J431- 1	J442-/J	I5A	J536-/V	J536-/W	JT
J10 -47	J442-32	I5AC	J536-/X	J536-/Y	JT/
J5 -30	J442-32	I5AC	J3 -14	J526- 2	K
			J423-/V	J429-/K	K
			J423-/V	J424- W	K
			J429-/K	J431-/N	K
			J431-/N	J433-33	K
			J433-33	J436- K	K
			J434- D	J434- E	K
			J434- D	J526- 2	K
			J434- D	J533-23	K
			J434- E	J436- K	K
			J436- K	J448-/D	K
			J448-/D	J548- 6	K
			J521-/C	J522-/S	K
			J521-/C	J526- 2	K
			J413- B	J525- D	K/
			J423-39	J424- Y	K/
			J424- Y	J433- Z	K/

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J433- Z	J437-/B	K/	J429- B	J525- 9	LP/
J434- F	J434- H	K/	J522-22	J525- 9	LP/
J434- F	J525- D	K/	J522-22	J524-/P	LP/
J434- H	J436- X	K/	J524-/P	J524-/R	LP/
J436- X	J437-/B	K/			
J522-35	J528-32	K/	P200- 7	J408- N	LR
J525- D	J526-23	K/			
J526-23	J528-32	K/	J3 -21	J524- J	LX
			J420-/L	J423-/J	LX
J527- 2	J527- 3	KA--	J423-/J	J427-/T	LX
J527- 3	J528- J	KA--	J427-/T	J429- D	LX
			J429- D	J433- C	LX
J526- A	J527- 4	KA--D	J429- D	J524- J	LX
			J433- C	J535- K	LX
J433-/P	J525-27	KD/-	J522-/N	J524- K	LX
			J524- J	J524- K	LX
J420-31	J421-/W	KDP-			
J420-31	J423-/B	KDP-	J420-/T	J421-/E	LX/
J421-/W	J424-37	KDP-	J421-/E	J424-25	LX/
J423-/B	J435- 8	KDP-	J424-25	J427-/P	LX/
J435- 8	J533-27	KDP-	J427-/P	J429-11	LX/
			J429-11	J433- 9	LX/
J425- Z	J433-24	KE--	J429-11	J524- L	LX/
J425- Z	J526-10	KE--	J522-39	J524- M	LX/
J433-24	J436-/X	KE--	J524- L	J524- M	LX/
J526-10	J527-30	KE--	J524- M	J535-/R	LX/
J527-30	J527-31	KE--			
J527-31	J533-/W	KE--	J4 -50	J522-/E	LO
			J408-41	J522-/E	LO
J526-/F	J527-32	KE--D			
			J408-/W	J522-25	LO/
J436-31	J522- S	KFB-	P201-32	J520- H	L24W
J522- S	J533-42	KFB-			
			P201-31	J520- N	L24W/
J420-41	J424-/M	KH/			
J424-/M	J548- 1	KH/	J413- Y	J533- A	MC-
			J533- A	J537-/M	MC-
J7 -17	J548-14	KH/C			
J423-18	J424-42	KIC-	J3 -46	J536-31	MPX
J424-42	J528- C	KIC-	J448- S	J536-30	MPX
			J536-30	J536-31	MPX
J8 -30	J548- 5	KK			
			J536-/K	J536-/L	MPX/
J435-/F	J548- C	KR/			
			J8 -32	J448- U	MPXK
J8 -16	J548- 2	KR/K			
			J8 -33	J448- T	MPXK/
J436-/C	J548- L	KS/	J4 -49	J522- 8	MR
			J431-36	J435-23	MR
J8 -15	J548-12	KS/K	J431-36	J522- 8	MR
			J435-23	J548- V	MR
J431-40	J522- 7	KTP-			
J522- 7	J533-26	KTP-	J7 -15	J548-23	MRC
J3 -25	J522-34	LC			
J427-/U	J524- T	LC	J412-41	J420- H	M00
J522-34	J524- U	LC	J420- H	J423- M	M00
J524- T	J524- U	LC	J423- M	J535- E	M00
J427-/W	J524- W	LC/	J412-/W	J421- 3	M00/
J522-/P	J524- X	LC/	J421- 3	J424- 2	M00/
J524- W	J524- X	LC/	J424- 2	J535-/W	M00/
J3 -43	J525- F	LP	P200-34	J412- N	M00R
J429- E	J525- F	LP			
J522-29	J524-/M	LP	P201-34	J415-15	M00W
J524-/M	J524-/N	LP			
J524-/M	J525- F	LP	P201- 1	J415-/T	M00W/

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
P201-18	J416- V	M00WC	J411-39	J421- K	M12/
J412-40	J420- F	M02	J421- K	J424-12	M12/
J420- F	J423- A	M02	J424-12	J535-40	M12/
J423- A	J535- 6	M02	P200-22	J411- E	M12R
J412-/V	J421- 4	M02/	P201-39	J415- M	M12W
J421- 4	J424- 4	M02/	P201- 6	J415-41	M12W/
J424- 4	J535-37	M02/	P201-23	J416- N	M12WC
P200-18	J412- 5	M02R	J410-41	J420- C	M14
P201-35	J415- P	M02W	J420- C	J423-12	M14
P201- 2	J415-39	M02W/	J423-12	J535- 3	M14
P201-19	J416- R	M02WC	J410-/W	J421- L	M14/
J412-38	J420- E	M04	J421- L	J424- E	M14/
J420- E	J423- 8	M04	J424- E	J535-41	M14/
J423- 8	J535- D	M04	P200-40	J410- N	M14R
J412-39	J421- E	M04/	P201-40	J415- L	M14W
J421- E	J424- 6	M04/	P201- 7	J415-/W	M14W/
J424- 6	J535-38	M04/	P201-24	J416- D	M14WC
P200-36	J412- E	M04R	J410-40	J420- 3	M16
P201-36	J415-13	M04W	J420- 3	J423-11	M16
P201- 3	J415-/U	M04W/	J423-11	J535- 2	M16
P201-20	J416- T	M04WC	J410-/V	J421- M	M16/
J411-41	J420- D	M06	J421- M	J424- H	M16/
J420- D	J423-10	M06	J424- H	J535-42	M16/
J423-10	J535- L	M06	P200-24	J410- 5	M16R
J411-/W	J421- H	M06/	P201-41	J415- K	M16W
J421- H	J424- 8	M06/	P201- 8	J415-42	M16W/
J424- 8	J535-/P	M06/	P201-25	J416- F	M16WC
P200-20	J411- N	M06R	J410-38	J420- 7	M20
P201-37	J415- N	M06W	J420- 7	J423- L	M20
P201- 4	J415-40	M06W/	J423- L	J535- N	M20
P201-21	J416- L	M06WC	J410-39	J421-11	M20/
J411-40	J420- B	M10	J421-11	J424- D	M20/
J420- B	J423- 7	M10	J424- D	J535-/M	M20/
J423- 7	J535- 5	M10	P200-42	J410- E	M20R
J411-/V	J421- J	M10/	P201-42	J415-10	M20W
J421- J	J424-10	M10/	P201- 9	J415-/X	M20W/
J424-10	J535-39	M10/	P201-26	J416- X	M20WC
P200-38	J411- 5	M10R	J409-41	J420- 8	M22
P201-38	J415-12	M10W	J420- 8	J423- B	M22
P201- 5	J415-/V	M10W/	J423- B	J535-12	M22
P201-22	J416- J	M10WC	J409-/W	J421-10	M22/
J411-38	J420- 4	M12	J421-10	J424- C	M22/
J420- 4	J423- 9	M12	J424- C	J535-/L	M22/
J423- 9	J535- 4	M12	P200-26	J409- N	M22R

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
P201-43	J415- 9	M22W	J403-38	J420- M	M34
P201-10	J415-43	M22W/	J420- M	J423- 1	M34
P201-27	J416-/E	M22WC	J423- 1	J535- H	M34
J409-40	J420- J	M24	J403-39	J421- 7	M34/
J420- J	J423- 5	M24	J421- 7	J424- B	M34/
J423- 5	J535- M	M24	J424- B	J535-/U	M34/
J409-/V	J421- 9	M24/	P203-20	J403- E	M34R
J421- 9	J424- M	M24/	P202-37	J415- C	M34W
J424- M	J535-/N	M24/	P202- 4	J415-/K	M34W/
P200-44	J409- 5	M24R	P202-21	J416-/N	M34WC
P201-44	J415- E	M24W	J402-41	J420- N	M36
P201-11	J415-/H	M24W/	J420- N	J423- 2	M36
P201-28	J416-/F	M24WC	J423- 2	J535- J	M36
J409-38	J420- L	M26	J402-/W	J421- P	M36/
J420- L	J423- 3	M26	J421- P	J424- A	M36/
J423- 3	J535- P	M26	J424- A	J535-/T	M36/
J409-39	J421- 5	M26/	P203-38	J402- N	M36R
J421- 5	J424- L	M26/	P202-38	J415- 3	M36W
J424- L	J535-/K	M26/	P202- 5	J415-32	M36W/
P203-34	J409- E	M26R	P202-22	J416-/U	M36WC
P202-34	J415- 5	M26W	J402-40	J420-18	M40
P202- 1	J415-30	M26W/	J420-18	J423-21	M40
P202-18	J416-/L	M26WC	J423-21	J535- T	M40
J403-41	J420-11	M30	J402-/V	J421- U	M40/
J420-11	J423- 6	M30	J421- U	J424- N	M40/
J423- 6	J535- R	M30	J424- N	J535-/F	M40/
J403-/W	J421- 6	M30/	P203-22	J402- 5	M40R
J421- 6	J424- K	M30/	P202-39	J415- B	M40W
J424- K	J535-/J	M30/	P202- 6	J415-/L	M40W/
P203-18	J403- N	M30R	P202-23	J416- B	M40WC
P202-35	J415- D	M30W	J402-38	J420- Z	M42
P202- 2	J415-/J	M30W/	J420- Z	J423-25	M42
P202-19	J416-/J	M30WC	J423-25	J535-16	M42
J403-40	J420-10	M32	J402-39	J421-15	M42/
J420-10	J423- 4	M32	J421-15	J424- P	M42/
J423- 4	J535- F	M32	J424- P	J535-28	M42/
J403-/V	J421- 8	M32/	P203-40	J402- E	M42R
J421- 8	J424-13	M32/	P202-40	J415- 2	M42W
J424-13	J535-/V	M32/	P202- 7	J415-33	M42W/
P203-36	J403- 5	M32R	P202-24	J416- A	M42WC
P202-36	J415- 4	M32W	J401-41	J420- Y	M44
P202- 3	J415-31	M32W/	J420- Y	J423- Z	M44
P202-20	J416-/S	M32WC	J423- Z	J535- U	M44
			J401-/W	J421-16	M44/
			J421-16	J424-17	M44/

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J424-17	J535-/E	M44/	J420-33	J424-/N	NJ/--
P203-24	J401- N	M44R	J424-/N	J527-23	NJ/--
P202-41	J415- A	M44W	J526-/K	J527-24	NJ/--
P202- 8	J415-/M	M44W/	J526-/K	J548-30	NJ/--
P202-25	J416-/W	M44WC	J527-23	J527-24	NJ/--
J401-40	J420-/A	M46	J526-17	J527-25	NJ/--D
J420-/A	J423-23	M46	J436-/N	J528-/U	NJT-
J423-23	J535- S	M46	J421-/U	J435-/J	NL/-
J401-/V	J421-18	M46/	J435-/J	J436- 1	NL/-
J421-18	J424-15	M46/	J436- 1	J526-25	NL/-
J424-15	J535-/H	M46/	J522-/C	J526-25	NL/-
P203-42	J401- 5	M46R	J423-/K	J424-24	NL--
P202-42	J415- 1	M46W	J424-24	J427-27	NL--
P202- 9	J415-34	M46W/	J427-27	J429-39	NL--
P202-26	J416-/X	M46WC	J427-27	J526- K	NL--
J401-38	J420- W	M50	J429-39	J431-43	NL--
J420- W	J423- Y	M50	J431-43	J436-34	NL--
J423- Y	J535-15	M50	J435-11	J436-34	NL--
J401-39	J421-19	M50/	J435-11	J437-10	NL--
J421-19	J424- V	M50/	J437-10	J548-/K	NL--
J424- V	J535-29	M50/	J526- K	J527-/N	NI--
P203-26	J401- E	M50R	J527-/N	J527-/P	NL--
P202-43	J415- J	M50W	J526-31	J527-35	NL--D
P202-10	J415-/N	M50W/	J424-/X	J435-/S	NLRC/-
P202-27	J416-/Y	M50WC	J424-/X	J522- H	NLRC/-
J3 -22	J524-11	NC	J522- H	J526- E	NLRC/-
J420- S	J421- 2	NC	J420-36	J424-/T	NMH--
J421- 2	J524-11	NC	J420-36	J521- T	NMH--
J524-11	J524-12	NC	J424-/T	J435-26	NMH--
J524-12	J526-/J	NC	J435-26	J436- Z	NMH--
J524-12	J533- T	NC	J436- Z	J441- 2	NMH--
J420-29	J421-33	NC/	J441- 2	J548- M	NMH--
J420-29	J524- R	NC/	J521- T	J527- V	NMH--
J421-33	J437-39	NC/	J521- T	J525- 6	NMH--
J524- R	J524- S	NC/	J527- V	J527- W	NMH--
J420-/K	J421-/H	NCU3-	J526-16	J527-19	NMH--D
J421-/H	J533-13	NCU3-	J8 -26	J548- A	NMHK
J4 -32	J533- W	ND	J3 -40	J525-41	NP
J429- L	J434- 2	ND	J422- D	J422- E	NP
J434- 1	J434- 2	ND	J422- E	J425-23	NP
J434- 1	J533- W	ND	J425-23	J429- V	NP
J434- 2	J436-27	ND	J429- V	J433-38	NP
J429-/U	J436-/P	ND/	J433-38	J437- 3	NP
J432-20	J436-/P	ND/	J437- 3	J537-41	NP
J432-20	J434- C	ND/	J525-41	J537-41	NP
J434- B	J434- C	ND/	J422- F	J422- H	NP/
J434- B	J533-21	ND/	J422- F	J425- F	NP/
J529-33	J533-21	ND/	J425- F	J429-/B	NP/
J429-/L	J525-21	NENT-	J429-/B	J433-42	NP/
J525-21	J526-/X	NENT-	J433-42	J437- R	NP/
			J437- R	J537-39	NP/
			J525-34	J537-39	NP/
			J423-/E	J429-31	NPC-
			J423-/E	J522- J	NPC-
			J429-31	J437-35	NPC-
			J436-17	J437-35	NPC-
			J522- J	J526-43	NPC-

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
P200- 1	J407- N	NR	J524-30	J524-31	OB2
J420- A	J421-/M	NRS--	J524-31	J528-34	OB2
J420- A	J527- 9	NRS--	J420-/S	J427- 2	OB2/
J421-/M	J423-36	NRS--	J427- 2	J524-/K	OB2/
J423-36	J424-26	NRS--	J524-/K	J524-/L	OB2/
J429-43	J431-33	NRS--	J4 -31	J524-/V	OB3
J431-33	J435-/D	NRS--	J423-/A	J436- 5	OB3
J435-/D	J437- 7	NRS--	J436- 5	J528-/P	OB3
J435-/D	J439-41	NRS--	J524-/V	J524-/W	OB3
J437- 7	J527-10	NRS--	J524-/W	J525- S	OB3
J527- 9	J527-10	NRS--	J525- S	J528-/P	OB3
J526-12	J527-11	NRS--D	J423-/D	J436- L	OB3/
J427-/B	J525-/A	NSC-	J436- L	J525-42	OB3/
J525-/A	J526-/Y	NSC-	J524-/X	J524-/Y	OB3/
J427-33	J525-/D	NST-	J524-/X	J525-42	OB3/
J525-/D	J526- B	NST-	J424-36	J436-/W	OCX-
J7 -28	J541- E	NT1	J432-22	J436-/W	OCX-
J7 -29	J542- E	NT2	J432-22	J528- D	OCX-
J7 -30	J543- E	NT3	J433-37	J437-37	OF-
J424-32	J427-19	NW-	J437-37	J526- M	OF-
J427-19	J526- C	NW-	J425-26	J435-28	OL--
J522- 6	J526- C	NW-	J435-28	J436-26	OL--
J522- 6	J525-22	NW-	J436-26	J437- L	OL--
J3 -18	J429- U	NX	J437- L	J527- M	OL--
J407-41	J420-27	NX	J526-35	J527- N	OL--
J420-27	J421-29	NX	J527- M	J527- N	OL--
J421-29	J429- U	NX	J526- P	J527-12	OL--D
J429- U	J525- H	NX	J433-/U	J526-/U	OLC-
J525- H	J535-14	NX	J425- 4	J526-29	OLF-
J407-/W	J421-/D	NX/	J425- 4	J425-/K	OLF-
J420-/R	J421-/D	NX/	J425-21	J435-/B	OM-
J421-/D	J429-/C	NX/	J425-21	J522-12	OM-
J429-/C	J525- C	NX/	J435-/B	J437-13	OM-
J525- C	J535-30	NX/	J522-12	J526-/D	OM-
P202-30	J520- F	N24W	J413- 4	J425-29	OMF--
P202-29	J520- C	N24W/	J413- 4	J522-/A	OMF--
J433-/R	J433-/V	OA-	J425-29	J437-/R	OMF--
J433-/R	J526-/E	OA-	J522-/A	J525- 3	OMF--
J433-/V	J437-42	OA-	J522-/A	J526-32	OMF--
J425- W	J528-/V	OBSM-	J526-32	J527-39	OMF--
J4 -29	J524-38	OB1	J527-39	J527-40	OMF--
J421-/Y	J425-42	OB1	J526-42	J527-41	OMF--D
J425-42	J436- D	OB1	J425- 6	J425-41	OMFP-
J436- D	J524-37	OB1	J425- 6	J526-28	OMFP-
J524-37	J524-38	OB1	J425-41	J433-39	OMFP-
J421-/X	J436- M	OB1/	J429- 5	J433-39	OMFP-
J436- M	J524-/T	OB1/	J413- 8	J420-/N	OM0--
J524-/T	J524-/U	OB1/	J420-/N	J429-/P	OM0--
J4 -30	J524-30	OB2	J429-/P	J432- 3	OM0--
J420-32	J427-/F	OB2	J432- 3	J527- A	OM0--
J427-/F	J436- 4	OB2	J432- 3	J537-/L	OM0--
J436- 4	J528-34	OB2	J432- 3	J525-10	OM0--
			J522-/M	J527- A	OM0--
			J525-10	J527- B	OM0--
			J526-/N	J527- B	OM0--
			J527- A	J527- R	OM0--

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J526- F	J527- E	OM0--D	J420-37	J421-41	01
J429-/R	J526-/C	OM01/-	J421-41	J431-/R	01
J413-34	J431-/P	OP-	J422-37	J422-38	01
J431-/P	J526- N	OP-	J425- 1	J526- J	01
J521-23	J526- N	OP-	J431-/R	J433-35	01
J521-23	J522-42	OP-	J521-33	J522-/B	01
J8 -31	J418- 3	OR	J522-/B	J526- J	01
J5 - 5	J448-/J	OT	J413- J	J421-/S	01/
J5 - 6	J448-/H	OT/	J421-/S	J422-/T	01/
J432-19	J527-14	OU--	J422-/T	J422-/U	01/
J526-38	J527-15	OU--	J422-/U	J424-/U	01/
J527-14	J527-15	OU--	J424-/U	J425-/L	01/
J526- T	J527-17	OU--D	J424-/U	J429-23	01/
J427-32	J526-/V	OU0-	J425- 7	J425-/L	01/
J420- 5	J425-/U	OX--	J425- 7	J526-/A	01/
J420- 5	J527- P	OX--	J429-23	J435-/A	01/
J425-/U	J435-/K	OX--	J425- 7	J437- U	01/
J433-/A	J435-/K	OX--	J435-/A	J437-/X	01/
J435-/K	J437-18	OX--	J437- U	J526-/A	01/
J527- P	J527- R	OX--	J522-24	J533-18	01/
J527- R	J533-/Y	OX--	J526-/A	J537-/C	01/
J526- S	J527-13	OX--D	J533-18	J537-/C	01/
J421-35	J423-/H	OXPR-	J4 -12	J526-13	02
J423-/H	J533-30	OXPR-	J420-38	J424-/S	02
J432-27	J437-26	OXU0-	J420-38	J422- U	02
J432-27	J433- A	OXU0-	J422- T	J422- U	02
J433- A	J533-43	OXU0-	J424-/S	J436-29	02
J437-26	J439-28	OXU0-	J436-29	J437- C	02
J429-15	J433- 7	OXU2-	J437- C	J528-10	02
J429-15	J432-/X	OXU2-	J521-/D	J526-13	02
J432-/X	J437-/P	OXU2-	J526-13	J528-10	02
J433- 7	J533-/M	OXU2-	J420-34	J436-/B	02/
J435-12	J437-/P	OXU2-	J420-34	J422- X	02/
J429- J	J433- X	OY--	J422- W	J422- X	02/
J433- X	J437-/T	OY--	J436-/B	J437- H	02/
J435- T	J437-/T	OY--	J437- H	J533- U	02/
J435- T	J533- H	OY--	J521- Z	J526- W	02/
J526-19	J533- H	OY--	J526- W	J533- U	02/
J526-19	J527-/L	OY--	J4 -13	J525- E	03
J527-/L	J527-/M	OY--	J422-/C	J422-/D	03
J526-/H	J527-34	OY--D	J422-/C	J525- F	03
J433- B	J437-24	OYAC-	J422-/D	J433-26	03
J437-24	J533-11	OYAC-	J422-/D	J526-18	03
J433-25	J533- 1	OYRS-	J525- E	J548-/L	03
J429-35	J432- Z	OYST-	J526-18	J422-/F	03/
J432- Z	J433-27	OYST-	J413- M	J422-/H	03/
J432- Z	J533- M	OYST-	J422-/F	J436-30	03/
J4 -11	J526- J	01	J422-/H	J437-/D	03/
J413- 3	J420-37	01	J436-30	J533-17	03/
J413- 3	J425- 1	01	J437-/D	J526- 9	03/
J420-37	J422-37	01	J522-/T	J533-17	03/
			J526- 9	J548-/H	03/
			J533-17	J527-/D	031/--
			J527-/C	J528- K	031/--
			J527-/D	J529-32	031/--
			J526- V	J527-26	031/--D
			J4 -14	J525-/B	04
			J413- A	J522- V	04
			J420-35	J422-/N	04
			J422-/M	J436-32	04
			J422-/M	J422-/N	04
			J436-32	J437-/C	04

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J437-/C	J533-16	O4	J428-/X	J428-/Y	O/
J521-/F	J522- V	O4	J428-/X	J437-31	O/
J521-/F	J526-/B	O4	J435- U	J437-31	O/
J525-/B	J526-/B	O4	J435- U	J528-26	O/
J526-/B	J533-16	O4	J522-/K	J528-26	O/
J420-39	J421-/T	O4/	J401- X	J401-20	RAR
J421-/T	J422-/R	O4/	J401-20	J402- X	RAR
J422-/P	J422-/R	O4/	J402- X	J402-20	RAR
J422-/P	J528- 8	O4/	J402-20	J403- X	RAR
J422-/R	J433-36	O4/	J403- X	J403-20	RAR
J526-41	J528- 8	O4/	J403-20	J409- X	RAR
J8 -29	J548-/M	PHK	J409- X	J409-20	RAR
J8 -34	J548- 7	PK	J409-20	J410- X	RAR
J5 - 9	J448-/W	PTK	J410- X	J410-20	RAR
J5 -10	J448-/X	PTK/	J410-20	J411- X	RAR
J5 -11	J448-/T	PTT	J411- X	J411-20	RAR
J5 -12	J448-/U	PTT/	J411-20	J412- X	RAR
J441- 3	J446- X	PVE	J412- X	J412-20	RAR
J6 -25	J446-22	PVEC	J412-20	J419-/V	RAR
J8 -35	J548-18	PVK	J404- X	J404-20	RAR 1
J4 -34	J422-/V	P1	J404-20	J405- X	RAR 1
J422-/V	J422-/W	P1	J405- X	J405-20	RAR 1
J422-/W	J425-/P	P1	J405-20	J406- X	RAR 1
J425-/P	J435-30	P1	J406- X	J406-20	RAR 1
J435-30	J441- 9	P1	J406-20	J407- X	RAR 1
J441- 9	J548- 2	P1	J407- X	J407-20	RAR 1
J422-/X	J422-/Y	P1/	J407-20	J408- X	RAR 1
J422-/X	J441- 7	P1/	J408- X	J408-20	RAR 1
J441- 7	J548- 4	P1/	J408-20	J418-30	RAR 1
J4 -35	J431- V	P2	J3 -36	J526- Z	RC
J422-11	J422-12	P2	J430-/M	J430-/N	RC
J422-12	J425-39	P2	J430-/M	J431-27	RC
J425-39	J431- V	P2	J431-27	J435-10	RC
J431- V	J432- 7	P2	J435-10	J526- Z	RC
J432- 7	J441-11	P2	J521-/R	J526- Z	RC
J441-11	J548-/C	P2	J430-/P	J430-/R	RC/
J422- R	J422- S	P2/	J430-/P	J431-30	RC/
J422- S	J432- S	P2/	J430-/R	J526- Y	RC/
J432- S	J441-12	P2/	J431-30	J435-/H	RC/
J441-12	J548- 3	P2/	J521-38	J526- Y	RC/
J4 -36	J432- 8	P3	J526- Y	J548-28	RC/
J422-30	J422-31	P3	J4 -37	J430-31	RK
J422-30	J425-19	P3	J420-/W	J421-/K	RK
J425-19	J432- 8	P3	J421-/K	J430-31	RK
J425-19	J519-17	P3	J421-/K	J521-37	RK
J519-17	J548- B	P3	J430-30	J430-31	RK
J422-/K	J422-/L	P3/	J430-31	J431-32	RK
J422-/K	J519-19	P3/	J420-/H	J421- Z	RK/
J3 -39	J526- H	Q	J421- Z	J430-/K	RK/
J428-/V	J428-/W	Q	J421- Z	J521-/T	RK/
J428-/W	J526- H	Q	J430-/K	J430-/L	RK/
			J430-/L	J431- J	RK/
			P202-13	J520-/K	RP
			P202-12	J520-/P	RP/
			P203- 5	J404- N	RR
			J4 -38	J431-29	RS
			J430- D	J430- E	RS
			J430- D	J521-/L	RS
			J430- E	J431-29	RS

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J430- F	J430- H	RS/	J433-/N	J441- D	SB41
J430- F	J521-/V	RS/	J439-24	J446- R	SCT
J430- H	J431-28	RS/	J6' -24	J446-16	SCTO
J4 -39	J430-/C	RT	J439-25	J446-/D	SC1
J430-/C	J430-/D	RT	J6 -19	J446-28	SC10
J430-/D	J521-35	RT	J439-/F	J446-/L	SC2
J430-/F	J430-/H	RT/	J6 -20	J446-34	SC20
J430-/H	J521-/K	RT/	J439-26	J446-/T	SC3
J3 -33	J431-/J	RX	J413-37	J528- B	SC3-
J404-41	J420-/E	RX	J6 -21	J446-40	SC30
J420-/E	J421-/J	RX	J439-27	J446- B	SC4
J421-/J	J431-/J	RX	J6 -22	J446- D	SC40
J431-/J	J535-13	RX	J439-/E	J446- J	SC5
J521-/N	J535-13	RX	J6 -23	J446-10	SC50
J404-/W	J420-/X	RX/	J439-/H	J527- 5	SC6--
J420-/X	J421-/A	RX/	J527- 5	J527- 6	SC6--
J420-/X	J431-/C	RX/	J526- 6	J527- 7	SC6--D
J421-/A	J521-36	RX/	J418-14	J448- V	SD
J521-36	J535-31	RX/	J8 -36	J418- P	SI
J4 -48	J525-39	S	J8 -20	J448-/C	SK
J406-41	J421-40	S	J8 -21	J448- Y	SK/
J421-40	J424-/R	S	J406- N	J418-/M	SR
J424-/R	J431-35	S	J417-/T	J401-/B	ST
J431-35	J448-/F	S	J401-24	J401-24	STROBE
J448- X	J448-/E	S	J401-24	J402-/B	STROBE
J448- X	J537-38	S	J402-/B	J402-24	STROBE
J525-39	J537-38	S	J402-24	J403-/B	STROBE
J406-/W	J525-40	S/	J403-/B	J403-24	STROBE
J525-40	J537-40	S/	J403-24	J404-/B	STROBE
J4 -26	J524-/C	SB1	J404-/B	J404-24	STROBE
J425-38	J522- M	SB1	J404-24	J405-/B	STROBE
J522- M	J524-/D	SB1	J405-/B	J405-24	STROBE
J524-/C	J524-/D	SB1	J405-24	J406-/B	STROBE
J522-41	J524-/F	SB1/	J406-/B	J406-24	STROBE
J524-/F	J524-/H	SB1/	J406-24	J407-/B	STROBE
J4 -27	J524- D	SB2	J407-/B	J407-24	STROBE
J424-33	J429- F	SB2	J407-24	J408-/B	STROBE
J429- F	J433-/K	SB2	J408-/B	J408-24	STROBE
J429- F	J524- D	SB2	J408-24	J409-/B	STROBE
J433-/K	J433-/X	SB2	J409-/B	J409-24	STROBE
J433-/K	J548-16	SB2	J409-24	J410-/B	STROBE
J522- 5	J524- E	SB2	J410-/B	J410-24	STROBE
J524- D	J524- E	SB2	J410-24	J411-/B	STROBE
J420-40	J424-/L	SB2/	J411-/B	J411-24	STROBE
J424-/L	J522- K	SB2/	J411-24	J412-/B	STROBE
J429- C	J524- F	SB2/	J412-/B	J412-24	STROBE
J522- K	J524- H	SB2/	J412-24	J418-42	STROBE
J524- F	J524- H	SB2/	J415-16	J418-/L	SOL
J4 -28	J525-28	SB3	J415-16	J416-18	S00
J433-/Y	J524- 1	SB3			
J522- N	J525-28	SB3			
J522- N	J524- 1	SB3			
J524- 1	J524- 2	SB3			
J525-28	J548-15	SB3			
J522- A	J524- B	SB3/			
J524- B	J524- C	SB3/			
J524- C	J525-23	SB3/			
J525-23	J548- K	SB3/			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J415- S	J416-14	S02	J431-/Y	J548- E	T
J415-17	J416-16	S04	J420-26	J431-37	T/
J415- T	J416-10	S06	J431-37	J548-10	T/
J4 -23	J528- L	S1	J7 - 6	J548- N	T/C
J519- 4	J523-12	S1	J8 -38	J548- D	TC
J523-11	J523-12	S1	J519-37	J521-13	TCD-
J523-11	J528- L	S1	J521-13	J529- P	TCD-
J448-/L	J448-41	S1/	J421-39	J431-/T	TEH-
J448-/L	J519- 3	S1/	J431-/T	J529- 4	TEH-
J519- 3	J523- R	S1/	J521-/W	J525-/M	TEH-
J523- R	J523- S	S1/	J525-/M	J529- 4	TEH-
J415-18	J416- 8	S10	J3 -48	J526-36	TP
J415- U	J416-12	S12	J413-21	J423-/P	TP
J415-19	J416- 4	S14	J423-/P	J428-37	TP
J415- V	J416- 6	S16	J427- 5	J428-37	TP
J4 -24	J523-38	S2	J427- 5	J529- 2	TP
J448-33	J448-40	S2	J427- 5	J526-36	TP
J448-33	J528- 6	S2	J428-37	J428-38	TP
J519- 0	J523-38	S2	J427- 8	J529- 1	TP/
J523-37	J528- 6	S2	J428-/T	J428-/U	TP/
J523-37	J523-38	S2	J428-/T	J431-31	TP/
J519- 5	J523-/T	S2/	J431-31	J529- 1	TP/
J523-/T	J523-/U	S2/	J519-16	J525- 7	TP/
J415-/F	J416- W	S20	J522-/R	J526-/R	TP/
J415-/E	J416-27	S22	J525- 7	J528- H	TP/
J415-24	J416-28	S24	J525- 7	J526-/R	TP/
J415-25	J416-32	S26	J526-/R	J533-35	TP/
J4 -25	J523-/W	S3	J528- H	J529- 1	TP/
J519- E	J523-/V	S3	J519- B	J519-/S	TPA--
J523-/V	J523-/W	S3	J519- B	J522- D	TPA--
J448-/M	J448-/V	S3/	J521- J	J522- D	TPA--
J448-/M	J528- F	S3/	J522- D	J530- 9	TPA--
J519- 6	J528- F	S3/	J530- 9	J537-37	TPA--
J519- 6	J523-/X	S3/	J530- 9	J530-10	TPA--
J523-/X	J523-/Y	S3/	J529-12	J530-11	TPA--D
J415-26	J416-30	S30	J429- Z	J431-23	TPB--
J415-27	J416-37	S32	J431-23	J432-25	TPB--
J415-28	J416-34	S34	J431-23	J530- 2	TPB--
J415-29	J416-39	S36	J432-25	J435-/E	TPB--
J415- 7	J416- 2	S40	J435-/E	J435-/E	TPB--
J415- H	J416- 1	S42	J435-/E	J436-18	TPB--
J415-38	J416-41	S44	J439-35	J439-35	TPB--
J415-/S	J416-42	S46	J530- 2	J448-/F	TPB--
J415-35	J416-43	S50	J530- 3	J530- 3	TPB--
J415-/Y	J548- Y	S50W	J530- 3	J533-22	TPB--
			J529- 7	J530- 4	TPB--D
			J534-36	J534-37	TPX0/--
			J4 -15	J525- 1	TPX0/--
			J413-22	J423-/N	TPX0/--
			J423-/N	J424-21	TPX0/--
			J424-21	J427-24	TPX0/--
			J424-21	J525- 1	TPX0/--
			J427-24	J435-/M	TPX0/--
			J435-/M	J437-/N	TPX0/--
			J435-/M	J534-36	TPX0/--
			J519- W	J521- W	TPX0/--
			J521- W	J525- 1	TPX0/--
			J533-38	J534-38	TPX0/--D

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J3 -49	J428- D	TX	J435- E	J436-20	TOA--
J413-/T	J419-25	TX	J435- E	J437- 4	TOA--
J419-25	J420-30	TX	J526-37	J530-42	TOA--
J420-30	J421-30	TX	J530-42	J530-43	TOA--
J421-30	J424-31	TX			
J424-31	J425-34	TX	J529-/S	J530-/T	TOA--D
J424-31	J429- P	TX			
J427- E	J428- E	TX	J413- 5	J427- 9	T1-
J427- E	J519- 7	TX	J425-22	J427- 9	T1-
J428- D	J428- E	TX	J425-22	J432-43	T1-
J428- E	J429- P	TX	J427- 9	J529-21	T1-
J519- U	J519- 7	TX	J529-21	J537-/F	T1-
J519- U	J529-31	TX			
J529-31	J533-19	TX	J431-11	J435- 2	T10-
J529-31	J537-36	TX	J435- 2	J529-22	T10-
J419-24	J420-/M	TX/	J425- 5	J429-28	T11--
J420-/M	J433-29	TX/	J427- 4	J429-28	T11--
J420-/M	J421-28	TX/	J427- 4	J530- P	T11--
J421-28	J427- F	TX/	J429-28	J431-/V	T11--
J427- F	J428- F	TX/	J431-/V	J432-/P	T11--
J427- F	J522- W	TX/	J431-/V	J436-39	T11--
J428- F	J428- H	TX/	J436-39	J437-/V	T11--
J519-43	J522- W	TX/	J530- P	J530- R	T11--
J522- W	J533-36	TX/			
			J529- S	J530-13	T11--D
J431-17	J432-18	TXA--			
J431-17	J433- 2	TXA--	J427- J	J429- Y	T12-
J432-18	J437- W	TXA--	J427- J	J437-12	T12-
J433- 2	J528- 9	TXA--	J427- J	J529-16	T12-
J435-29	J436-28	TXA--	J435-/U	J437-12	T12-
J436-28	J437- W	TXA--	J521-39	J529-16	T12-
J521-25	J522-26	TXA--			
J522-26	J525-35	TXA--	J425- L	J522-23	T13--
J525-35	J530-/N	TXA--	J425- L	J425-/V	T13--
J528- 9	J530-/P	TXA--	J425-/V	J429-30	T13--
J530-/N	J530-/P	TXA--	J427- H	J431- P	T13--
			J429-30	J431- P	T13--
J529-/M	J530-35	TXA--D	J431- P	J432- N	T13--
			J432- N	J530- F	T13--
J8 -28	J419-31	TXK	J435- Z	J436- C	T13--
			J435- Z	J437-40	T13--
J8 -27	J419-32	TXK/	J436- C	J530- F	T13--
J3 -50	J525- P	TO	J522-23	J528-43	T13--
J413-36	J423-43	TO	J530- F	J530- H	T13--
J423-43	J424-/V	TO			
J424-/V	J521- 1	TO	J529- 3	J530- 1	T13--D
J428- J	J428- K	TO			
J428- J	J525- P	TO	J413- F	J425-37	T14-
J428- J	J521- 1	TO	J425-37	J435-/X	T14-
J428- K	J429- 9	TO	J435-/X	J529-/K	T14-
J519-/A	J525- Z	TO			
J521- 1	J522-11	TO	J429-21	J431-22	T15-
J522-11	J525- Z	TO	J431-22	J432-17	T15-
J525- Z	J529-41	TO	J432-17	J529-/A	T15-
			J529-/A	J537-/B	T15-
J428- L	J428- M	TO/			
J428- L	J522-27	TO/	J427- L	J432- T	T16-
J428- M	J431-16	TO/	J432- T	J529-/J	T16-
J431-16	J433-16	TO/	J432- T	J437-25	T16-
J433-16	J437-11	TO/	J435-39	J436-/R	T16-
J437-11	J441-17	TO/	J436-/R	J437-25	T16-
J519-/V	J522-27	TO/			
J519-/V	J533-37	TO/	J432-11	J436-/S	T17-
			J432-11	J525-/F	T17-
J431- M	J432- 2	TOA--	J525-/F	J529-/T	T17-
J432- 2	J433- 1	TOA--			
J432- 2	J530-42	TOA--	J435-42	J525- V	T18-
J433- 1	J435- E	TOA--	J525- V	J529-/W	T18-

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J432- L	J525- 5	T19-	J519-39	J521-15	VA1-
J525- 5	J529-/R	T19-	J521-15	J526-40	VA1-
J413- E	J429-22	T2-	J519-35	J521-19	VA2-
J429-22	J431- X	T2-	J521-19	J526-30	VA2-
J431- X	J432- U	T2-	J519-/P	J521-21	VA3-
J432- U	J435- B	T2-	J521-21	J526- L	VA3-
J435- B	J529-/L	T2-	J3 -35	J523- J	VC
J424-/W	J427- M	T20-	J523- J	J523- K	VC
J424-/W	J435-34	T20-	J523- K	J526-/S	VC
J427- M	J525-12	T20-	J523- L	J523- M	VC/
J525-12	J529-/U	T20-	J523- M	J526-22	VC/
J432- K	J529-/X	T21-	J526-22	J528-33	VC/
J525-36	J529-/X	T21-	J528-33	J548-/F	VC/
J435-31	J436-/Y	T22-	J414-/D	J414-26	VCC
J435-31	J529-/Y	T22-	J414-26	J518-26	VCC
J525-/R	J529-/Y	T22-	J414-26	J422-/A	VCC
J432- J	J435- 9	T23-	J422-/A	J422-/B	VCC
J432- J	J529-/F	T23-	J422-/B	J426-/B	VCC
J525- Y	J529-/F	T23-	J426-/A	J426-/B	VCC
J420-42	J424-/P	T24--	J426-/A	J428-/A	VCC
J424-/P	J429-24	T24--	J428-/A	J428-/B	VCC
J427-10	J429-24	T24--	J428-/B	J430-/B	VCC
J427-10	J521-10	T24--	J430-/A	J430-/B	VCC
J429-24	J431-/U	T24--	J430-/A	J434-/A	VCC
J431-/U	J437-20	T24--	J434-/A	J434-/B	VCC
J436-13	J437-20	T24--	J434-/B	J438-/B	VCC
J521-10	J522-36	T24--	J438-/A	J438-/B	VCC
J522-36	J525-33	T24--	J438-/A	J440-/A	VCC
J525-33	J530-24	T24--	J440-/A	J440-/B	VCC
J530-23	J530-24	T24--	J518-/D	J518-26	VCC
J529-23	J530-25	T24--D	J518-/D	J520-26	VCC
J435- 5	J437-22	T4-	J520-/D	J520-26	VCC
J435- 5	J529-/B	T4-	J520-/D	J523-/A	VCC
J525-/H	J529-/B	T4-	J523-/A	J523-/B	VCC
J427- 7	J432-34	T5-	J523-/B	J524-/B	VCC
J427- 7	J525- W	T5-	J524-/A	J524-/B	VCC
J525- W	J529- Z	T5-	J524-/A	J536-/A	VCC
J436-/A	J528- 4	T816--	J536-/A	J536-/B	VCC
P202-32	J518-/K	UP	J536-/B	J538-/B	VCC
P202-31	J518-/P	UP/	J538-/A	J538-/B	VCC
P203- 3	J404- 5	UR	J4 -40	J523- 2	VK
J3 -26	J423-35	UX	J420-/U	J421-32	VK
J404-40	J420-21	UX	J421-32	J523- 1	VK
J420-21	J423-35	UX	J519-/T	J523- 2	VK
J420-21	J519-21	UX	J523- 1	J523- 2	VK
J423-35	J437-/L	UX	J420-/D	J421-/B	VK/
J437-/L	J535- B	UX	J421-/B	J523- B	VK/
J404-/V	J421- V	UX/	J519-23	J521-12	VK/
J421- V	J424-/H	UX/	J521-12	J523- C	VK/
J421- V	J519- Y	UX/	J523- B	J523- C	VK/
J423-/S	J424-/H	UX/	P202-47	J518-/T	VP
J519- Y	J535-/X	UX/	P202-46	J518-/Y	VP/
J519-/R	J521-16	VA0-	P203- 1	J404- E	VR
J521-16	J526-/W	VA0-	J8 -37	J548-/D	VRK
			J4 -41	J523- E	VS
			J423-/U	J523- D	VS
			J519-38	J521-18	VS

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J521-18	J523- E	VS	J11 -11	J440- K	V13
J523- D	J523- E	VS	J439- 3	J440- J	V13
J423-/T	J523- F	VS/	J440- J	J440- K	V13
J519-36	J521-24	VS/	J6 -38	J546-42	V13 0
J521-24	J523- F	VS/	J439- C	J440- L	V13/
J523- F	J523- H	VS/	J440- L	J440- M	V13/
J544- X	J548- F	VS0	J440- L	J539- K	V13/
J544-/B	J548-/B	VS1	J11 -12	J439- 2	V14
J546- X	J548-33	VS2	J439- 2	J536-/C	V14
J546-/B	J548- U	VS3	J536-/C	J536-/D	V14
J533-/S	J534- V	VT--	J439- B	J536-/F	V14/
J534- V	J534- W	VT--	J536-/F	J536-/H	V14/
J533-15	J534-19	VT-	J536-/F	J539- P	V14/
J3 -32	J526-24	VX	J11 -13	J536- 1	V15
J404-38	J420-/C	VX	J536- 1	J536- 2	V15
J420-/C	J421-31	VX	J536- B	J536- C	V15/
J420-/C	J519-18	VX	J536- B	J539- T	V15/
J421-31	J423-32	VX	J11 -14	J536- D	V16
J519-/M	J519-18	VX	J536- D	J536- E	V16
J519-18	J521- P	VX	J536- F	J536- H	V16/
J521- P	J526-24	VX	J536- F	J539- X	V16/
J526-24	J535-10	VX	J11 -16	J536- J	V17
J404-39	J421-/C	VX/	J536- J	J536- K	V17
J420-/V	J421-/C	VX/	J536- L	J536- M	V17/
J420-/V	J423-41	VX/	J536- L	J539-/B	V17/
J421-/C	J519- Z	VX/	J11 -17	J536-11	V18
J519- Z	J519-40	VX/	J536-11	J536-12	V18
J519- Z	J521-17	VX/	J536-12	J539-/F	V18
J519-40	J535-33	VX/	J536- R	J536- S	V18/
J521-17	J526-11	VX/	J540-/U	J542- D	V2
J539-/E	J541- D	V1	J542- A	J542- 1	V2A
J541- A	J541- 1	V1A	J542- A	J544- C	V2A
J541- A	J544-/Y	V1A	J544- C	J546- C	V2A
J544-/Y	J546-/Y	V1A	J539-/X	J540-/P	V2M
J533-/K	J537- 5	V1P-	J533-41	J537- H	V2P-
J439- A	J537-18	V1S-	J439-15	J537-/A	V2S-
J533-40	J537-18	V1S-	J533-39	J537-/A	V2S-
J5 -19	J541- 7	V1T	J5 -20	J542- 7	V2T
J10 - 9	J544- 2	V10 0	J10 -10	J544- A	V20 0
J11 - 9	J440- 1	V11	J11 -18	J440-/C	V21
J440- 1	J440- 2	V11	J440-/C	J440-/D	V21
J6 -34	J544-42	V11 0	J6 -40	J544- Z	V21 0
J440- B	J440- C	V11/	J440-/F	J440-/H	V21/
J440- B	J539- B	V11/	J440-/F	J539-/L	V21/
J11 -10	J439- 1	V12	J11 -19	J439- S	V22
J439- 1	J440- D	V12	J439- S	J440- T	V22
J440- D	J440- E	V12	J440- T	J440- U	V22
J6 -36	J546- 2	V12 0			
J439- D	J440- F	V12/			
J440- F	J440- H	V12/			
J440- F	J539- E	V12/			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J6 -42	J546- A	V22 0	J11 -27	J439-19	V32
J439- P	J440- W	V22/	J439-19	J440-/M	V32
J440- W	J440- X	V22/	J440-/M	J440-/N	V32
J440- W	J539-/R	V22/	J6 -48	J546- K	V32 0
J11 -20	J439-18	V23	J439- W	J440-/P	V32/
J439-18	J440-12	V23	J440-/P	J440-/R	V32/
J440-11	J440-12	V23	J440-/P	J540- E	V32/
J6 -44	J546- Z	V23 0	J11 -28	J440-38	V33
J439- M	J440- R	V23/	J439- V	J440-37	V33
J440- R	J440- S	V23/	J440-37	J440-38	V33
J440- R	J539-/V	V23/	J6 -50	J546-/E	V33 0
J11 -21	J439-10	V24	J439-17	J440-/T	V33/
J439-10	J538-37	V24	J440-/T	J440-/U	V33/
J538-37	J538-38	V24	J440-/T	J540- K	V33/
J439- J	J538-/T	V24/	J11 -29	J439-16	V34
J538-/T	J538-/U	V24/	J439-16	J538- 1	V34
J538-/T	J539-/Y	V24/	J538- 1	J538- 2	V34
J11 -22	J538- T	V25	J439- T	J538- B	V34/
J538- T	J538- U	V25	J538- B	J538- C	V34/
J538- W	J538- X	V25/	J538- B	J540- P	V34/
J538- W	J540-/L	V25/	J11 -30	J538- D	V35
J11 -23	J538-/C	V26	J538- D	J538- E	V35
J538-/C	J538-/D	V26	J538- F	J538- H	V35/
J538-/F	J538-/H	V26/	J538- F	J540- T	V35/
J538-/F	J540-/R	V26/	J11 -31	J538- J	V36
J11 -24	J538-/M	V27	J538- J	J538- K	V36
J538-/M	J538-/N	V27	J538- L	J538- M	V36/
J538-/P	J538-/R	V27/	J538- L	J540- X	V36/
J538-/P	J540-/V	V27/	J11 -32	J538-11	V37
J11 -25	J538-/W	V28	J538-11	J538-12	V37
J538-/W	J540-/Y	V28	J538- R	J538- S	V37/
J538-/X	J538-/Y	V28/	J538- R	J540-/B	V37/
J540-/E	J543- D	V3	J11 -33	J538-30	V38
J543- A	J543- 1	V3A	J538-30	J538-31	V38
J543- A	J544- N	V3A	J538-31	J540-/F	V38
J544- N	J546- N	V3A	J538-/K	J538-/L	V38/
J533-/L	J537-/P	V3P-	J4 -42	J528-/S	WA
J439- U	J537- Z	V3S-	J436-/V	J521- 3	WA
J533-31	J537- Z	V3S-	J521- 3	J523-/C	WA
J5 -21	J543- 7	V3T	J523-/C	J523-/D	WA
J10 -11	J544- K	V30 0	J523-/D	J528-/S	WA
J11 -26	J440-30	V31	J431-13	J436-38	WA/
J440-30	J440-31	V31	J431-13	J441- 8	WA/
J6 -46	J544-/E	V31 0	J431-13	J521- 2	WA/
J440-/K	J440-/L	V31/	J521- 2	J523-/F	WA/
J440-/K	J540- B	V31/	J523-/F	J523-/H	WA/
			J523-/H	J528-/T	WA/
			J4 -43	J528-36	WB
			J431- 5	J441- E	WB
			J431- 5	J529-10	WB
			J523- T	J523- U	WB
			J523- T	J529-10	WB

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J528-36	J529-10	WB	J6 -12	J447-14	X17C
J431-12	J523- W	WB/	J432-10	J444-/X	X18
J521-40	J523- X	WB/	J10 -21	J444-43	X18C
J521-40	J528-38	WB/	J435-43	J447- U	X19
J523- W	J523- X	WB/	J9 -10	J447-17	X19C
J431-/H	J529-15	WBB3/-	J6 -13	J446-17	X193
J521-/M	J529-15	WBB3/-	J432-/L	J445-/B	X2
J414-/T	J415-/R	WCO	J7 - 9	J445-26	X2C
J415-/R	J419-27	WCO	J435- A	J446-/P	X3
J414-/K	J419-29	WC1	J7 -10	J446-35	X3C
J414-/K	J431- F	WC1	J432-32	J445-/H	X4
J415-11	J419-28	WC1X	J7 -11	J445-29	X4C
J414- H	J419-22	WHO	J435- 4	J446-/R	X5
J415-36	J419-22	WHO	J9 - 7	J446-38	X5C
J414- T	J419-20	WH1	J432-/N	J444-/B	X6
J419-20	J431- S	WH1	J10 -23	J444-26	X6C
J415- 8	J419-21	WH1X	J435- S	J446-/W	X7
J431-25	J528-/Y	W0-	J9 - 2	J446-42	X7C
J431- T	J521- F	W1-	J432-/M	J444-/H	X8
J521- F	J528-/X	W1-	J9 - 3	J444-29	X8C
J441- 6	J447-/D	W21	J435- P	J446-/X	X9
J6 -30	J447-28	W21C	J9 - 4	J446-43	X9C
J431- 6	J521-11	W3-	J435- 7	J445-/J	Y1
J521-11	J528-/W	W3-	J10 - 1	J445-32	Y1C
J435- D	J446-/J	X1	J432-/S	J445- U	Y10
J7 - 8	J446-32	X1C	J9 -13	J445-17	Y10C
J432-/K	J444-/J	X10	J435- 3	J446- E	Y11
J9 - 5	J444-32	X10C	J9 -14	J446- 6	Y11C
J435- 1	J447- E	X11	J432-/R	J445- V	Y12
J10 -19	J447- 6	X11C	J9 -15	J445-19	Y12C
J432-36	J444-/P	X12	J435-/T	J446- F	Y13
J6 - 8	J444-35	X12C	J9 -16	J446- 7	Y13C
J435-/V	J447- F	X13	J432- B	J445-/A	Y14
J10 -20	J447- 7	X13C	J9 -17	J445-23	Y14C
J432- M	J444-/R	X14	J435-/W	J446- M	Y15
J6 - 9	J444-38	X14C	J9 -44	J446-11	Y15C
J435-/Y	J447- M	X15			
J6 -10	J447-11	X15C			
J432-12	J444-/W	X16			
J6 -11	J444-42	X16C			
J435-40	J447- N	X17			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J432- C	J444- M	Y16	J4 -45	J523-/N	Z2
J9 -45	J444-11	Y16C	J521- 7	J523-/M	Z2
J435-38	J446- N	Y17	J523-/M	J523-/N	Z2
J9 -46	J446-14	Y17C	J521- 8	J523-/P	Z2/
J432- r	J444- N	Y18	J523-/P	J523-/R	Z2/
J9 - 9	J444-14	Y18C	J434-43	J437-43	OAC
J435-41	J446- U	Y19	J434-15	J437- T	OAK
J6 -13	J446-17	Y19C	J433-15	J434-29	OAP
J432-42	J445- E	Y2	J413-13	J414- E	OA23
J10 - 2	J445- 6	Y2C	J433-/J	J434-40	OA24
J432- E	J444- U	Y20	J434-40	J537-/N	OA24
J6 -14	J444-17	Y20C	J427-16	J428-29	OB1
J435-35	J446- V	Y21	J427- B	J428-36	OB2
J6 -15	J446-19	Y21C	J427- C	J428- 4	OB3
J432- F	J444- V	Y22	J427-11	J428-19	OB4
J6 -16	J444-19	Y22C	J427-13	J428-15	OB5
J435-32	J446-/A	Y23	J427-17	J428-33	OB6
J6 -17	J446-23	Y23C	J425-31	J426-40	OCB1
J432- H	J444-/A	Y24	J425-/M	J426-33	OCB2
J7 -27	J444-23	Y24C	J425-/M	J425-40	OCB2
J435- C	J445-/P	Y3	J425-15	J426- 7	OCB3
J10 - 3	J445-35	Y3C	J425- A	J426- 4	OCB4
J432-39	J445- F	Y4	J425-24	J426-19	OCB5
J10 - 4	J445- 7	Y4C	J426-43	J427-43	OCP1
J435- H	J445-/R	Y5	J426-29	J427-29	OCP2
J7 -12	J445-38	Y5C	J426-36	J427-30	OCP3
J432-35	J445- M	Y6	J426-15	J427- V	OCP4
J7 -13	J445-11	Y6C	J426-10	J427- U	OCP5
J435- J	J445-/W	Y7	J429-32	J430-19	OC1
J7 -26	J445-42	Y7C	J429-/D	J430-43	OC2
J432-33	J445- N	Y8	J430-10	J432- 1	OC3
J9 -11	J445-14	Y8C	J429- A	J430- 4	OC4
J435- N	J445-/X	Y9	J429-27	J430-15	OC5
J9 -12	J445-43	Y9C	J434-33	J436-/L	OD
J4 -44	J523-31	Z1	J436- W	J438-10	ODC
J521- 6	J523-30	Z1	J437-/J	J438- 7	ODR
J523-30	J523-31	Z1	J438-43	J439-/X	OD1
J521- 5	J523-/K	Z1/	J438-36	J439-/T	OD2
J523-/K	J523-/L	Z1/	J438-33	J439-/V	OD3

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J438-40	J439-/W	OD4	J422-33	J423-31	OP3
J437- 5	J438- 4	OD5	J428-43	J429-/H	OO
J434-10	J436-15	OE	J430-36	J431-39	ORC
J518- Z	J519-12	OEP	J430-33	J431-/K	ORK
J420- 1	J422- 4	OFC	J520-/S	J521-43	ORP
J518- R	J519- N	OFFP	J430- 7	J431-15	ORS
J519- N	J519-/K	OFFP	J430-29	J431-26	ORT
J438-15	J439-/D	OG1	J524-29	J525-31	OSB1
J438-29	J439-/B	OG2	J524- 7	J525-15	OSB2
J438-19	J439-/C	OG3	J524- 4	J525-30	OSB3
J518- E	J519- M	OHP	J522-/W	J523-15	OS1
J536-36	J537-/H	OHS	J522-/X	J523-40	OS2
J430-40	J432-31	OIC	J522-/Y	J523-43	OS3
J432-15	J434-19	OID	J427-18	J428-40	OTP
J422-10	J424-30	OIP	J427- 2	J428- 7	OTX
J520-/X	J521-/X	OI24	J428-10	J429- 1	OTO
J434-36	J435-22	OJ	J518-/S	J519-28	OUP
J536-43	J537-35	OJT	J522- B	J523-10	OVC
J434- 7	J435-16	OK	J521- V	J523- 4	OVK
J522-32	J524-19	OLC	J518-/X	J519-/L	OVP
J522-/V	J524-36	OLP	J521- 4	J523- 7	OVS
J522-16	J524-10	OLX	J439- 5	J440- 4	OV11
J520- R	J522-17	OL24	J439- 6	J440- 7	OV12
J535-36	J536-33	OMPX	J439- H	J440-10	OV13
J522-31	J524-15	ONC	J536-29	J537-26	OV14
J434- 4	J436- P	OND	J536- 4	J537- 9	OV15
J421- 1	J422- 7	ONP	J536- 7	J537-10	OV16
J520- E	J525-/L	ON24 ^W	J536-10	J537- B	OV17
J524-40	J525-/K	OOB1	J536-15	J537- A	OV18
J524-33	J525-/V	OOB2	J439- N	J440-29	OV21
J524-43	J525-32	OOB3	J439-11	J440-19	OV22
J421-/V	J422-40	OO1	J439- 8	J440-15	OV23
J420-43	J422-19	OO2	J537-27	J538-40	OV24
J422-29	J423-29	OO3	J537- 8	J538-19	OV25
J422-36	J424-29	OO4	J537- 7	J538-29	OV26
J421-43	J422-43	OP1	J537-34	J538-36	OV27
J421-26	J422-15	OP2			

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J537-33	J538-43	OV28	J426-34	J427-31	1CP3
J439-20	J440-33	OV31	J426- N	J427-/L	1CP4
J439-22	J440-36	OV32	J426- 8	J427-/J	1CP5
J439-/A	J440-40	OV33	J429-12	J430-16	1C1
J537-28	J538- 4	OV34	J430-41	J432-/Y	1C2
J537-32	J538- 7	OV35	J430- 8	J432-/A	1C3
J537-31	J538-10	OV36	J429- S	J430- A	1C4
J537-29	J538-15	OV37	J429- T	J430- N	1C5
J537-30	J538-33	OV38	J434-/J	J436-/E	1D
J523-29	J525- 1	OWA	J437-28	J438- 8	1DC
J523-19	J525-18	OWB	J437- 1	J438- 5	1DR
J413-/J	J414-/X	OWCO	J438-41	J439-/Y	1D1
J413-42	J414-/S	OWC1	J438-34	J439-/U	1D2
J413- S	J414- R	OWHO	J436- U	J438-/J	1D3
J413-/K	J414- Z	OWH1	J436- V	J438-/S	1D4
J521-29	J523-33	OZ1	J437-/E	J438- A	1D5
J521-31	J523-36	OZ2	J434- 8	J436-/D	1E
J434-41	J437-/Y	1AC	J518- W	J519- A	1EP
J434- N	J437-27	1AK	J519- A	J519-27	1EP
J433-/F	J434-26	1AP	J420-15	J422- A	1FC
J413- 2	J414- A	1A23	J518- L	J519- 2	1FP
J433-/W	J434-/S	1A24	J519- 2	J519-/X	1FP
J427- S	J428-26	1B1	J438- N	J439-/P	1G1
J427-/K	J428-34	1B2	J438-26	J439-/S	1G2
J427- A	J428- A	1B3	J438-16	J439-/R	1G3
J427- T	J428-16	1B4	J518- A	J519- 1	1HP
J427- 1	J428- N	1B5	J519- 1	J519-41	1HP
J427-15	J428-/J	1B6	J536-34	J537-/D	1HS
J425-/Y	J425-33	1CB1	J429-/S	J430-/S	1IC
J425-33	J426-/S	1CB1	J434-16	J436-/F	1ID
J425- P	J426-/J	1CB2	J422- 8	J423-16	1IP
J425- P	J425-43	1CB2	J520-/U	J521-/Y	1I24
J425- B	J426- 5	1CB3	J434-34	J435-37	1J
J425- M	J426- A	1CB4	J536-41	J537-43	1JT
J425-30	J426-16	1CB5	J434- 5	J435-24	1K
J426-41	J427-/Y	1CP1	J522- U	J524-16	1LC
J426-26	J427-28	1CP2	J522-/J	J524-34	1LP
			J522-/D	J524- 8	1LX

From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function	From Receptacle and Terminal No.	To Receptacle and Terminal No.	Function
J520- L	J522-30	1L24	J439- E	J440- A	1V11
J535- 7	J536-/J	1MPX	J439- F	J440- 5	1V12
J522-13	J524- N	1NC	J439- 7	J440- 8	1V13
J434- A	J436- B	1ND	J536-26	J537-17	1V14
J420-/J	J422- 5	1NP	J536- A	J537- D	1V15
J520- A	J525-/W	1N24W	J536- 5	J537- C	1V16
J524-/S	J525- U	1OB1	J536- 8	J537-11	1V17
J524-/J	J525-29	1OB2	J536- N	J537-13	1V18
J524-41	J525-/Y	1OB3	J439-13	J440-26	1V21
J421-36	J422-/S	1O1	J439-12	J440-16	1V22
J420-25	J422-16	1O2	J439- L	J440- N	1V23
J422-26	J423-30	1O3	J537-16	J538-/S	1V24
J422-34	J424-/Y	1O4	J537- E	J538-16	1V25
J421-42	J422-41	1P1	J537- F	J538-26	1V26
J421-27	J422- N	1P2	J537-/I	J538-34	1V27
J422-/J	J423-40	1P3	J537-/U	J538-41	1V28
J428-41	J429-/V	1Q	J439- X	J440-/J	1V31
J430-34	J431-/W	1RC	J439- Z	J440-34	1V32
J430-/J	J431- U	1RK	J439-23	J440-/S	1V33
J520-/L	J521-34	1RP	J537-15	J538- A	1V34
J430- 5	J431- A	1RS	J537-/V	J538- 5	1V35
J430-26	J431-/B	1RT	J537-/W	J538- 8	1V36
J524-26	J525-17	1SB1	J537-/Y	J538- N	1V37
J524- 5	J525- A	1SB2	J537-/X	J538-/J	1V38
J524- A	J525-16	1SB3	J523-26	J525-43	1WA
J522- 1	J523- N	1S1	J523-16	J525-/X	1WB
J522-18	J523-/S	1S2	J413-43	J414-/U	1WCO
J522-19	J523-41	1S3	J413-41	J414-/L	1WC1
J428-/S	J431-38	1TP	J413-/F	J414- L	1WHO
J427- 3	J428- 5	1TX	J413-/X	J414- W	1WH1
J428- 8	J429-10	1TO	J521-26	J523-/J	1Z1
J518-/L	J519- 5	1UP	J521-30	J523-34	1Z2
J519- S	J519-25	1UP	J2 -19	J541-/B	20VAC
J521-/A	J523- 8	1VC	J541-/B	J542-/B	20VAC
J521- A	J523- A	1VK	J542-/B	J543-/B	20VAC
J518-/U	J519-/Y	1VP	P204- 4	J2 -44	28VAC A
J521- S	J523- 5	1VS	J2 -35	J418- 2	28VAC A _S

D17B COMPUTER
LOGIC EQUATIONS

Term	Equation	Receptacle	Pin No.	Definition
$1^{A_C} =$	$ \left. \begin{aligned} & \left. \begin{aligned} & C_2' [T_{OA}^{T_{O_1}}] \\ & + C_1' [T_{OA}^{T_{O_1}}] \end{aligned} \right\} [K E O_4' O_3' O_2' O_1'] [C_5' C_4'] \\ & + C_1' [B_6 B_3' T_P'] \\ & \left. \begin{aligned} & [K E O_4' O_3' O_2' O_1'] C_4' C_2' \\ & + C_{B_3} [K E O_4' O_3' O_1'] N_C \\ & + C_5' Q' [K E O_4' O_3' O_2' O_1'] \\ & + ([K' J'] V_C R_C' C_{P_5} C_{P_4}) (C_{P_3} C_{P_2}' C_{P_1}) \\ & + ([K E] O_4' O_3' O_2' O_1') \\ & + [K N_C O_4' O_3'] \\ & + ([K E] O_4' O_3') B_3 \end{aligned} \right\} [T_{OA}^{T_{O_1}}] \end{aligned} \right. $	<p>J437</p>	<p>\bar{Y}</p> <p>33 4</p> <p>30 4</p> <p>\bar{T} 29</p> <p>\bar{U} 40</p> <p>18 34 33</p> <p>32 L 39</p> <p>E 31 \bar{T}</p> <p>35 36</p> <p>4</p> <p>37</p> <p>\bar{R}</p> <p>42 41</p>	<p>A_C controls recirculation of A register. Any time A register is to be modified, A_C is one-set.</p> <p>Full word or right-half word shift</p> <p>Right-half word shift only</p> <p>Left-half word shift only</p> <p>Discrete Input A (DIA) or Discrete Input B (DIB)</p> <p>Word 2 of Execute during Split Compare and Limit (SCI) when right half of A register exceeds limit</p> <p>Word 1 of Execute during Character Output A (COA) is used to extend A register by four bits</p> <p>Enters Process mode when Enter code is activated during Load</p> <p>Clear and Add (CLA)</p> <p>Word 1 of Execute during Multiply is used to interrupt recirculation</p> <p>Full/split word of Add or Subtract</p>

41

Term	Equation	Receptacle	Pin No.	Definition
$1^A C$ (CONT)	$+ \left([K E O_4 O_3 O_2 O_1] [C_5 C_4] \right) [C_3 C_2 C_1] [A_X] [T_P T_X T_O]$ $+ C_{B1} [K E O_4 O_3 O_1] N_C [B_6 B_3 T_P]$	J437	\bar{Y}	
			$\bar{P} \bar{M} 38 \bar{N}$	Complement A register when the first one appears
			$\bar{S} L 39 40$	Word 2 of Execute during SCL when left-half word of A register exceeds limit
			43	Zero-sets A_C after modifying A register
$0^A C$	$\left. \begin{array}{l} D_{TP} \\ [D T_P] \\ \left. \begin{array}{l} C_2 \\ + C_1 \end{array} \right\} \\ + \left\{ [K E O_4 O_3 O_2 O_1] C_5 [B_5 B_4 B_3 B_2] \right. \\ \left. \begin{array}{l} O_A \\ + ([K E] O_4 O_3) O_1 (B_3 B_2) \\ O_L \\ + [K E O_4 O_3 O_1] (B_3 B_2) \\ O_Y \\ + [K E O_4 O_3 O_2 O_1] [B_5 B_4 B_2 B_1] \end{array} \right. \end{array} \right\} [K E O_4 O_3 O_2 O_1] C_5 [B_5 B_4 B_3 B_2]$		\bar{W}	True at last bit time of Execute
			15	Right-half word shift only
			$\bar{T} 17 \bar{V}$	
			\bar{U}	Both halves word shift
			42 $\bar{X} 12$	Split Add or Subtract
			L 12	Effective during SCL if right-half word was replaced
			$\bar{T} 20$	Starts recirculation during Y special
$1^A K$			27	A_K is carry/borrow for Add/Subtract, extension of A register for shifts, increase I register for Enter, indicates polarity of A register during SCL, and indicates left-half or right-half word for voltage outputs.

Term	Equation	Receptacle	Pin No.	Definition
1^A_K	<p>(CONT)</p> $\left\{ \begin{array}{l} O_2^A A_P \\ + O_2^A A_P \end{array} \right\} \left([K E] O_4^A O_3^A O_1^A \right) A_C N_P$ $+ [K E O_4^L O_3^L O_1^L] C_{B4} \left(T_{OA} \right)$ $+ [K E O_4^L O_3^L O_1^L] J (B_6 B_3 T_P)$ $+ \left([K E O_4^L O_3^L O_2^L O_1^L] [C_5^L C_4^L] \right) \left([B_6 B_5 B_4] [B_2 B_1] \right)$ $+ \left([K E O_4^L O_3^L O_2^L O_1^L] A_C \right) [A_X]$ $+ [K^N V_C] E.D' [T_O]$ $+ \left\{ \begin{array}{l} I_X \left([B_6 B_5] [B_2 B_1] \right) \\ + A_K [B_6 B_3 T_P] \end{array} \right\} \left([K E O_4^L O_3^L O_2^L O_1^L] [C_5^L C_4^L] C_3 \right)$	<p>J437</p>	<p>27</p> <p>H A</p> <p>42 N 3</p> <p>C B</p> <p>L K 4</p> <p>L M 40</p> <p>26 25</p> <p>24 38</p> <p>10 5 2 4</p> <p>H 22</p> <p>18 X Z</p> <p>23 40</p>	<p>Initiates a carry during Add</p> <p>Initiates a borrow during Subtract</p> <p>One-sets A_K when right-half word of A is negative during SCL</p> <p>One-sets A_K when left-half word of A is negative during SCL</p> <p>One-sets A_K during Binary Output A (BOA), Binary Output B (BOB), or Binary output C (BOC) to Add to or Subtract from A</p> <p>Left shifts when A_K extends A register by one bit</p> <p>Augments I register by one when Enter code is activated during Load</p> <p>Copies right-half word (eight most significant bits) into voltage output register</p> <p>Copies left-half word (eight most significant bits) into voltage output register</p>

Term	Equation	Receptacle	Pin No.	Definition
$1 A_K$ (CONT)	$\left. \begin{array}{l} A_{XA} \\ [A_X] C_5 O_2 \\ + \\ A_{XA}' \\ + [A_X]' C_5 O_2 \end{array} \right\} \begin{array}{l} O_M \\ ((K E) O_4 O_3) C_4 J' \end{array}$	J437	27	
$0 A_K$	$\left. \begin{array}{l} O_2' A_P \\ + O_2 A_P \end{array} \right\} \begin{array}{l} O_A \\ ((K E) O_4 O_3) A_C N_P' \end{array}$		38 E H	Initiates a carry during addition time of Multiply
43	$\left. \begin{array}{l} K' \\ + O_4 \end{array} \right\} \begin{array}{l} T_{XA} \\ [T_X] \end{array}$		13 P D	Initiates a borrow during subtraction time of Multiply
	$\left. \begin{array}{l} O_L \\ + [K E O_4 O_3 O_1] \end{array} \right\} \begin{array}{l} T_{12} \\ (B_3' B_2) \end{array}$		F E C	Initiates a borrow during subtraction time of Multiply
			T	A_K is carry/borrow for Add/Subtract, extension of A register for shifts, increase I register for Enter, indicates polarity of A register during SCL, and indicates left-half or right-half word for voltage outputs.
			H B	Turns off carry during addition
			42 N R	
			C A	Turns off borrow during subtraction
			\bar{B}	Effective during Noncompute; initializes A_K
			\bar{C}	Effective during execution of most one-word instructions; initializes A_K
			W	
			\bar{D}	Initiates a zero into least significant bit of left shifts
			L 12	Zero-sets A_K if right-half word of A register is negative during SCL

Term	Equation	Receptacle	Pin No.	Definition
$0^A K$ (CONT)	$ \left. \begin{array}{l} \left. \begin{array}{l} A_{XA} \\ C_2 [A_X] \end{array} \right\} \\ + \\ \left. \begin{array}{l} O_{XUO} \\ ([K E O_4 O_3 O_2 O_1] [C_5 C_4]) B_5 \\ A_{XA} \\ + C_2 [A_X] \end{array} \right\} \\ + \\ \left. \begin{array}{l} O_{YAC} \\ ([K E O_4 O_3 O_2 O_1] A_C) [A_X] \\ A_{XA} \\ + C_2 [A_X] \end{array} \right\} \\ + \\ \left. \begin{array}{l} N_L \\ [K' V_C] I_X T_O \end{array} \right\} \\ + \\ \left. \begin{array}{l} \left. \begin{array}{l} A_{XA} \\ [A_X] C_5 O_2 \end{array} \right\} \\ + \\ \left. \begin{array}{l} O_M \\ ([K E] O_4 O_3) C_4 \\ A_{XA} \\ + [A_X] C_5 O_2 \end{array} \right\} \\ + \\ \left. \begin{array}{l} O_A \\ ([K E] O_4 O_3) \\ O_X \\ + [K E O_4 O_3 O_2 O_1] [C_5 C_4] C_3 A_K \\ C_{UI} \end{array} \right\} \\ + \\ \left. \begin{array}{l} T_{13} \\ O_1 [B_6 B_3 T_P] \\ O_Y \\ + [K E O_4 O_3 O_2 O_1] C_5 A_C \end{array} \right\} \end{array} $	J437	T 33 F 26 V 15 38 24 F 10 9 11 F 17 H 13 P 38 17 C 42 18 X Z 16 U 40 \bar{T} 17 \bar{A}	Turns off A_K during binary outputs when first zero appears while adding Turns off A_K during binary outputs when first one appears while subtracting Left shifts when A_K extends A register by one bit Turns off A_K when first zero appears from I_X when augmenting I register by one during Load mode Turns off the carry during addition time at Multiply Turns off the borrow during subtraction time of Multiply Ensures that no carry is present at beginning of Split Add/Subtract for left-half words Turns A_K off, if A_K was on for right-half word during Voltage Output A (VOA), Voltage Output B (VOB), or Voltage Output C (VOC) Inserts a zero into left-half word of left shifts

4A

45

Term	Equation	Receptacle	Pin No.	Definition
$0^A K$	(CONT)	J437	T	
	$+ J \left([K E] O_4^M O_3^M O_2^M O_1^M \right)$		M 13	Initializes carry/borrow during multiplication (T_1 and/or T_{14})
$1^A P$		J433	\bar{F}	A_P is delay flip-flop of A register and input buffer for inserting new values into A register
	$\left([K E O_4^Y O_3^Y O_2^Y O_1^Y] A_C \right) A_K C_5^Y C_3^Y$		B 43 W V	Left shifts only of A register. A_K is inserted into A register
	$+ [T_0]$		1	Automatic Gain Control (AGC)
	$+ K^L A_C L_X$		Z 40 C	Copies L register into A register when Enter Code is activated
	$\left. \begin{array}{l} A_{XA} \\ [A_X] A_K \end{array} \right\}$		10 43	Copies A_X inversely until first zero appears (Add) or first one appears (Subtract) from A_X during BOA, BOB, or BOC
	$\left. \begin{array}{l} A_{XA} \\ + [A_X] A_K \end{array} \right\} \left([K E O_4^X O_3^X O_2^X O_1^X] [C_5^X C_4^X] \right) T_X$		A 29	
	$\left. \begin{array}{l} A_{XA} \\ + [A_X] A_K \end{array} \right\}$		L \bar{T}	Directs copy during BOA, BOB, or BOC
	$\left. \begin{array}{l} C_{L1} A_{XA} \\ [C_3^L C_2^L C_1^L] [A_X] L_X \end{array} \right\}$		3 L C	Logical AND. If a one is in L and A registers, put a one into A register
	$\left. \begin{array}{l} C_{L3} A_{XA} \\ + [C_3^L C_2^L C_1^L] [A_X] A_C \end{array} \right\} \left([K E O_4^X O_3^X O_2^X O_1^X] [C_5^X C_4^X] \right) T_X$		4 10 40	Copies A_X inversely during Complement (COM) after first one appears
	$+ C_3 B_1 J$		7 29	
	$+ C_3 B_1 C_2$		J D 6	Inserts the state of odd-numbered discrete input lines into A register
			J 8 F	Inserts the state of even-numbered discrete input lines into A register

Term	Equation	Receptacle	Pin No.	Definition
1^A_P	(CONT)	J433	\bar{F}	
	$\left\{ \begin{array}{l} A_C \\ K_E \\ + [K E] O_3 \\ O_{YRS} \\ + ([K E O_4' O_3' O_2' O_1'] C_5' C_3) \end{array} \right\} \begin{array}{l} A_{XA} \\ [A_X] T_X \end{array}$		28	Normal recirculation
			24 26	Copies A_X into A_P during Add or Subtract
			L 29	
			25	Right shifts so sign of A register may be spread
	$+ ([K E O_4' O_3' O_2' O_1'] C_5' A_C) C_1$		27 23	$COA, C_4, C_3, C_2,$ and C_1 extend A register by four bits during word 1 of Execute
$0^A_P =$			15	Same as definition for 1^A_P
	$O_{YAC} ([K E O_4' O_3' O_2' O_1'] A_C) A_K' C_5' C_3'$		B \bar{T} W V	Left shifts only of A register when A_K is inserted into A register
	$T_{XA} + [T_X]$		2	AGC
	$+ K' A_C L_X$		Z 40 9	Copies L register into A register when Enter code is activated
	$\left\{ \begin{array}{l} A_{XA} \\ [A_X] A_K \end{array} \right\} \begin{array}{l} O_{XUO} \\ ([K E O_4' O_3' O_2' O_1'] [C_5' C_4']) T_O \end{array}$		10 \bar{T}	Copies A_X inversely until first zero appears (Add) or first one appears (Subtract) during BOA, BOB, and BOC
			A 16	
			L 43	Directs copy during BOA, BOB, or BOC

Term	Equation	Receptacle	Pin No.	Definition
0^A_P (CONT)	$\left\{ \begin{array}{l} C_{L1} A_{XA}' \\ [C_3' C_2' C_1] [A_X]' \\ \\ C_{L1} \\ + [C_3' C_2' C_1] L_X' \\ \\ C_{L3} A_{XA}' \\ + [C_3' C_2' C_1] [A_X]' A_C \\ \\ + C_3 B_1 J' \\ + C_3 B_1' C_2' \end{array} \right\} \begin{array}{l} O_{XU2} \\ ([K E O_4' O_3' O_2' O_1'] [C_5' C_4']) T_0' \end{array}$	J433	15	
			3 10	Logical AND. If a zero is in A register, put zero into A register
			3 9	Logical AND. If a zero is in I register, put zero into A register
			4 L 40	Copies A_X inversely during COM after first one appears
			7 16	
			J D K	Inserts the state of odd-numbered discrete input lines into A register
			J 8 H	Inserts the state of even-numbered discrete input lines into A register
			28	Normal recirculation
	$\left\{ \begin{array}{l} A_C' \\ K_E \\ + [K E] O_3 \\ \\ O_{YRS} \\ + ([K E O_4' O_3' O_2' O_1'] C_5' C_3) \end{array} \right\} \begin{array}{l} A_{XA}' \\ [A_X]' T_0' \end{array}$		24 26	Copies A_X into A_P during Add or Subtract
			10 16	
			25	Right shifts so sign may be spread
	$+ ([K E O_4' O_3' O_2' O_1'] C_5 A) C_1'$		27 22	$C_0 A$, C_4 , C_3 , C_2 , and C_1 extend A register by four bits during word 1 of Execute

Term	Equation	Receptacle	Pin No.	Definition
A_{24}	$ \left. \begin{aligned} &A_P N_P A_K \\ &+ A_P N_P A_K \\ &+ A_P N_P A_K \\ &+ A_P N_P A_K \end{aligned} \right\} ([KE] O_4 O_3) A_C $ $ \left. \begin{aligned} &K \\ &+ A_C \\ &+ [K E O_4 O_3 O_2 O_1] O_X \\ &+ [K E O_4 O_3 O_2 O_1] C_5 C_3 \\ &+ ([K E O_4 O_3 O_2 O_1] C_5 A_C) O_{YST} \\ &+ ([K E O_4 O_3 O_2 O_1] N_P) O_F \\ &+ ([K E O_4 O_3 O_1] A_C) N_P A_K O_{LC} \\ &+ ([K E O_4 O_3 O_1] A_C) N_P A_K O_{LC} \end{aligned} \right\} A_P $	<p>J433</p>	<p>\bar{W}</p> <p>41 42 43</p> <p>41 38 \bar{T}</p> <p>\bar{V} 40</p> <p>\bar{S} 42 \bar{T}</p> <p>\bar{S} 38 43</p> <p>Z</p> <p>28</p> <p>\bar{A}</p> <p>\bar{S}</p> <p>X W V</p> <p>27</p> <p>37 38</p> <p>\bar{U} 38 \bar{T}</p> <p>\bar{U} 42 43</p>	<p>A_{24} is delay flip-flop for A, sum flip-flop for Add/Subtract, and input buffer for inserting new values into A register</p> <p>Add/Subtract a zero and zero with a carry/borrow</p> <p>Add/Subtract a zero and one without a carry/borrow</p> <p>Add/Subtract</p> <p>Add/Subtract a one and zero without a carry/borrow</p> <p>Add/Subtract a one and one with a carry/borrow</p> <p>Recirculation during Noncompute</p> <p>Recirculation</p> <p>Copies A_P into A_{24} during X specials</p> <p>Copies A_P into A_{24} during left shifts</p> <p>Copies A_P into A_{24} during COA, word 1, of Execute</p> <p>Copies N_P into A register during CLA</p> <p>During SCL copies N_P into A register, if A register was positive and exceeded the limit</p> <p>During SCL, copies N_P into A register inversely, if A register was negative and exceeded the limit</p>

Term	Equation	Receptacle	Pin No.	Definition
$1^{A_{24}}$	(CONT)	J433	\bar{W}	
	$+ ([KN_C O_4' O_3] T_P) A_P' N_P' (S_{B3})$		39 41 38 \bar{Y}	} Multiply is used to determine the sign of the product, ie: -x+ or +x- = minus product
	$+ ([KN_C O_4' O_3] T_P) A_P' N_P' (S_{B2})$		39 \bar{S} 42 \bar{X}	
	$+ ([KE O_4' O_3' O_2' O_1'] C_5' C_3) A_C [A_X]$		25 40 L	Right shifts A_X into A_{24} deleting A_P from recirculation loop
$0^{A_{24}}$			\bar{J}	A_{24} is delay flip-flop for A, sum flip-flop for Add/Subtract, and input buffer for inserting new values into A register
49	$\left\{ \begin{array}{l} A_P' N_P' A_K' \\ + A_P' N_P' A_K' \\ + A_P' N_P' A_K' \\ + A_P' N_P' A_K' \end{array} \right\} ([KE] O_4' O_3) A_C$		41 42 \bar{T}	Add/Subtract a zero and zero without a carry/borrow
			41 38 43	Add/Subtract a zero and one with a carry/borrow
			\bar{V} 40	
			\bar{S} 42 43	Add/Subtract a one and zero with a carry/borrow
			\bar{S} 38 \bar{T}	Add/Subtract a one and one without a carry/borrow
	$\left\{ \begin{array}{l} K' \\ + A_C' \\ + [KE O_4' O_3' O_2' O_1'] \\ + [KE O_4' O_3' O_2' O_1'] C_5' C_3' \\ + ([KE O_4' O_3' O_2' O_1'] C_5' A_C) \end{array} \right\} A_P'$		Z	Recirculation during Noncompute
		28		Recirculation
			\bar{A}	Copies A_P into A_{24} during X specials
			41	
			X W V	Copies A_P into A_{24} during left shift
			27	Copies A_P into A_{24} during COA during word load/execute

Term	Equation	Receptacle	Pin No.	Definition
$0^{A_{24}}$	(CONT)	J433	\bar{J}	
	$+ \left([K E] \begin{matrix} O_F \\ O_4 O_3 O_2 O_1 \end{matrix} \right) N_P$		37 42	Copies N_P into A register during CLA
	$+ \left([K E O_4 O_3 O_1] \begin{matrix} O_{LC} \\ A_C \end{matrix} \right) N_P A_K$		$\bar{U} 42 \bar{T}$	Copies N_P into A register during SCL, if A register was positive and exceeded the limit
	$+ \left([K E O_4 O_3 O_1] A_C \right) N_P A_K$		$\bar{U} 38 43$	Copies N_P into A register inversely during SCL, if A register was negative and exceeded the limit
	$+ \left([K E O_4 O_3 O_2 O_1] \begin{matrix} O_{YRS} \\ C_5 C_3 \end{matrix} \right) A_C A_{XA}$		25 40 10	Right shifts A_{XA} into A_{24} , deleting A_P from recirculation loop
	$\left\{ \begin{array}{l} A_{XA} \\ C_5 [A_X] A_K \\ \\ A_{XA} \\ + C_5 [A_X] A_K \\ \\ A_{XA} \\ + C_5 [A_X] A_K \\ \\ A_{XA} \\ + C_5 [A_X] A_K \\ \\ A_{XA} \\ + C_4 [A_X] \end{array} \right\} \begin{matrix} O_{MD} & D_{TP} \\ [K O O_4 O_3] [D' T_P] H_S \end{matrix}$	J537	\bar{N}	
			2 L X	H_S indicates product of previous bits is 0. This insures the product is +0.
			2 6 M	
			S L M	Used during last word of Multiply
			$\bar{L} \bar{K} \bar{J}$	
			S 6 X	
			25 L	
$1^{A_{23}}$		J413	2	A_{23} is write amplifier for A register, product flip-flop for Multiply, and inserts round-off pulses.
	$\left\{ \begin{array}{l} A_C \\ + O_4 \\ + O_3 \\ + K \end{array} \right\} A_{24}$		N	Compute
			A	One word instructions
			I	Copies A_{24} into A_{23}
			M	One word instructions and Y specials
			B	Noncompute

Term	Equation	Receptacle	Pin No.	Definition
$1A_{23}$	(CONT) $\left\{ \begin{array}{l} C_4' C_3 \\ + C_{B5} D \end{array} \right\} \left\{ \begin{array}{l} O_{MO} \\ [K Q O_4' O_3] A_X \end{array} \right.$	J413	2	
	$\left\{ \begin{array}{l} C_5' A_X' A_K \\ + C_5' A_X' A_K \\ + C_5' A_X' A_K \\ + C_5' A_X' A_K \end{array} \right\} \left\{ \begin{array}{l} O_{MO} \\ [K Q O_4' O_3] (C_4' C_3' A_C) \end{array} \right.$		C 9	Rules 1 and 5 during words 2 through 13 of Execute
			8 23	Multiply
			K D	T _X , T _O , and T _I during word 2 of Execute for recirculation of round-off pulses
			$\bar{B} P W$	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
			$\bar{B} 23 \bar{C}$	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
			8 Y	Multiplication during words 2 through 13 of Execute
			V P \bar{C}	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
			V 23 W	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
	$\left\{ \begin{array}{l} T_1 \\ O_1' ([B_6' B_5' B_3] B_4') \\ T_2 \\ + O_1' ([B_6' B_5' B_3] [B_2' B_1']) \\ T_{14} \\ + O_1' ([B_6' B_5' B_4] B_2') \end{array} \right\} \left\{ \begin{array}{l} O_{MF} \\ [K N_C O_4' O_3] \end{array} \right.$		3 5	Inserts full word round-off pulse
			J E	Inserts right-half split word round-off pulse
			4	Multiply
			J F	Inserts left-half split word round-off pulse
$0A_{23}$	$\left\{ \begin{array}{l} A_C' \\ + O_4' \\ + O_3' \\ + K' \end{array} \right\} A_{24}'$		13	A ₂₃ is write amplifier for A register, product flip-flop for Multiply, and inserts round-off pulses.
			N	Compute
			A	One word instructions
			L	Copies A ₂₄ into A ₂₃
			M	One word instructions and Y specials
			B	Noncompute

Term	Equation	Receptacle	Pin No.	Definition
$0A_{23}$	(CONT)	J413	13	
	$+ \left\{ \begin{array}{l} C_4' C_3 \\ + C_{B5} D \end{array} \right\} \begin{array}{l} O_{MO} \\ [K Q O_4' O_3] A_X' \end{array}$		C 9	Rules 1 and 5 during words 2 through 13 of Execute
			8 P	Multiply
			K D	T_X , T_O , and T_1 during word 2 of Execute for recirculation of round-off pulses
	$+ \left\{ \begin{array}{l} C_5' A_X' A_K' \\ + C_5' A_X' A_K' \\ + C_5' A_X' A_K' \\ + C_5' A_X' A_K' \end{array} \right\} \begin{array}{l} O_{MO} \\ [K Q O_4' O_3] \end{array} \begin{array}{l} M_C \\ C_4 C_3 A_C \end{array}$		$\bar{B} P \bar{C}$	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
			$\bar{B} 23 W$	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
			8 Y	Multiply
			V P W	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
			V 23 \bar{C}	Add/Subtract logic for rules 1, 2, 4, 5, 6, and 8
			13	
	$+ \left\{ \begin{array}{l} O_1 \left([B_6' B_5' B_3] [B_2' B_1'] \right) \\ + B_2 \\ + O_1 \left([B_6' B_5' B_3] B_4' \right) \end{array} \right\} \begin{array}{l} O_{MF} \\ [K N_C O_4' O_3] \end{array}$		3 E	Zeros A register after insertion of round-off pulse for full word
			6	Zeros A register after insertion of round-off pulse for both split words
			4	Multiply
			J 5	Zeros A register before inserting round-off pulse for right-half split word
			15	
		J427	15	
	$1B_6 = \begin{array}{l} T_{12} \\ (B_3' B_2) T_P' \end{array}$		J 8	Bit counter logic
	$0B_6 = T_P$		17	
			5	Zero-sets B_6 during normal operation and during synchronization

Term	Equation	Receptacle	Pin No.	Definition
$1B_5$	$= \overline{([B_6' B_5'] B_4' [B_2' B_1']) T_5' T_P'}$	J427	1	B_5 is used as a bit counter flip-flop
			7 8	Bit counter logic
			13	B_5 is used as a bit counter flip-flop
$0B_5$	$= \overline{([B_6' B_5' B_4'] [B_2' B_1']) T_{16}'}$ $+ T_P'$		L	Bit counter logic
			5	Zero-sets bit counters (B flip-flops) during synchronization
$1B_4$	$= \overline{([B_6' B_5' B_3] B_4') T_1'}$ $+ [B_6' B_3' T_P'] T_{13}'$		T	B_4 is used as a bit counter flip-flop
			9 8	Bit counter logic
			H	Bit counter logic
$0B_4$	$= \overline{([B_6' B_5' B_4] [B_2' B_1'])^{B_{LU3} B_{L2}}}$ $+ ([B_6' B_5' B_4] [B_2' B_1'])^{T_{20}'}$ $+ T_P'$		11	B_4 is used as a bit counter flip-flop
			P D	Bit counter logic for T_8
			M	Bit counter logic
			5	Zero-sets B flip-flops during synchronization
$1B_3$	$= \overline{B_2' T_P' T_X'}$		A	B_3 is used as a bit counter flip-flop
			6 8 F	Effective at T_0 and T_{13}

Term	Equation	Receptacle	Pin No.	Definition
${}^0B_3 =$	$\begin{aligned} & T_{11} \\ & [B_5 B_4 B_3 B_2] \\ & T_{24} \\ & + [B_5 B_4 B_2 B_1] \\ & + T_P \end{aligned}$	J427	C	B_3 is used as a bit counter flip-flop
			4	Bit counter logic
			10	Bit counter logic
			5	Zero-sets B flip-flops during synchronization
			\bar{K}	B_2 is used as a bit counter flip-flop
${}^1B_2 =$	$\begin{aligned} & B_{LO} \quad T_{PXO}' \\ & [B_2 B_1] [T_P T_X T_O] \end{aligned}$	J427	25 24	$T_2, T_6, T_{10}, T_{14}, T_{18}, T_{22}$
			B	B_2 is used as a bit counter flip-flop
${}^0B_2 =$	$\begin{aligned} & B_{L2} \\ & [B_2 B_1] \\ & + T_P \end{aligned}$	J427	D	$T_4, T_8, T_{12}, T_{16}, T_{20}, T_{24}$
			5	Zero-sets B flip-flops during synchronization
			S	B_1 is used as a bit counter flip-flop
${}^1B_1 =$	B_1'	J427	23	Even bit times
			16	B_1 is used as a bit counter flip-flop
${}^0B_1 =$	$B_1 T_P'$	J427	K 8	Odd bit times
			$\bar{H} C$	C_{B5} is an operand channel buffer flip-flop and a word counter for multiword instructions
${}^1C_{B5} =$	$\begin{aligned} & C_{BLT} \\ & I_P (D' B_5 B_4') \end{aligned}$	J425	30	C_{B5} is an operand channel buffer flip-flop and a word counter for multiword instructions
			$\bar{H} C$	Loads new operand channel information into C_B flip-flops at T_9 through T_{13} of D' mode

Term	Equation	Receptacle	Pin No.	Definition
$1C_{B5}$	(CONT)	J425	30	
	$+ ([O_3' O_1'] D N_D' [B_6' B_5' B_3']) L_X$		D 27	Loads counter in I register into C_B flip-flops for multiword instructions and word 1 of Execute during T_1 through T_5
	$+ ([K N_C O_4' O_3'] T_P)$		6	During word 1 of Multiply for recirculation of round-off pulses, (See A ₂₃ logic)
$0C_{B5}$			24	C_{B5} is an operand channel buffer flip-flop and a word counter for multiword instructions
	$I_P' (D' B_5 B_4')$		25 C	Loads new operand channel information into C_B flip-flops
	$+ ([K E] O_4' O_3') ([B_6' B_5' B_3] B_4')$		21 22	Zero-sets C_{B5} after round-off pulses (Multiply) are recirculated
	$+ ([O_3' O_1'] D N_D' [B_6' B_5' B_3]) L_X'$		D Y	Loads counter in I register into C_B flip-flops during T_1 through T_5
	$+ C_{B4} (C_{B3} C_{B2} C_{B1}) (N_D [D T_P])$		N T H	Countdown logic for multiword instructions
$1C_{B4}$			M	C_{B4} is an operand channel buffer flip-flop word counter for multiword instructions, and holds sign of right-half word of A register during SCL
	$C_{B5} (D' B_5 B_4')$		2 C	Loads new operand channel information into C_B flip-flops at T_9 through T_{13} of D' mode
	$\left. \begin{matrix} O_{B1} ([B_6 B_5 B_4] B_2') C_{B3} \\ + C_{B1} ([B_6 B_5 B_4] B_2') C_{B3} \end{matrix} \right\} D' C_{B4} C_{B2}$		42 37 9	Eight-word disagreement
			$\bar{S} N K$	Eight-word disagreement; changes operand channel from 54 to 74 (16 words) or 56 to 76 (8 words)
			$\bar{N} 38 37 9$	Sixteen-word disagreement

55

Term	Equation	Receptacle	Pin No.	Definition
$1^{C_{B4}}$ (CONT)	$+ \left((O_3' O_1') D N_D' (B_6' B_5' B_3') \right) C_{B5}$ $+ C_{B4} \left(C_{B3}' C_{B2}' C_{B1}' \right) (N_D [D T_P])^{E_{OP}}$ $+ \left((K E O_4' O_3' O_1') N_C \right) A_{24} [B_6 B_3' T_P]^{O_{LF} T_{13}}$ $+ \left((K N_C O_4' O_3') T_P \right) O_1^{O_{MFP}}$	J425	M	<p>Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute during T_1 through T_5</p> <p>Countdown logic for multiword instructions</p> <p>Monitors A register during SCL, word 1, for polarity of right-half word</p> <p>During Multiply, inserts the number (14₈) into C_B flip-flops during word 1 of Execute</p>
$0^{C_{B4}}$	$C_{B5} \left(D' B_5 B_4' \right)^{C_{BLT}}$ $+ \left((O_3' O_1') D N_D' (B_6' B_5' B_3') \right) C_{B5}$ $+ C_{B4} \left(C_{B3}' C_{B2}' C_{B1}' \right) (N_D [D T_P])^{E_{OP}}$ $+ \left((K E O_4' O_3' O_1') N_C \right) [B_5 B_4' B_3 B_2]^{O_{LF} T_{11}}$ $+ \left((K N_C O_4' O_3') T_P \right) O_1^{O_{MFP}}$		A	<p>C_{B4} is an operand channel buffer flip-flop word counter for multiword instructions, and holds sign of right-half word of A register during SCL</p> <p>Loads new operand channel information into C_B flip-flops at T_9 through T_{13} during D' mode</p> <p>Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute</p> <p>Countdown logic for multiword instructions</p> <p>Initializes C_{B4} prior to check of the sign of right-half word during SCL, word 1</p> <p>Inserts count of 6₈ into C_B flip-flops for Split Multiply (SMP) during word 1 of Execute</p>

Term	Equation	Receptacle	Pin No.	Definition
$1C_{B3}$	$C_{B4}^{C_{BLT}} (D' B_5 B_4')$ $+ ([K]_A I_P' O_{B3} O_{B2} [D' T_P]) C_{B3} P_3 F_C'$ $+ ([O_3' O_1'] D N_D' [B_6' B_5' B_3]) C_{B4}^{C_{BST}}$ $+ (C_{B3}' C_{B2}' C_{B1}') (N_D' [D T_P])^{E_{OP}}$ $+ ([K E O_4' O_3' O_1] N_C) C_{B2} C_{B1} [B_6 B_3 T_P]^{O_{LF} T_{13}}$ $+ ([K N_C O_4' O_3] T_P)^{O_{MFP}}$	J425	B	C_{B3} is an operand channel buffer flip-flop word counter for multiword instructions and indicates if right-half word of A register exceeds memory contents
			3 C	Loads new operand channel information into C_B flip-flops at T_9 through T_{13} during D' mode
			W \bar{W} 19 18	Modifies operand channel address as per phase register for Multiply modified (full or split)
			D 3	Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute
			T H	Countdown logic for multiword instructions
			4 K 28 L	During SCL, right-half word of A register exceeds memory contents
			6	Inserts third bit of counter into C_B flip-flops for Multiply ($14_8 = 01100$) or for SMP ($6_8 = 00110_2$)
			15	C_{B3} is an operand channel buffer flip-flop word counter for multiword instructions and indicates if right-half word of A register exceeds memory contents
$0C_{B3}$	$C_{B4}^{C_{BLT}} (D' B_5 B_4')$ $+ ([K]_A I_P' O_{B3} O_{B2} [D' T_P]) C_{B3} P_3 F_C'$ $+ ([O_3' O_1'] D N_D' [B_6' B_5' B_3]) C_{B4}^{C_{BST}}$		N C	Loads new operand channel information into C_B flip-flops at T_9 through T_{13} during D' mode
			W 9 19 18	Modifies operand channel address as per phase register for Multiply modified (full or split)
			D N	Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute

Term	Equation	Receptacle	Pin No.	Definition
$0 C_{B3}$	(CONT)	J425	15	
	$+ C_{B3} (C_{B2}^{C_{B21}}, C_{B1}) (N_D [D T_P]) [K E]$		9 16 H Z	Countdown logic for multiword instructions
	$+ ((K E O_4, O_3, O_1] N_C) [B_5 B_4, B_3 B_2]$		4 5	During SCL, initializes C_{B3} to zero state prior to T_{13} during word 1 of Execute
$1 C_{B2}$			P, 43	C_{B2} is an operand channel buffer flip-flop, word counter for multiword instructions, and compares A register and memory with C_{B1} for magnitude during SCL.
	$C_{B3} (D' B_5 B_4)$		9 C	Loads new operand channel information into C_B flip-flops at T_9 through T_{13} during D' mode
	$+ ((K] A I_P O_{B3} O_{B2} [D' T_P]) P_2 C_{B2}$		W 39 \bar{D}	Modifies operand channel address as per phase register for Multiply modified (full or split)
	$+ ((O_3, O_1] D N_D [B_6, B_5, B_3]) C_{B3}$		D 9	Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute
	$+ (C_{B2}^{C_{B21}}, C_{B1}) (N_D [D T_P]) [K E]$		16 H Z	Countdown logic for multiword instructions
	$+ ((K E O_4, O_3, O_1] N_C) N_P A_P$		4 F E	During SCL, used in conjunction with C_{B1} to determine if A register is greater than memory during word 1 of Execute
	$+ ((K N_C O_4, O_3] T_P) O_1$		6 7	During SMP, inserts second least significant bit of the number $(6_8 = 00110_2)$ into C_{B2} during word 1 of Execute
$0 C_{B2}$			40, \bar{M}	C_{B2} is an operand channel buffer flip-flop, word counter for multiword instructions, and compares A register and memory with C_{B1} for magnitude during SCL.
	$C_{B3} (D' B_5 B_4)$		$\bar{W} C$	Loads new operand channel information into C_B flip-flops at T_9 through T_{13} of D' mode

Term	Equation	Receptacle	Pin No.	Definition
$0 C_{B2}$	(CONT)	J425	40, \bar{M}	
	$+ ([K]_A I_P' O_{B3} O_{B2} (D' T_P)) P_2 C_{B2}$		W 39 K	Modifies operand channel address as per phase register for Multiply modified (full or split)
	$+ ([O_3' O_1'] D_N D' [B_6' B_5' B_3]) C_{B3}$		D \bar{W}	Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute
	$+ C_{B2} C_{B1}' (N_D [D T_P])^{E_{OP}}$		K $\bar{N} H$	Countdown logic for multiword instructions
	$+ ([K E O_4' O_3' O_1] N_C) N_P A_P^{O_{LF}}$		4 23 \bar{R}	During SCL, is used in conjunction with C_{B1} to determine if A register is greater than memory during word 1 of Execute
	$+ ([K N_C O_4' O_3] T_P) O_1^{O_{MFP}}$		41 1	During multiply, inserts second least significant bit of the number ($14_8 = 01100_2$) into C_{B2} during word 1 of Execute
$1 C_{B1}$			33, Y	C_{B1} is an operand channel buffer flip-flop, word counter for multiword instructions, and compares A register and memory with C_{B2} for magnitude.
	$C_{B2} D' [B_6' B_3' T_P]^{T_{13}}$		K $\bar{S} L$	Loads new operand channel information into C_B flip-flops.
	$+ ([K]_A I_P' O_{B3} O_{B2} (D' T_P)) P_1 C_{B1}$		W $\bar{P} \bar{N}$	Modifies operand channel address as per phase register for Multiply modified (full or split)
	$+ ([O_3' O_1'] D_N D' [B_6' B_5' B_3]) C_{B2}$		D K	Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute
	$+ C_{B1}' (N_D [D T_P])^{E_{OP} K_E} [K E]$		$\bar{N} H Z$	Countdown logic for multiword instructions
	$+ [K N_C O_4' O_3] O_1' B_3^{O_{MF}}$		29 $\bar{T} \bar{X}$	During SMF, one sets C_{B1} to allow L_{24} to copy L_P on word 1 of Multiply; L_P , in turn, copies A_X

Term	Equation	Receptacle	Pin No.	Definition
$1 C_{B1}$	(CONT) $+ \left([K E O_4 O_3 O_1] N_C \right) N_P A_P$ $+ [K E O_4 O_3 O_2 O_1] A_{24} T_X$	J425	33, Y 4 F R U T 34	Used during SCL with C_{B2} to determine if A register is greater than memory during word 1 of Execute During Minus Magnitude (MIM), if A register is positive, changes Operation code to COM
$0 C_{B1}$	$C_{B2} D [B_6 B_3 T_P]$ $+ \left([K] A I_P O_{B3} O_{B2} [D T_P] \right) P_1 C_{B1}$ $+ \left([O_3 O_1] D N_D [B_6 B_5 B_3] \right) C_{B2}$ $+ C_{B1} \left(N_D [D T_P] \right)$ $+ [K N_C O_4 O_3] B_3$ $+ \left([K E O_4 O_3 O_1] N_C \right) N_P A_P$ $+ [K E O_4 O_3 O_1] C_{B2} T_X$		31 D S L W P 28 D D 28 H 29 35 4 23 E 26 D 34	C_{B1} is an operand channel buffer flip-flop, word counter for multiword instructions, and compares A register and memory with C_{B2} for magnitude. Loads new operand channel information into C_B flip-flops Modifies operand channel address per phase register for Multiply modified (full or split) Loads counter into C_B flip-flops for multiword instructions during word 1 of Execute Countdown logic for multiword instructions During SMP, resets C_{B1} for bit times not in split word during word 1 of Execute Use during SCL with C_{B2} to determine if A register is greater than memory during word 1 of Execute During SCL, if left-half word of A register is less than left-half word of memory, zero-sets C_{B1} at T_X of word 2 of SCL

Term	Equation	Receptacle	Pin No.	Definition
$1C_{P5}$	$C_{B5} \left((K O_4 O_3' O_2 O_1') [T_O]_A \right)$ $+ [K' V_C] B_6'$	J427	\bar{J} $\bar{C} 32$ 27 26	C _{P5} is channel program flip-flop during Compute and controls flip-flop during Load. Loads C _P flip-flops with new program Channel code During Noncompute Load mode, one-sets C _{P5} for Process code. C _{P5} is used as a control factor for O ₄
$0C_{P5}$	$C_{B5}' \left((K O_4 O_3' O_2 O_1') [T_O]_A \right)$ $+ ([K' J'] V_C R_C)$		U 22 32 \bar{B}	C _{P5} is channel program flip-flop during Compute and controls flip-flop during Load Loads C _P flip-flops with new program Channel code Sample Code mode of Noncompute Load mode
$1C_{P4}$	$C_{B4} \left((K O_4 O_3' O_2 O_1') [T_O]_A \right)$ $+ ([K]_A C_{P5} C_{P3} C_{P2}) O_{B2} [B_5' B_4' B_2 B_1']^{T_{24}}$ $+ ([K' J'] V_C R_C) I_4^{N_{SC}}$ $+ C_{F1} ([K' V_C] O_4) C_{P5}^{N_{ST}}$		\bar{L} $\bar{H} 32$ $Y \bar{F} 10$ $\bar{B} \bar{E}$ $\bar{D} 33 \bar{A}$	C _{P4} is channel program flip-flop during Compute and receives character input information Loads C _P flip-flops with new program Channel code during unconditional Transfer Modifies program channel if 8- or 16-word disagreement occurs when program is in E loop (8 words) or H loops (16 words) Inserts information into computer from an external source; (N _{SC}) = Sample mode of Noncompute during Load Checks parity during Load
$0C_{P4}$	$C_{B4}' \left((K O_4 O_3' O_2 O_1') [T_O]_A \right)$		V W 32	C _{P4} is channel program flip-flop during Compute and receives character input information Loads C _P flip-flops with new program Channel code during unconditional Transfer

Term	Equation	Receptacle	Pin No.	Definition
${}_0C_{P4} = (\text{CONT})$	$+ \left((K)_A C_{P5} C_{P3} C_{P2} \right) O_{B2} \left[B_5 B_4 B_2 B_1 \right]$ $+ \left((K)_V C \right) J R_C$ $+ C_{P1} \left((K)_V C \right) O_4 C_{P5}$	J427	V	
			Y Z 10	Modifies program channel if 8- or 16-word agreement occurs when program is in E loop (8 words) or H loops (16 words)
			19	During Wait submode of Load mode, is used to initialize C_P register prior to sampling input lines
			21 33 \bar{A}	Checks parity during Load
${}_1C_{P3} =$	$C_{B3} \left((K) O_4 O_3 O_2 O_1 \right) \left[T_O \right] A$ $+ \left((K)_J \right) V_C R_C I_3^*$ $+ \left((K)_V C \right) O_4 L_C C_{P4}$ $+ \left((K)_V C \right) O_4 L_C L_X$		31	C_{P3} is channel program flip-flop during Compute and receives character input information during Load
			\bar{X} 32	Loads C_P flip-flops with new program Channel code during unconditional Transfer
			\bar{B} 42	Inserts new information into computer from an external source during Sample code mode of Load
			33 $\bar{W} \bar{V}$	Checks parity of Load mode
			33 $\bar{U} \bar{T}$	Extends L register by three bits during Load mode to put new octal number into L register
${}_0C_{P3} =$	$C_{B3} \left((K) O_4 O_3 O_2 O_1 \right) \left[T_O \right] A$ $+ \left((K)_V C \right) O_4 L_C C_{P4}$ $+ \left((K)_V C \right) O_4 L_C L_X$		30	C_{P3} is channel program flip-flop during Compute and receives character input information during Load
			\bar{M} 32	Loads C_P flip-flops with new program Channel code during unconditional Transfer
			33 \bar{W} 41	Checks parity of Load mode; initializes C_{P3} during Wait submode of Load mode
			33 $\bar{U} \bar{P}$	Extends L register by three bits during Load mode to put new octal number into L register

63

Term	Equation	Receptacle	Pin No.	Definition
$1C_{P2}$	$C_{B2}^{O_{UO}} \left([K O_4 O_3 O_2 O_1] [T_O]_A \right)$ $+ [K' J'] V_C R_C I_2^{N_{SC}}$ $+ C_{P3}^{N_{ST}} \left([K' V_C] O_4 \right)$	J427	28	C_{P2} is a channel program flip-flop during Compute and receives character input information during Load.
			40 32	Loads C_P flip-flops with new program Channel code during unconditional Transfer
			\bar{B} 39	Inserts new information into computer from an external source during Sample code mode of Load
			\bar{N} 33	Checks parity of Load mode
$0C_{P2}$	$C_{B2}^{O_{UO}} \left([K O_4 O_3 O_2 O_1] [T_O]_A \right)$ $+ C_{P3}^{N_{ST}} \left([K' V_C] O_4 \right)$		29	C_{P2} is a channel program flip-flop during Compute and receives character input information during Load.
			35 32	Loads C_P flip-flops with new program Channel code during unconditional Transfer
			34 33	Checks parity of Load mode; initializes C_{P2} during Wait submode of Load mode
$1C_{P1}$	$C_{B1}^{O_{UO}} \left([K O_4 O_3 O_2 O_1] [T_O]_A \right)$ $+ ([K' J'] V_C R_C) I_1^{N_{SC}}$ $+ C_{P2}^{N_{ST}} \left([K' V_C] O_4 \right)$		\bar{Y}	C_{P1} is channel program flip-flop during Compute and receives character input information during Load.
			\bar{S} 32	Load C_P flip-flops with new program Channel code during unconditional Transfer
			$\bar{B} \bar{R}$	Inserts new information into computer from an external source during Sample code mode of Load
			38 33	Checks parity of Load
$0C_{P1}$	$C_{B1}^{O_{UO}} \left([K O_4 O_3 O_2 O_1] [T_O]_A \right)$		43	C_{P1} is channel program flip-flop during Compute and receives character input information during Load.
			36 32	Loads C_P flip-flops with new program Channel code during unconditional Transfer

Term	Equation	Receptacle	Pin No.	Definition
${}^0C_{P1}$	(CONT)	J427	43	
	$+ C_{P2} {}^{NST} [(K' V_C) O_4]$		37 33	Checks parity of Load mode; initializes C_{P1} during Wait submode of Load mode
${}^1C_5 =$		J429	T	C_5 holds present operand channel information and is used as control factor during words 2 through 13 of Multiply.
	$C_{B5} {}^{E_{FB}} [E N_D' T_X]$		42 33	Loads C_5 with new operand information at first bit of Execute
	$+ \left\{ \begin{array}{l} C_1' N_X \\ + C_1' N_P \end{array} \right\} {}^{O_{MO}} [K Q O_4' O_3] C_2$		25 U	Rules 1, 2, 4, 5, 6, and 8
			$\bar{P} 16$	Multiply
			$\bar{A} V$	Causes a one-bit shift before addition or subtraction during rules 3 and 7
${}^0C_5 =$			27	C_5 holds present operand channel information and is used as control factor during words 2 through 13 of Multiply.
	$C_{B5} {}^{E_{FB}} [E N_D' T_X]$		N 33	Loads C_5 with new operand information at first bit of Execute
	$+ \left\{ \begin{array}{l} C_1' N_X \\ + C_1' N_P \end{array} \right\} {}^{O_{MO}} [K Q O_4' O_3] C_2$		25 \bar{C}	Rules 1, 2, 4, 5, 6, and 8
			$\bar{P} 16$	Multiply
			$\bar{A} \bar{B}$	Causes a one-bit shift before addition or subtraction during rules 3 and 7
	$+ [K Q O_4' O_3] C_4' [B_6 B_3' T_P] {}^{O_{MO}} T_{13}$		$\bar{P} 26 30$	Prevents addition or subtraction at T_{14} for SMP
${}^1C_4 =$			S	C_4 holds present operand channel information, is used as output register during COA, and control factor for shift and Multiply
	$C_{B4} {}^{E_{FB}} [E N_D' T_X]$		M 33	Loads new operand channel information into C_4 at first bit of Execute

Term	Equation	Receptacle	Pin No.	Definition
$1C_4$ (CONT)	$+ ([K E O_4' O_3' O_2' O_1'] C_5 A_C) [A_X]$ $+ ([K E O_4' O_3' O_2' O_1'] C_{B5} C_{B4} (C_{B3} C_{B2} C_{B1}) N_D T_X)$ $\left\{ \begin{array}{l} T_0 \\ T_2 \\ + C_1 ([B_6' B_5' B_3'] [B_2' B_1']) \\ T_{13} \\ + O_1' [B_6' B_3' T_P] \\ T_{15} \\ + C_1 ([B_6' B_5' B_4'] B_1) \end{array} \right\} [K Q O_4' O_3]$	J429	S	
			35 H	During COA, causes four-bit left shift of A register during word 1 of COA; leaves T_{24} information in C_4 at completion of word 1
			J N 4 K L P	Prevents shifting if a zero shift is coded
			9	Turns on C_4 , was off from the last word
			$\bar{A} 22$	Rules 3 and 7 apply to full word and right-half word of SMP
			\bar{P}	During Multiply, C_4 acts as carry control
			23 30	Turns on C_4 , if C_4 was off from right-half word
			$\bar{A} 21$	Rules 3 and 7 apply to left-half word of SMP
			A	C_4 holds present operand channel information, is used as output register during COA, and control factor for shift and Multiply
			4 33	Loads C_4 with new operand channel information during first bit of Execute
			5	During first word of Multiply, initializes C_4 prior to actual multiplication
			J Z 6	Initiates shift time
			B C	
			$\bar{P} 2$	During Multiply, stop-carry control for rules 1, 3, 5 and 7. C_4 will be turned on again for rules 3 and 7.
			E F	
$0C_4$	$C_{B4} [E N_D T_X]$ $+ ([K N C_4' O_3] T_P)$ $+ ([K E O_4' O_3' O_2' O_1'] [T_P] C_5)$ $\left\{ \begin{array}{l} L_P S_{B2} \\ + L_P S_{B2} \end{array} \right\} [K Q O_4' O_3] J$			

Term	Equation	Receptacle	Pin No.	Definition
0C_4 (CONT)		J429	A	
	$+ ([K E O_4' O_3' O_2' O_1'] C_5 A_C) [A_X']$		35 3	During COA, causes a four-bit left shift of A register; leaves most significant bit in C_4 at completion of word 1
${}^1C_3 =$		J432	\bar{A}	C_3 holds present operand channel information and is used as an output register during COA and control factor during words 2 through 13 of Multiply.
	$C_{B3} [E N_D' T_X']$		W 16	Loads new operand channel information into C_3 at first bit of Execute
	$+ ([K E O_4' O_3' O_2' O_1'] C_5 A_C) C_4$		Z X	During COA, causes a four-bit left shift of A register during word 1 of Execute; leaves T_{23} information in C_3 at completion
	$+ \left\{ \begin{array}{l} T_{16} \\ ([B_6 B_5 B_4] [B_2 B_1']) \\ T_2 \\ + ([B_6' B_5' B_3] [B_2' B_1']) \\ T_{15} \\ + D' ([B_6 B_5 B_4] B_1) \end{array} \right\} [K Q O_4' O_3]$		T	Starts addition/subtraction for left half
			U	Starts addition/subtraction
			3	Multiply
			\bar{C} 17	Starts addition/subtraction for left half of last word of Execute
${}^0C_3 =$			1	C_3 holds present operand channel information and is used as an output register during COA and control factor during words 2 through 13 of Multiply.
	$C_{B3} [E N_D' T_X']$		5 16	Loads new operand channel information into C_3 at first bit of Execute
	$+ ([K E O_4' O_3' O_2' O_1'] C_5 A_C) C_4$		Z 6	During COA, causes a four-bit left shift of A register during word 1 of Execute; leaves T_{23} information in C_3 at completion
	$+ [K Q O_4' O_3] [T_O]$		3 2	During Multiply, stops addition/subtraction

Term	Equation	Receptacle	Pin No.	Definition
${}_0C_3$ (CONT)		J432	1	
	${}^0_{MO} + [K O_4 O_3] J$		3 4	During Multiply, J is true at T_1 for full Multiply and SMP, and at T_{14} for SMP only; stops addition and addition/subtraction
${}_1C_2 =$			\bar{Y}	C_2 holds present operand channel information, is used as an Add/Subtract indicator for binary outputs, samples discrete inputs, is an output register for COA, and is a control factor for Multiply during words 2 through 13.
	$\left. \begin{array}{l} C_1' G_1' \\ + C_3' C_1' G_2' \\ + C_3' G_3' \end{array} \right\} \left([K E O_4 O_3' O_2' O_1'] [C_5' C_4'] \right) [T_0]$		$\bar{H} \bar{F}$	During BOA when G_1 is zero, subtracts one from A register
			$\bar{E} \bar{D} 30$	During BOB when G_2 is zero, subtracts one from A register
			27 2	During binary output, C_2 acts as addition/subtraction indicator for A register
			29 28	During BOC when G_3 is zero, subtracts one from A
			43 \bar{L}	The even-numbered DIA lines are sampled into C_2 , then put into A register $(O_4 O_3' O_2' O_1 = 40; [C_5 C_4'] C_3 = 5; C_2' C_1' = 2) = DIA$
			41 40 38 32	
			34 \bar{N}	
			$\bar{X} \bar{J}$	
			37 38 \bar{M}	
			$\bar{V} \bar{U} \bar{T} \bar{K}$	
			$\bar{P} 36$	
	$\left. \begin{array}{l} T_1 \\ ([B_6' B_5' B_3] B_4') X_2^* \\ B_{SUO} \\ + [B_6' B_5'] B_2 B_1 X_4^* \\ T_5 \\ + ([B_6' B_5'] B_4 [B_2' B_1]) X_6^* \\ B_{LU3} \\ + (B_6' B_5 B_4) B_1 X_8^* \\ B_{L1} \\ + B_5 B_3 [B_2' B_1] X_{10}^* \\ T_{11} \\ + [B_5' B_4' B_3 B_2] X_{12}^* \end{array} \right\} \left([K E O_4 O_3' O_2' O_1'] [C_5 C_4'] \right) [C_3 C_2' C_1]$			

Term	Equation	Receptacle	Pin No.	Definition
$1C_2$ (CONT)	$\left\{ \begin{array}{l} T_{13} \\ [B_6 B_3' T_P'] X_{14}^* \\ T_{15} \\ + ([B_6 B_5 B_4] B_1) X_{16}^* \\ T_{17} \\ + ([B_6 B_5 B_4] [B_2' B_1]) X_{18}^* \\ T_{19} \\ + ([B_6 B_5 B_4] B_2 B_1) D_R \\ T_{21} \\ + ([B_6 B_4 B_3] [B_2' B_1]) P_3 F_C \\ T_{23} \\ + ([B_4' B_3 B_2] B_5 B_1) P_2 \end{array} \right.$	$\left\{ (K E O_4 O_3' O_2' O_1') [C_5 C_4'] [C_3 C_2' C_1] \right.$	<p>J432</p> <p>\bar{Y}</p> <p>N M</p> <p>17 12</p> <p>11 10</p> <p>$\bar{X} \bar{Y}$</p> <p>L 9</p> <p>K 8 V</p> <p>J 7</p>	<p>$(O_4 O_3' O_2' O_1' = 40; [C_5 C_4'] C_3 = 5; C_2' C_1 = 2) = DIA$</p> <p>Inserts state of D_R into A register during DIA</p> <p>Inserts state of P_3 into A register during DIA</p> <p>Inserts state of P_2 into A register during DIA</p>
$\left\{ \begin{array}{l} T_1 \\ ([B_6' B_5' B_3] B_4) Y_2^* \\ B_{SUO} \\ + [B_6' B_5'] B_2 B_1 Y_4^* \\ T_5 \\ + ([B_6' B_5'] B_4 [B_2' B_1]) Y_6^* \\ B_{LU3} \\ + (B_6' B_5 B_4) B_1 Y_8^* \\ B_{L1} \\ + B_5 B_3 [B_2' B_1] Y_{10}^* \\ T_{11} \\ + [B_5 B_4' B_3 B_2] Y_{12}^* \end{array} \right.$	$\left\{ (K E O_4 O_3' O_2' O_1') [C_5 C_4'] [C_3 C_2' C_1] \right.$	<p>43 42</p> <p>41 40 38 39</p> <p>34 35</p> <p>$\bar{X} \bar{W}$</p> <p>37 38 33</p> <p>$\bar{V} \bar{U} \bar{T} \bar{S}$</p> <p>$\bar{P} \bar{R}$</p>	<p>Inserts state of even-numbered DIB lines into C_2, then into A register</p> <p>$(O_{XU2} = 40; [C_5 C_4'] C_3 = 5; C_2' C_1 = 0) = DIB$</p>	

Term	Equation	Receptacle	Pin No.	Definition
$1C_2$ (CONT)	$\left\{ \begin{array}{l} T_{13} \\ (B_6 B_6' T_P) Y_{14}^* \\ \\ T_{15} \\ + ((B_6 B_5 B_4) B_1) Y_{16}^* \\ \\ T_{17} \\ + ((B_6 B_5 B_4) (B_2' B_1)) Y_{18}^* \\ \\ T_{19} \\ + ((B_6 B_5 B_4) B_2 B_1) Y_{20}^* \\ \\ T_{21} \\ + ((B_6 B_4 B_3) (B_2' B_1)) Y_{22}^* \\ \\ T_{23} \\ + ((B_4' B_3 B_2) B_5' B_1) Y_{24}^* \end{array} \right\} \left\{ (K E O_4 O_3' O_2' O_1') [C_5 C_4'] [C_3 C_2' C_1'] \right\}$	J432	\bar{Y}	
			NB	Inserts state of even-numbered DIB lines into C_2 , then into A register $(O_{XU2} = 40; [C_5 C_4'] C_3 = 5; C_2' C_1' = 0) = \text{DIB}$
			17C	
			11D	
			$\bar{X} \bar{W}$	
			LE	
			KF	
			JH	
	$+ (K E O_4' O_3' O_2' O_1') C_5 A_C) C_3$		Z \bar{E}	During COA, causes four-bit left shift of A register during word 1 of Execute; leaves T_{22} information in C_2
	$+ [K Q O_4' O_3] [T_O]$		3Z	During Multiply, controls timing for copying N_X or N_P into C_5
	$+ [K Q O_4' O_3] [B_6 B_3' T_P']$		3N	During Multiply, controls timing for copying N_X or N_P into C_5
	$+ C_{B2} [E_{N'D} T_X']$		A 16	Loads C_2 with new operand channel information at first bit of Execute

Term	Equation	Receptacle	Pin No.	Definition
$0C_2$	$C_{B2}^{E_{FB}} [EN_D T_X]$ $+ ((KE O_4 O_3 O_2 O_1) (C_5 C_4)) C_3 B_1$ $+ ((KE O_4 O_3 O_2 O_1) C_5 A_C) C_3$ $\left\{ \begin{array}{l} T_{24} \\ C_1 [B_5 B_4 B_3 B_2] \\ T_{PB} \\ + [T_P] \\ T_{11} \\ + O_1 C_1 [B_5 B_4 B_3 B_2] \\ T_{12} \\ + O_1 (B_3 B_2) \end{array} \right\} [K Q O_4 O_3]$	J429	\bar{D}	C_2 holds present operand channel information, is used as an Add/Subtract indicator for binary outputs, samples discrete inputs, is an output register for COA, and is a control factor for Multiply during words 2 through 13.
			34 33	Loads C_2 with new operand channel information at first bit of Execute
			15 17 18	Zero-sets C_2 to zero at even-numbered bit times for DIA and DIB in preparation for sampling lines
			35 36	During COA, causes a four-bit left shift of A register during word 1 of Execute; leaves T_{22} information in C_2 at completion
			25 24	Rules 1, 2, 4, 5, 6, and 8 during full word
			Z	Rules 3 and 7
			\bar{P}	During Multiply, C_2 determines the time C_3 will copy N_x or N_p
			23 25 28	Rules 1, 2, 4, 5, 6, and 8 during split word
			23 Y	Rules 3 and 7 during split word
$1C_1$	$C_{B1}^{E_{FB}} [EN_D T_X]$ $+ ((KE O_4 O_3 O_2 O_1) (C_5 C_4)) (C_3^{C_{L2}} C_2 C_1) C_{B1} T_O$		12	C_1 holds present operand channel information, is an output register for COA, and control factor for Multiply during words 2 through 13.
			13 33	Loads new operand channel information into C_1 at first bit of Execute
			15 8 13 9	Modifies instruction from MIM to COM if A register is positive. (Refer to $1C_{B1}$.)

71

Term	Equation	Receptacle	Pin No.	Definition
C_1	(CONT)	J429	12	
	$+ \left([K E O_4' O_3' O_2' O_1'] C_5 A_C \right) C_2$		35 16	During COA, causes four-bit left shift of A register during word 1 of Execute; leaves T_{21} information in C_1 at completion of Execute
	$+ \left\{ \begin{array}{l} L_X L_P' S_{B2}' \\ + L_X' L_P S_{B2} \end{array} \right\} \left\{ [K Q O_4' O_3] J \right\}$		D B C	Rule 3
			$\bar{P} 2$	During Multiply at T_{14} and/or T_1 , O_{MO} enables C_5 to copy N_P for rules 3 and 7
			11 E F	Rule 7
			32	C_1 holds present operand channel information, is an output register for COA, and control factor for Multiply during words 2 through 13.
	$C_{B1}' [E N_D' T_X]$		$\bar{Y} 33$	Loads new operand channel information into C_1 at first bit of Execute
	$+ \left([K E O_4' O_3' O_2' O_1'] C_5 A_C \right) C_2$		35 29	During COA, causes a four-bit left shift of A register during word 1 of Execute; leaves T_{21} information in C_1 at completion of Execute
	$+ [K Q O_4' O_3] T_O$		$\bar{P} 9$	Full word. Initializes C_1 prior to determination of rules for Multiply
	$+ ([K Q O_4' O_3] O_1') [B_6 B_3' T_P']$		$\bar{R} 30$	Split word. Initializes C_1 prior to determination of rules for Multiply
		J437	28	D_C is a control for loading discrete register
	$[K E O_4' O_3' O_2' O_1'] [C_5' C_4] [C_3' C_2 C_1] [T_O]$		18 X $\bar{M} 4$	$(O_X = 40; C_{UI} C_{L3} = 26) = DOA$; During Discrete Output A (DOA), controls loading (D_C) and enables discrete output lines (D_C)

Term	Equation	Receptacle	Pin No.	Definition
$0^D C =$	B_5	J436	W	D_C is a control for loading discrete register.
$1^D R =$	I_B^*	J437	1	D_R indicates trouble in external equipment.
$0^D R =$	$[K E O_4 O_3 O_2 O_1] [C_5 C_4] [C_3 C_2 C_1] [T_0]$		6	Input line from external equipment
$1^D_5 =$	$I_X (D_C (B_6 B_5))$		\bar{J}	D_R indicates trouble in external equipment
$0^D_5 =$	$[K E O_4 O_3 O_2 O_1] [C_5 C_4] [C_3 C_2 C_1] [T_0]$		18 X 19 4	(O _X = 40; C _{UI} C _{LO} = 20); reset Detector
$1^D_5 =$	$I_X (D_C (B_6 B_5))$		\bar{E}	D_5 is most significant of discrete output register.
$0^D_5 =$	$+ F_C U_X [B_5 B_4 B_2 B_1]$		$\bar{H} \bar{F}$	Copies T_1 through T_5 information from I register into D register during Execute
$1^D_5 =$	$+ F_C U_X [B_5 B_4 B_2 B_1]$		KL 20	When U goes negative and computer is in Fine Countdown, set D_5 to one.
$0^D_5 =$	$I_X (D_C (B_6 B_5))$		S	D_5 is most significant of discrete output register.
$1^D_5 =$	$+ [K V_C R_C]$		9. \bar{F}	Copies T_1 through T_5 information of I register into D register during Execute
$1^D_4 =$	$D_5 (D_C (B_6 B_5))$	J436	V	D_4 is second most significant bit of discrete output register.
			9 10	Copies T_1 through T_5 information of I register serially into D register during Execute

72

73

Term	Equation	Receptacle	Pin No.	Definition
0^D_4	$D_5' (D_C (B_6' B_5'))$	J439	\bar{W}	D_4 is second most significant bit of discrete output register.
	$D_5' (D_C (B_6' B_5'))$		39-43	Copies T_1 through T_5 information of I register serially into D register during Execute
	$+ [K' V_C' R_C]$		41	Initializes D register during synchronization
1^D_3	$D_4' (D_C (B_6' B_5'))$	J436	U	D_3 is third most significant of discrete output register.
	$D_4' (D_C (B_6' B_5'))$		11-10	Copies T_1 through T_5 information of I register serially into D register during Execute
0^D_3	$D_4' (D_C (B_6' B_5'))$	J439	\bar{V}	D_3 is third most significant of discrete output register.
	$D_4' (D_C (B_6' B_5'))$		40-43	Copies T_1 through T_5 information of I register serially into D register during Execute
	$+ [K' V_C' R_C]$		41	Initializes D register during synchronization
1^D_2	$D_3' (D_C (B_6' B_5'))$		\bar{U}	D_2 is fourth most significant of discrete output register.
	$D_3' (D_C (B_6' B_5'))$		42-43	Copies T_1 through T_5 information of I register serially into D register during Execute
0^D_2	$D_3' (D_C (B_6' B_5'))$		\bar{T}	D_2 is fourth most significant of discrete output register.
	$D_3' (D_C (B_6' B_5'))$		\bar{I} -43	Copies T_1 through T_5 information of I register serially into D register during Execute
	$+ [K' V_C' R_C]$		41	Initializes D register during synchronization

Term	Equation	Receptacle	Pin No.	Definition
$1^D_1 =$	D_5 $D_2 (D_C [B_6' B_5'])$	J439	\bar{Y}	D_1 is least significant of discrete output register.
$0^D_1 =$	D_5 $D_2' (D_C [B_6' B_5'])$		37 43	Copies T_1 through T_5 information of I register serially into D register during Execute
	N_{RS} $+ [K' V_C' R_C]$		\bar{X}	D_1 is least significant of discrete output register.
	D_5 $D_2' (D_C [B_6' B_5'])$		38 43	Copies T_1 through T_5 information of I register serially into D register during Execute
$1^D =$	N_{RS} $+ [K' V_C' R_C]$	J436	\bar{E}	Initializes D register during synchronization
	$K_E D_{TP}' I_{CX}'$ $[K E] [D' T_P] [I_C' I_X']$		$\bar{X} 36 35$	Initiates Instruction Search mode during K from last word of Execute
	$D_{TP}' N_L$ $+ E [D' T_P] [K' V_C]$		33 36 34	Initiates Wait mode of K' from last word of Execute
	O_{CX} $+ E' D' ([K]_A O_4' O_2 [O_3' O_1'] [T_X]_A) A_{24}'$		24 2 $\bar{W} \bar{M}$	Initiates Instruction Search mode while in Instruction Read mode and A register is positive and instruction is Transfer on Minus (TMI)
	D_{TP}' $+ N_D' [D' T_P]$		$\bar{P} 36$	Initiates first word of Execute when number agreement is obtained between S and I_P
	N_{JT} $+ (K' V_C' J_T B_4')$		\bar{N}	Prevents K mode being initiated until N_P and S agree while in Halt mode
$0^D =$	K_{FB} $O_4' ([K E] [E N_D' T_X])$		\bar{L}	D is a mode control flip-flop.
			32 31	Initiates last word of Execute for one-word instructions

Term	Equation	Receptacle	Pin No.	Definition
0D (CONT)		J436	\bar{L}	
	$+ O_3' O_2' \left([K E] [E N_D' T_X] \right)^{K_{FB}}$		30 29 31	Initiates last word of Execute for one-word instructions
	$+ [K E] C_{B5}' C_{B4}' C_{B3}' C_{B2}' N_D [T_X]^{T_{XA}}$		$\bar{X} 6 3 A E 27 28$	Initiates last word of Execute for multiword instructions
	$+ K E' D I_D' [T_O]^{T_{OA}}$		K 24 23 22 20	Initiates Instruction Read mode
	$+ ([K' J'] V_C R_C' C_{P5}' C_{P4}') (C_{P3}' C_{P2}' C_{P1}') [T_P]^{N_{PC} C_{PL5} T_{PB}}$		17 19 18	Initiates Operand Search mode when Enter code is activated during Load
	$+ K' E' (N_D [D T_P])^{E_{OP}}$		X 33 25	Initiates last word of Execute during Load
	$+ [K' V_C' R_C' J] O_2' (B_5 B_3 [B_2 B_1]) K_S'^{N_{MH} T_{R16}}$		Z $\bar{B} \bar{A} \bar{C}$	Initiates K mode for single-cycle operations
	$+ [K E O_4' O_3' O_1] N_D [T_X]^{O_L T_{XA}}$		26 27 28	Initiates last word of Execute for SCL
${}^1E =$			\bar{D}	E is a mode control flip-flop.
	$E' N_D' [D' T_P]^{D_{TP}}$		24 \bar{P} 36	Initiates Execute mode when number agreement is found between I_P and S during T_2 through T_8
${}^0E =$			15	E is a mode control flip-flop.
	$\left. \begin{array}{l} I_{CX}' \\ (I_C' I_X') \\ + N_D \\ + K' \end{array} \right\} E [D' T_P]^{D_{TP}}$		35	Used when a new instruction was not read into I register during Execute
			27	Used when there is number disagreement
			33 36	Halt Execute
			X	Used when COMPUTE switch is placed at HALT

Term	Equation	Receptacle	Pin No.	Definition
0^E	(CONT)	J436	15	
	N_L' $+ (K' V_C')$		1	Ensures that E is zero state when in Halt mode
1^E_P	$S_3 S_2' A_X$ $+ \left\{ \begin{array}{l} S_3' \\ + S_2 \end{array} \right\} E_X T_X'$ T_{PA} $+ [T_P]$	J519	27, A	E_P is an E loop write amplifier.
			E 5 C	Copies A register into E loop when storing or flagging to E loop
			6	
			26 43	Recirculation
			D	
			B	AGC information
0^E_P	$S_3 S_2' (A_X T_P')$ $+ \left\{ \begin{array}{l} S_3' \\ + S_2 \end{array} \right\} E_X T_P'$ $+ T_X$		12	E_P is an E loop write amplifier.
			E 5 H	Copies A register into E loop when storing or flagging to E loop
			6	
			T 16	Recirculation
			D	
			7	AGC information
1^F_C	$[K E O_4 O_3' O_2' O_1' E] (C_5 C_4) [C_3' C_2' C_1] [B_5' B_4' B_2 B_1']$	J420	15	F_C is a fine countdown indicator.
			5 6 22 42	$(O_X = 40; C_{U3} C_{LI} = 62) = \text{Enter Fine Countdown}$
0^F_C	$[K E O_4 O_3' O_2' O_1' E] (C_5 C_4) [C_3' C_2' C_1] [B_5' B_4' B_2 B_1']$ $+ [K' V_C R_C]$		1	F_C is a fine countdown indicator.
			5 6 17 42	$(O_X = 40; C_{U3} C_{LO} = 60) = \text{Halt Fine Countdown}$
			A	Initializes F_C during synchronization

Term	Equation	Receptacle	Pin No.	Definition
$1F_P =$	$S_2' S_1' A_X$ $+ \left\{ \begin{array}{l} S_2 \\ + S_1 \end{array} \right\} F_X' T_X'$ $+ \left\{ \begin{array}{l} T_{PA} \\ + T_P \end{array} \right\}$	J519	$\bar{X}, 2$	F_P is F loop write amplifier
			5 4 C	Copies A register into F loop when storing or flagging into F loop
			D	
			$\bar{W} 43$	Recirculation
			3	
			B	AGC information
$0F_P =$	$S_2' S_1' (A_X' T_P')$ $+ \left\{ \begin{array}{l} S_2 \\ + S_1 \end{array} \right\} F_X' T_P'$ $+ T_X$		\bar{K}, N	F_P is F loop write amplifier
			5 4 H	Copies A register into F loop when storing or flagging into F loop
			D	
			$\bar{J} 16$	Recirculation
			3	
			7	AGC information
$1G_3 =$	$((K E O_4 O_3' O_2' O_1') [C_5' C_4']) C_3' A_P' [T_P]$	J439	\bar{R}	G_3 is a binary output C flip-flop
			28 36 34 35	$(O_{XUO} = 40; [C_5' C_4'] C_3' = 02) = BOC$; Loads sign of A register into G_3
$0G_3 =$	$((K E O_4 O_3' O_2' O_1') [C_5' C_4']) C_3' A_P' [T_P]$		\bar{C}	G_3 is a binary output C flip-flop
			28 36 30 35	$(O_{XUO} = 40; [C_5' C_4'] C_3' = 02) = BOC$; Loads sign of A register into G_3

Term	Equation	Receptacle	Pin No.	Definition
$1G_2 =$	$\frac{O_{XUO}}{((KEO_4 O_3' O_2' O_1') [C_5' C_4'])} C_3 C_1 A_P [T_{PB}]$	J-439	\bar{S}	G_2 is a binary output B flip-flop
			28 31 \bar{J} 34 35	$(O_{XUO} = 40; [C_5' C_4'] C_3 C_1 = 12) = BOB$; Loads sign of A register into G_2
			\bar{B}	G_2 is a binary output B flip-flop
$0G_2 =$	$\frac{O_{XUO}}{((KEO_4 O_3' O_2' O_1') [C_5' C_4'])} C_3 C_1 A_P [T_{PB}]$		28 31 \bar{J} 30 35	$(O_{XUO} = 40; [C_5' C_4'] C_3 C_1 = 12) = BOB$; Loads sign of A register into G_2
$1G_1 =$	$\frac{O_{XUO}}{((KEO_4 O_3' O_2' O_1') [C_5' C_4'])} C_1' A_P [T_{PB}]$		\bar{P}	G_1 is a binary output A flip-flop
			28 29 34 35	$(O_{XUO} = 40; [C_5' C_4'] C_1' = 10) = BOA$; Loads sign of A register into G_1
$0G_1 =$	$\frac{O_{XUO}}{((KEO_4 O_3' O_2' O_1') [C_5' C_4'])} C_1' A_P [T_{PB}]$		\bar{D}	G_1 is a binary output A flip-flop
			28 29 30 35	$(O_{XUO} = 40; [C_5' C_4'] C_1' = 10) = BOA$; Loads sign of A register into G_1
$1H_P =$	$S_3 S_2 S_1' A_X$ $\left\{ \begin{array}{l} S_3' \\ + S_2' \\ + S_1' \end{array} \right\} H_X T_X'$ $+ [T_{PA}]$	J519	41, 1	H_P is H loop write amplifier
			E D 3 C	Copies A register into H loop when storing or flagging to H loop
			6	
			5	
			42 43	Recirculation
			4	
			B	AGC information

08

Term	Equation	Receptacle	Pin No.	Definition
0^{H_S}	(CONT) $+ O_1' \left((B_6' B_5' B_4' B_1') \right)^{T_{15}}$	J537	H	Initializes H_S prior to monitoring multiplicand and multiplier
I_C	$\left\{ \begin{array}{l} E' D \\ + E I_P' \end{array} \right\} K I_D' T_O$ $+ \left((K' J') V_C R_C' C_{P5} C_{P4} \right) \left(C_{P3}' C_{P2}' C_{P1} \right)^{C_{PL1}} T_O$ $+ [K' V_C' R_C']^{N_{RS}} T_O$	J429	\bar{S}	I_C is an I register interrupt control flip-flop
			37 \bar{X}	Used in Instruction Search mode
			$\bar{K} \bar{T} 9$	Used when instruction agreement is found
			$\bar{M} \bar{F}$	Used in the Execute mode if there is no anti-repeat one
			31 $\bar{N} 9$	One-sets I_C when Locate code is activated during Load
			43 9	One-sets I_C during synchronization to enable unconditional Transfer command to be put into I register
0^{I_C}	T_{PB} [T_P]	J432	31	I_C is an I register interrupt control flip-flop
			25	Resets I_C each T_P time
I_D	$\left\{ \begin{array}{l} T_{16} \\ \left((B_6' B_5' B_4' B_2' B_1') \right) \end{array} \right\} O_{B3} C_{P3}$ $+ \left(C_{P3}' C_{P2}' C_{P1}' \right) \left((B_6' B_5' B_4' B_2' B_1') \right)^{T_{17}}$ $+ \left\{ \begin{array}{l} C_{P5}' \\ + C_{P4}' C_{P3}' \\ + C_{P4}' \left(C_{P3}' C_{P2}' C_{P1}' \right) \end{array} \right\} O_{B1} \left((B_6' B_4' B_3' B_2' B_1') \right)^{T_{22}}$	J436	\bar{F}	I_D indicates instruction agreement with various word length channels
			\bar{R}	F loop and E loop four-word disagreement
			5 \bar{H}	
			$\bar{T} \bar{S}$	H loop eight-word disagreement
			43	Channels 00 through 36
			41 42	Channels 40 through 46
			D \bar{Y}	128-word disagreement
			41 40	Channel 50

Term	Equation	Receptacle	Pin No.	Definition
I_D	(CONT)	J436	\bar{F}	
	$+ W_A [B_5 B_4 B_3 B_2] I_{5B}^{*}$		$\bar{V} 39 \bar{U}$	I_D is used as input buffer for resolver line I_{5B}^* at word 3 (module four counter)
	$+ W_A [B_5 B_4 B_3 B_2] I_{6B}^{*}$		38 39 37	I_D is used as input buffer for resolver line I_{6B}^* at word 2 (module four counter)
$0 I_D =$		J432	15	I_D indicates instruction agreement with various word length channels
	$N_D [K O_4 O_3 O_2 O_1] [T_X]$		20 19 18	Used to force instruction agreement when number agreement is found and instruction is 50 (Transfer)
	$+ N_D ([K]_A O_4 O_2 [O_3 O_1] [T_X]_A) \Lambda_{24}$		20 22 23	Used to force instruction agreement when number agreement is found, A register is negative, and instruction is 10 (TMI)
	$+ B_5 B_2$		$\bar{V} 24$	$T_6, T_9, T_{10}, T_{13},$ and T_{14} initialize I_D prior to Instruction Search (T_{14} through T_{20}); used for buffering in resolver lines I_{5B} and I_{6B}
$I_P =$		J423	16	I_P is delay flip-flop for I register, Loads new instructions into I register from memory, inserts anti-repeat one, and inserts Transfer (TRA) into I register during synchronization

Term	Equation	Receptacle	Pin No.	Definition
I^i_P	<p>(CONT)</p> $\left\{ \begin{array}{l} C_{PLO} \\ (C_{P3} C_{P2} C_{P1}) M_{00} \\ C_{PL1} \\ + (C_{P3} C_{P2} C_{P1}) M_{02} \\ C_{PL2} \\ + (C_{P3} C_{P2} C_{P1}) M_{04} \\ C_{PL3} \\ + (C_{P3} C_{P2} C_{P1}) M_{06} \\ C_{PL4} \\ + (C_{P3} C_{P2} C_{P1}) M_{10} \\ C_{PL5} \\ + (C_{P3} C_{P2} C_{P1}) M_{12} \\ C_{PL6} \\ + (C_{P3} C_{P2} C_{P1}) M_{14} \\ C_{PL7} \\ + (C_{P3} C_{P2} C_{P1}) M_{16} \end{array} \right\} (K_{IC} T_P) C_{P5} C_{P4}$	J423	16	N M
				C A
				J 8
				F 10
				18 13 P
				K 7
				H 9
				D 12
				E 11

Used to read a new instruction into I register when instruction agreement is found. Channel is designated by setting C_P flip-flops

Term	Equation	Receptacle	Pin No.	Definition
I_P	<p>(CONT)</p> $\left. \begin{aligned} & C_{PL0} \\ & (C_{P3} C_{P2} C_{P1}) M_{20} \\ & C_{PL1} \\ & + (C_{P3} C_{P2} C_{P1}) M_{22} \\ & C_{PL2} \\ & + (C_{P3} C_{P2} C_{P1}) M_{24} \\ & C_{PL3} \\ & + (C_{P3} C_{P2} C_{P1}) M_{26} \\ & + \left. \begin{aligned} & C_{PL4} \\ & + (C_{P3} C_{P2} C_{P1}) M_{30} \\ & C_{PL5} \\ & + (C_{P3} C_{P2} C_{P1}) M_{32} \\ & C_{PL6} \\ & + (C_{P3} C_{P2} C_{P1}) M_{34} \\ & C_{PL7} \\ & + (C_{P3} C_{P2} C_{P1}) M_{36} \end{aligned} \right\} K_{IC} (K_{IC} T_P) C_{P5} C_{P4} \end{aligned} \right.$	J423	<p>16</p> <p>N L</p> <p>C B</p> <p>J 5</p> <p>F 3</p> <p>18 13 28</p> <p>K 6</p> <p>H 4</p> <p>D 1</p> <p>E 2</p>	<p>Used to read a new instruction into I register when instruction agreement is found. Channel is designated by setting C_p flip-flops</p>

Term	Equation	Receptacle	Pin No.	Definition	
I_P	(CONT)	K_{IC} $(([K] A I_C T_P) C_{P5} C_{P4})$	J423	16	Used to read a new instruction into I register when instruction agreement is found. Channel is designated by setting C_P flip-flops
	$(C_{P3} C_{P2} C_{P1}) M_{40}$		N 21		
	$+ (C_{P3} C_{P2} C_{P1}) M_{42}$		C 25		
	$+ (C_{P3} C_{P2} C_{P1}) M_{44}$		J Z		
	$+ (C_{P3} C_{P2} C_{P1}) M_{46}$		F 23		
	$+ (C_{P3} C_{P2} C_{P1}) M_{50}$		18 V P		
	$+ (C_{P3} C_{P2} C_{P1}) F_X$		K Y		
	$+ (C_{P3} C_{P2} C_{P1}) H_X$		H 22		
	$+ (C_{P3} C_{P2} C_{P1}) E_X$		D 24		
	$+ (C_{P3} C_{P2} C_{P1}) E_X$		E 19		
	$+ (C_{P3} C_{P2} C_{P1}) U_X$		N 35		
	$+ (C_{P3} C_{P2} C_{P1}) A_X$		$C \bar{F}$		
	$+ (C_{P3} C_{P2} C_{P1}) H_{MX}$		18 V 2A		
	$+ (C_{P3} C_{P2} C_{P1}) E_{MX}$		D 27		
	E 26				

Term	Equation	Receptacle	Pin No.	Definition
I_P	(CONT)	J423	16	
	$I_C (E^{E_{TP}} [D T_P])$		$\bar{L} \bar{Y}$	Inserts the anti-repeat one into I register when an instruction is in Execute and another is read into I register
	$+ I_X (E^{E_{TP}} [D T_P])$		$\bar{X} \bar{Y}$	Recirculates the anti-repeat one
	$+ K I_C I_X [T_P^{T_{PXO}} T_X T_O]$		$\bar{V} \bar{W} \bar{X} \bar{N}$	Recirculation during Compute
	$+ I_X T_O$		42 43	Inversion type AGC information
	$+ B_1 [K^{N_{RS}} V_C R_C] [B_6^{B_{6MI}} B_4 B_3]$		33 36 34	Insert instruction 50 into I register during synchronization
	$+ A_K I_X K' I_C [T_P^{T_{PXO}} T_X T_O]$		$\bar{M} \bar{X} 39 \bar{W} \bar{N}$	Recirculation during Noncompute mode
	$+ A_K (I_C I_X) K' [T_P^{I_{CX} T_{PXO}} T_X T_O]$		$\bar{37} \bar{38} \bar{39} \bar{N}$	Copies I_X inversely into I_P when Enter code is activated to increase I register by one
	$+ L_X [K^{N_L} V_C] I_C$		$\bar{J} \bar{K} \bar{L}$	Inserts contents of L register into I register when Locate code is activated during Load

Term	Equation	Receptacle	Pin No.	Definition
$0^I P =$	$\left. \begin{aligned} & C_{PLO} \\ & (C_{P3} C_{P2} C_{P1}) M_{00} \\ & + C_{PL1} \\ & + (C_{P3} C_{P2} C_{P1}) M_{02} \\ & + C_{PL2} \\ & + (C_{P3} C_{P2} C_{P1}) M_{04} \\ & + C_{PL3} \\ & + (C_{P3} C_{P2} C_{P1}) M_{06} \\ & + C_{PL4} \\ & + (C_{P3} C_{P2} C_{P1}) M_{10} \\ & + C_{PL5} \\ & + (C_{P3} C_{P2} C_{P1}) M_{12} \\ & + C_{PL6} \\ & + (C_{P3} C_{P2} C_{P1}) M_{14} \\ & + C_{PL7} \\ & + (C_{P3} C_{P2} C_{P1}) M_{16} \end{aligned} \right\} \begin{matrix} K_{IC} \\ ((K _A I_C T_P) C_{P5} C_{P4} \end{matrix}$	J424	<p>30</p> <p>1 2</p> <p>3 4</p> <p>5 6</p> <p>7 8</p> <p>42 41 40</p> <p>9 10</p> <p>11 12</p> <p>5 E</p> <p>F H</p>	<p>I_P is delay flip-flop for I register, Loads new instructions into I register from memory, inserts anti-repeat one, and inserts Transfer (TRA) into I register during synchronization</p> <p>Used to read a new instruction into I register when instruction agreement is found. Channel is designated by setting C_P flip-flops</p>

Term	Equation	Receptacle	Pin No.	Definition
I_P^0	(CONT)	J424	30	
	$\left. \begin{aligned} & C_{PL0} \\ & (C_{P3} C_{P2} C_{P1}) M_{20} \end{aligned} \right\}$		1 D	
	$+ \left. \begin{aligned} & C_{PL1} \\ & (C_{P3} C_{P2} C_{P1}) M_{22} \end{aligned} \right\}$		3 C	
	$+ \left. \begin{aligned} & C_{PL2} \\ & (C_{P3} C_{P2} C_{P1}) M_{24} \end{aligned} \right\}$		J M	
	$+ \left. \begin{aligned} & C_{PL3} \\ & (C_{P3} C_{P2} C_{P1}) M_{26} \end{aligned} \right\}$		7 L	
	$+ \left. \begin{aligned} & C_{PL4} \\ & (C_{P3} C_{P2} C_{P1}) M_{30} \end{aligned} \right\}$	$\left([K] \begin{matrix} K_{IC} \\ A \\ C \\ T_P \end{matrix} \right) C_{P5} C_{P4}$	42 41 43	Used to read a new instruction into I register when instruction agreement is found. Channel is designated by setting C _p flip-flops
	$+ \left. \begin{aligned} & C_{PL5} \\ & (C_{P3} C_{P2} C_{P1}) M_{32} \end{aligned} \right\}$		9 K	
	$+ \left. \begin{aligned} & C_{PL6} \\ & (C_{P3} C_{P2} C_{P1}) M_{34} \end{aligned} \right\}$		11 13	
	$+ \left. \begin{aligned} & C_{PL7} \\ & (C_{P3} C_{P2} C_{P1}) M_{36} \end{aligned} \right\}$		5 B	
			F A	

Term	Equation	Receptacle	Pin No.	Definition
I_P	(CONT)	J424	30	
	$\left. \begin{aligned} & C_{PL0} \\ & + (C_{P3} C_{P2} C_{P1}) M_{40}' \\ & C_{PL1} \\ & + (C_{P3} C_{P2} C_{P1}) M_{42}' \\ & C_{PL2} \\ & + (C_{P3} C_{P2} C_{P1}) M_{44}' \\ & C_{PL3} \\ & + (C_{P3} C_{P2} C_{P1}) M_{46}' \\ & C_{PL4} \\ & + (C_{P3} C_{P2} C_{P1}) M_{50}' \\ & C_{PL5} \\ & + (C_{P3} C_{P2} C_{P1}) F_X' \\ & C_{PL6} \\ & + (C_{P3} C_{P2} C_{P1}) H_X' \\ & C_{PL7} \\ & + (C_{P3} C_{P2} C_{P1}) E_X' \end{aligned} \right\}$			
	$+ \left([K]_{AIC} T_P \right) C_{P5} C_{P4}'$			
			1 N	
			3 P	
			J 17	
			7 15	
			42 39 40	Used to read a new instruction into I register when instruction agreement is found. Channel is designated by setting C_P flip-flops
			9 V	
			11 18	
			5 S	
			F U	

Term	Equation	Receptacle	Pin No.	Definition
I_P^0	<p>(CONT)</p> $\left\{ \begin{array}{l} C_{PL0} \\ (C_{P3} C_{P2} C_{P1}) U_X \\ C_{PL1} \\ + (C_{P3} C_{P2} C_{P1}) A_X \\ C_{PL6} \\ + (C_{P3} C_{P2} C_{P1}) H_{MX} \\ C_{PL7} \\ + (C_{P3} C_{P2} C_{P1}) E_{MX} \end{array} \right\} K_{IC} ((K)_A I_C T_P) C_{P5} C_{P4}$ $+ \left\{ \begin{array}{l} D_{TP} \\ (D T_P) \\ I_{CX} E_{TP} \\ + (I_C I_X) (E D T_P) \\ I_{CX} T_{PXO} \\ + K (I_C I_X) (T_P T_X T_O) \\ I_X T_O \\ B_1 [K V_C R_C] \\ I_{CX} T_{PXO} \\ + A_K (I_C I_X) K (T_P T_X T_O) \\ A_K I_X I_C (T_P T_X T_O) \\ N_L \\ + L_X [K V_C] I_C \end{array} \right.$	J424	30	<p>1 \bar{H}</p> <p>3 \bar{F}</p> <p>42 39 43 5 \bar{E}</p> <p>F \bar{D}</p> <p>28 Destroys the anti-repeat one if present</p> <p>$\bar{A} \bar{C}$ Recirculates zeros in the anti-repeat position if a one has not been written</p> <p>w $\bar{A} 21$ Recirculation during Compute</p> <p>22 \bar{V} Inversion type AGC information</p> <p>27 26 Inserts instruction 50 into I register during synchronization</p> <p>$\bar{B} \bar{A} Y 21$ Recirculation during Noncompute mode</p> <p>19 22 Y Z 2 Copies I_X inversely when Enter mode is activated so I register will be increased by one</p> <p>25 24 23 Copies L register into I register when Locate code is activated</p>

06

Term	Equation	Receptacle	Pin No.	Definition
$I_{24W}^1 = I_P$		J521	\bar{Y} 41	I_{24W} is an I register write amplifier Puts contents of I_P into I_{24}
$I_{24W}^0 = I_P'$			\bar{X} 42	I_{24W} is an I register write amplifier Puts contents of I_P into I_{24}
$I_T^J = N_P S' B_4 + N_P' S B_4 + T_{PA} + T_P$		J537	43 41 40 42 39 38 42 37	J_T compares N_P and S for entering Compute mode } Compares N and S for agreement Sets J_T to one to enable J_T to one-set D
$I_T^J = T_X$			35 36	J_T compares N_P and S for entering Compute mode Initializes prior to agreement check
$I^J =$		J435	37	J samples discrete inputs during Compute mode, used as parity bit for COA, transfers most significant bit of voltage output in V register, holds sign of left-half word of A register during SCL , decodes flip-flop for Multiply, and used as mode control during Noncompute mode.
			$E D$	} $C_1 = 2; O_{XU2} = 40; [C_5 C_4'] = 5 = 40XX5200 = DIA$ } Puts state of odd-numbered X lines into J and, in turn, into A register
			$B A$	
			5 4	
			17 12	
			$L K S$	
			$L M P$	
			2 1	

$$\left. \begin{aligned}
 & T_{OA} \\
 & [T_O] X_1^* \\
 & + ((B_6' B_5' B_3' | B_2' B_1') X_3^*)^{T_2} \\
 & + ((B_6' B_5' | B_2' B_1') X_5^*)^{T_4} \\
 & + (B_{LU3}' B_5' B_4) B_2' X_7^* \\
 & + (B_{LU3}' B_5' B_4) [B_2' B_1'] X_9^* \\
 & + (B_5' B_4' B_3' B_1') X_{11}^* \\
 & \quad \quad \quad T_{10}
 \end{aligned} \right\} C_1 ((KEO_4 O_3' O_2' O_1') [C_5 C_4'])^{O_{XU2}}$$

Term	Equation	Receptacle	Pin No.	Definition
J (CONT)	$\left. \begin{aligned} & T_{12} \\ & (B_3' B_2) X_{13}^* \\ & \\ & T_{14} \\ & + ([B_6 B_5 B_4] B_2') X_{15}^* \\ & \\ & T_{16} \\ & + ([B_6 B_5 B_4] [B_2 B_1']) X_{17}^* \\ & \\ & T_{18} \\ & + ([B_6 B_5 B_4] [B_2 B_1']) X_{19}^* \\ & \\ & T_{20} \\ & + ([B_6 B_5 B_4] [B_2 B_1']) F_C \\ & \\ & T_{22} \\ & + ([B_6 B_4 B_3] [B_2 B_1']) P_1 \\ & \\ & N_{LRC} \quad T_{PB} \\ & + ([K' V_C] R_C' [T_P]) C_{P5} \end{aligned} \right\} C_1 ([K' E O C_3' C_2' C_1'] [C_5 C_4'])$	J435	37	$\bar{U} \bar{V}$ $\bar{X} \bar{Y}$ 39 40 17 12 42 43 34 33 31 30 $\bar{S} \bar{E} \bar{R}$ <p>Puts state of odd-numbered X lines into J and, in turn, into A register</p> <p>$(C_1 = 2; O_{XU2} = 40; [C_5, C_4] = 5); = 40XX5200 = DLA$</p> <p>One-sets J at T_P time of Process code during Load to initiate Wait mode</p>

Term	Equation	Receptacle	Pin No.	Definition
J	(CONT)	J435	37	
	$\left[\begin{aligned} &T_{0A} \\ &[T_0] Y_1^* \\ &+ \left([B_6' B_5' B_3'] [B_2' B_1'] \right) Y_3^* \\ &+ \left([B_6' B_5'] [B_2' B_1'] \right) Y_5^* \\ &+ \left([B_6' B_5' B_4'] [B_2' B_1'] \right) Y_7^* \\ &+ \left([B_6' B_5' B_4'] [B_2' B_1'] \right) Y_9^* \\ &+ \left([B_5' B_4' B_3' B_1'] \right) Y_{11}^* \end{aligned} \right] \cdot C_1' \cdot \left([K E O_4 O_3' O_2' O_1'] [C_5 C_4'] \right)^{O_{XU2}}$		<p>E 7</p> <p>B C</p> <p>5 H</p> <p>15 12</p> <p>L K J</p> <p>L M N</p> <p>2 3</p>	<p>Puts state of odd-numbered Y lines into J and, in turn, into A register</p> <p>$(C_1' = 0; O_{XU2} = 40; [C_5 C_4'] = 5) = 40XX5000 = DIB$</p>

Term	Equation	Receptacle	Pin No.	Definition
J	(CONT)	J435	37	
	$\left. \begin{aligned} & T_{12} \\ & (B_3' B_2) Y_{13}^* \\ & T_{14} \\ & + ((B_6 B_5 B_4) B_2') Y_{15}^* \\ & T_{16} \\ & + ((B_6 B_5 B_4) [B_2 B_1']) Y_{17}^* \\ & T_{18} \\ & + ((B_6 B_5 B_4) [B_2 B_1']) Y_{19}^* \\ & T_{20} \\ & + ((B_6 B_5 B_4) [B_2 B_1']) Y_{21}^* \\ & T_{22} \\ & + ((B_6 B_4 B_3) [B_2 B_1']) Y_{23}^* \end{aligned} \right\} C_1' ([K E O_4 O_3' O_2' O_1'] [C_5 C_4'])$			<p>$\bar{U} \bar{T}$</p> <p>$\bar{X} \bar{W}$</p> <p>39 38</p> <p>15 12</p> <p>42 41</p> <p>34 35</p> <p>31 32</p> <p>Put state of odd-numbered Y lines into J and, in turn, into A register</p> <p>$(C_1' = 0; O_{XU2} = 40; [C_5 C_4'] = 5) = 40XX5000 = DIB$</p>
	$+ [K' V_C' R_C] [T_P]$			<p>$\bar{D} \bar{E}$ Initiates Sync Bit Counter 1 mode</p>
	$+ (K' V_C') R_C' K_R'' [T_P]$			<p>$\bar{J} \bar{H} \bar{F} \bar{E}$ Ensures mode to be manual Halt when COMPUTE switch is at HALT</p>
	$+ [K E O_4' O_3' O_2' O_1'] Q' [B_6 B_4' B_3] [A_X] J'$			<p>T U V W X Counts the ones from A_X during COA at T_1 through T_{24}. J serves as parity bit.</p>
	$+ ([K E] O_4' O_3) [T_O]$			<p>$\bar{B} \bar{E}$ Used during Multiply. J is a decoding flip-flop. Decoding time is T_1 for full word and T_1 and T_{14} for split word.</p>

Term	Equation	Receptacle	Pin No.	Definition
J ₁	(CONT)	J435	37	
	$+ [K E O_4 O_3 O_2 O_1] [C_5 C_4] A_{24} [T_P T_X T_O]$		$\bar{K} \bar{N} 36 \bar{M}$	Used during voltage output. J holds fourth most significant bit at T ₁₁ or T ₂₄ which is put into Vi5, i = 1, 2, or 3
	$+ [K E O_4 O_3 O_1] A_{24} [T_X]$		28 36 29	Used during SCL. Puts sign of left-half word of A register into J to determine polarity of A register
	$+ ([K E] O_4 O_3) O_1 [B_6 B_3 T_P]$		$\bar{B} \bar{A} Z$	Used during Multiply. J is a decoding flip-flop. Decoding time is T ₁ for full word and T ₁ and T ₁₄ for split word.
0 ^J			22	J samples discrete inputs during Compute mode, used as parity bit for COA, transfers most significant bit of voltage output in V register, holds sign of left-half word of A register during SCL, decodes flip-flop for Multiply, and used as mode control during Noncompute mode.
	$B_1 ([K E O_4 O_3 O_2 O_1] [C_5 C_4])$		13 12	Initializes J at odd-numbered bit times in preparation for monitoring discrete input lines at even bit times
	$+ [K V_C] R_C ([B_4 B_3 B_2] B_5 B_1)$		11 10 9	Advances from Prepare-to-Sample mode to Sample mode to Load
	+M _R [*]		23	Master reset
	$+ (K [D T_P])$		8	Initializes J at last bit of operand search or Execute mode during Compute (K)
	$+ [K E O_4 O_3 O_2 O_1] Q [B_6 B_4 B_3] [A_X] J$		T U V W \bar{C}	Counts the ones from A _X at T ₂₁ through T ₂₄ during COA. J serves as parity bit.
	$+ ([K E] O_4 O_3) J$		$\bar{B} \bar{C}$	Resets J during Multiply. (Refer to O _M T _{OA} logic for I ^J .)
	$+ [K E O_4 O_3 O_2 O_1] [C_5 C_4] A_{24}$		$\bar{K} \bar{N} \bar{L}$	Copies A during voltage output. (Refer to O _X C _{UI} A ₂₄ T _{PXO} logic for I ^J .)

Term	Equation	Receptacle	Pin No.	Definition
$1K =$	$(K' V_C' R_C' J) (D' [B_6 B_3' T_P])$	J435	24	K is a mode control.
$0K =$	$\left\{ \begin{array}{l} I_C \\ I_{XE} \\ + (I_X E) \end{array} \right\} (D' T_P) K_R$ $+ [K E O_4 O_3' O_2' O_1] [C_5' C_4] [C_3' C_2' C_1] [T_P]$	26 27	26 27	Enters Compute mode (K) when N and S agree. (Refer to J_T and D logic.)
			16	K is a mode control.
			19	K is a mode control.
			25 \bar{F}	Halts Compute mode when COMPUTE switch is at HALT and when executing a new instruction which has already been read into I register
			20	
			$\bar{K} \bar{N} \bar{P} \bar{E}$	$(O_X = 40; [C_5' C_4] C_3' = 2; C_2' C_1 = 2) = 40XX2200 = HPR.$ Forces the computer into Program Halt mode at T_P of that word.
			23	Initializes K to zero state
$1L_C =$	$+ M_R$ $([K E] O_4' O_3) [E N_D' T_X]$ $+ S_{B3} S_{B2} S_{B1} ([K E] [E N_D' T_X])$ $+ ([K J'] V_C' R_C' C_{P5} C_{P4}) (C_{P3} C_{P2} C_{P1}) T_O$ $+ ([K' V_C] R_C') J' C_{P5} C_{P4} T_O$	J522	U	L_C is an L register interrupt control flip-flop.
			12 P	Used during Multiply to one-set L_C so multiplier in A register may be put into L register
			N K M S	One-sets L_C by Flag code which allows L register to copy A register.
			J T 11	One-sets L_C when Clear code is activated and at Process mode of Load
			H F E 15 11	One-sets L_C when an octal number code is activated and at Process mode of Load

Term	Equation	Receptacle	Pin No.	Definition
$0^L C =$		J522	32	L_C is an L register interrupt control flip-flop.
	$D' T_P$		37	Initializes L_C at each $D' T_P$ during operand search or last word of Execute during Compute
	$[D' T_P]$		35 36	Zero-sets L_C when not in Compute
	$+ K' [B_5' B_4' B_2' B_1']$		$\bar{T} D$	Resets L_C if A register was flagged to L register during Y specials and SCL.
	$+ O_3' [T_P]$		\bar{J}	L_P is L register delay flip-flop, receives new information from A register during Compute, and character input during Noncompute
$1^L P =$			$\bar{N} \bar{P} \bar{R}$	Recirculation
	$L_X' L_C' T_P'$		$\bar{S} \bar{L} 34 \bar{K} \bar{R}$	During Compute, copies A register into L register for flag during word 1 of Execute and during word 1 of SMP
	$+ K A_X' L_C' Q' T_P'$		35 34 33	Inserts new information into L register from C_P flip-flops during Load mode
	$+ K' L_C' C_{P1}$		39 D	Inversion type AGC information
	$+ L_X' [T_P]$		$\bar{M} \bar{N}$	L_P copies L_X during Multiply. L_P and L_X contain multiplier bits at T_1 for full word and at T_1 and T_{14} for split word
	$+ [K Q O_4' O_3] L_X$		\bar{V}	L_P is L register delay flip-flop, receives new information from A register during Compute, and character input during Noncompute
$0^L P =$			39 $\bar{P} \bar{R}$	Recirculation
	$L_X' L_C' T_P'$		$\bar{S} 38 34 \bar{K} \bar{R}$	During Compute, copies A register into L register for flag during word 1 of Execute and during word 1 of SMP
	$+ K A_X' L_C' Q' T_P'$		35 34 43	Inserts new information into L register from C_P flip-flops during Load mode
	$+ K' L_C' C_{P1}$			

Term	Equation	Receptacle	Pin No.	Definition
0^{L_P}	(CONT)	J522	\bar{V}	
	T_{PA} $+ [T_P] L_X$		$D \bar{N}$	Inversion type AGC information
	O_{MO} $+ [K Q O_4 O_3] L_X$		$\bar{M} 39$	L_P copies L_X during Multiply. L_P and L_X contain multiplier bits at T_1 for full word and at T_1 and T_{14} for split word
1^{L_X}			\bar{D}	L_X is an L register delay flip-flop.
	L_O		\bar{E}	Direct copy during recirculation.
0^{L_X}			16	L_X is an L register delay flip-flop.
	L_O		25	Direct copy during recirculation
$1^{L_{24}}$			30	L_{24} is an L register delay flip-flop and copies A register into L register during Multiply.
	O_{MF} $[K N_C O_4 O_3] O_1 A_X T_O$		$\bar{A} \bar{B} \bar{I} 27$	Multiplies full word. Inserts A register into L register with one bit right shift
	O_M T_{XA} $+ [(K E) O_4 O_3] O' [T_X]$		12 $\bar{K} 26$	Inserts AGC at word 1 of Multiply
	O_{MO} $+ [K Q O_4 O_3] L_O$		$\bar{M} \bar{E}$	During words 2 through 13 of Multiply, L register is 25-bit register.
	$\left. \begin{array}{l} L_C \\ + C_{B1} [K N_C O_4 O_3] T_O \\ + O_4 \\ + O_3 \end{array} \right\} L_P$		\bar{P}	Normal recirculation
			$Y \bar{A} 27$	Copies L_P for word 1 of SMP
			29	Recirculation
			\bar{V}	Used during all instructions 40 and above during K and when L_C is one during Load mode
			\bar{T}	Used during all instructions 10 and below during K

Term	Equation	Receptacle	Pin No.	Definition
$0^{L_{24}}$	$\left. \begin{array}{l} 0_1 A_X \\ + O_1 [B_6 B_3 T_P] \\ + T_O \end{array} \right\} \begin{array}{l} T_{13} \\ O_{MF} \\ [K N_C O_4 O_3] \end{array}$ $+ [K Q O_4 O_3] L_O$ $\left. \begin{array}{l} L_C T_X \\ + C_{B1} [K N_C O_4 O_3] \\ + O_4 \\ + O_3 \\ + E \end{array} \right\} L_P$	J522	17	L_{24} is an L register delay flip-flop and copies A register into L register during Multiply.
			\bar{B} 38	Copies A register into L register for full word with a one-bit right shift
			24 23	Zero next to least significant bit for SMP
			\bar{A}	Word 1 of Multiply
			11	AGC and zero next to least significant bit for full word and right-half word of SMP
			\bar{M} 25	During words 2 through 13 of Multiply, L register is a 25-bit register
			\bar{P} W	Normal recirculation
			Y \bar{A}	Word 1 of SMP
			22	Recirculation
			V	Used for instructions 40 and above during K and when L_C is one during Load
			\bar{T}	Used for instructions 10 and below during K
			Z	Nonexecute during Load mode for Clear code

Term	Equation	Receptacle	Pin No.	Definition
M_{PX}	$ \begin{aligned} & \left. \begin{aligned} & C_{DL0} * M_{00} \\ & + C_{DL1} * M_{02} \\ & + C_{DL2} * M_{04} \\ & + C_{DL3} * M_{06} \\ & + C_{DL4} * M_{10} \\ & + C_{DL5} * M_{12} \\ & + C_{DL6} * M_{14} \\ & + C_{DL7} * M_{16} \end{aligned} \right\} C_{DU0} * \\ & + \left. \begin{aligned} & C_{DL0} * M_{20} \\ & + C_{DL1} * M_{22} \\ & + C_{DL2} * M_{24} \\ & + C_{DL3} * M_{26} \\ & + C_{DL4} * M_{30} \\ & + C_{DL5} * M_{32} \\ & + C_{DL6} * M_{34} \\ & + C_{DL7} * M_{36} \end{aligned} \right\} C_{DU1} * \end{aligned} $	J535	<p>7</p> <p>35 E</p> <p>34 6</p> <p>$\bar{S} D$</p> <p>8 L</p> <p>1</p> <p>9 5</p> <p>11 4</p> <p>22 3</p> <p>18 2</p> <p>35 N</p> <p>34 12</p> <p>$\bar{S} M$</p> <p>8 P</p> <p>\bar{Y}</p> <p>9 R</p> <p>11 F</p> <p>22 H</p> <p>18 J</p>	<p>M_{PX} is a multiplex flip-flop and copies desired channel for display purposes.</p> <p>M_{PX} copies desired channel as determined by switch settings on control panel. M_{PX} will then telemeter the desired channel to control panel or external equipment for display purposes.</p> <p>M_{PX} copies desired channel as determined by switch settings on control panel. M_{PX} will then telemeter desired channel to control panel or external equipment for display purposes.</p>

Term	Equation	Receptacle	Pin No.	Definition
$1^{M_{PX}}$ (CONT)		J535	7	
	$\left. \begin{aligned} &C_{DL0}^* M_{40} \\ &+ C_{DL1}^* M_{42} \\ &+ C_{DL2}^* M_{44} \\ &+ C_{DL3}^* M_{46} \end{aligned} \right\} C_{DU2}^*$		35 T	
			34 16	
			$\bar{S} U$	
			8 S	
			27	M_{PX} copies desired channel as determined by switch settings on control panel. M_{PX} will then telemeter desired channel to control panel or external equipment for display purposes.
			9 15	
			11 V	
			22 W	
			18 Z	
	$\left. \begin{aligned} &C_{DL0}^* U_X \\ &C_{DL1}^* \begin{matrix} A_{XA} \\ [A_X] \end{matrix} \\ &+ C_{DL2}^* L_X \\ &+ C_{DL3}^* N_X \end{aligned} \right\} C_{DU3}^*$		35 B	
			34 C	
			$\bar{S} K$	
			8 14	
			A	M_{PX} copies desired channel as determined by switch settings on control panel. M_{PX} will then telemeter desired channel to control panel or external equipment for display purposes.
			9 10	
			11 13	
			22 23	
			18 19	
	$+ C_{DC}^* I_X$		17 24	

Term	Equation	Receptacle	Pin No.	Definition
$0M_{PX} =$	$\left. \begin{array}{l} C_{DL0} * M_{00} \\ + C_{DL1} * M_{02} \\ + C_{DL2} * M_{04} \\ + C_{DL3} * M_{06} \\ + C_{DL4} * M_{10} \\ + C_{DL5} * M_{12} \\ + C_{DL6} * M_{14} \\ + C_{DL7} * M_{16} \end{array} \right\} C_{DU0} *$ $\left. \begin{array}{l} C_{DL0} * M_{20} \\ + C_{DL1} * M_{22} \\ + C_{DL2} * M_{24} \\ + C_{DL3} * M_{26} \\ + C_{DL4} * M_{30} \\ + C_{DL5} * M_{32} \\ + C_{DL6} * M_{34} \\ + C_{DL7} * M_{36} \end{array} \right\} C_{DU1} *$	J535	<p>36</p> <p>35 \bar{W}</p> <p>34 37</p> <p>\bar{S} 38</p> <p>8 \bar{P}</p> <p>1</p> <p>9 39</p> <p>11 40</p> <p>22 41</p> <p>18 42</p> <p>35 \bar{M}</p> <p>34 \bar{L}</p> <p>\bar{S} \bar{N}</p> <p>8 \bar{K}</p> <p>\bar{Y}</p> <p>9 \bar{J}</p> <p>11 \bar{V}</p> <p>22 \bar{U}</p> <p>18 \bar{T}</p>	<p>M_{PX} is a multiplex flip-flop and copies desired channel for display purposes.</p> <p>M_{PX} copies desired channel as determined by switch settings on control panel. M_{PX} will then telemeter desired channel to control panel or external equipment for display purposes.</p> <p>M_{PX} is a multiplex flip-flop and copies desired channel for display purposes.</p>

Term	Equation	Receptacle	Pin No.	Definition
$0^{M_{PX}}$	(CONT)	J535	36	
	$\left. \begin{aligned} &C_{DL0} * M_{40} \\ &+ C_{DL1} * M_{42} \\ &+ C_{DL2} * M_{44} \\ &+ C_{DL3} * M_{46} \\ &+ C_{DL4} * M_{50} \\ &+ C_{DL5} * F_X \\ &+ C_{DL6} * H_X \\ &+ C_{DL7} * E_X \end{aligned} \right\} C_{DU2}^*$		<p>35 \bar{F}</p> <p>34 28</p> <p>$\bar{S} \bar{E}$</p> <p>8 \bar{H}</p> <p>27</p> <p>9 29</p> <p>11 \bar{D}</p> <p>22 \bar{C}</p> <p>18 \bar{B}</p>	<p>M_{PX} copies desired channel as determined by switch settings on control panel. M_{PX} will then telemeter desired channel to control panel or external equipment for display purposes.</p>
	$\left. \begin{aligned} &C_{DL0} * U_X \\ &+ C_{DL1} * [A_X] \\ &+ C_{DL2} * L_X \\ &+ C_{DL3} * N_X \\ &+ C_{DL4} * V_X \\ &+ C_{DL5} * R_X \\ &+ C_{DL6} * H_{MX} \\ &+ C_{DL7} * E_{MX} \\ &+ C_{DC} * I_X \end{aligned} \right\} C_{DU3}^*$		<p>35 \bar{X}</p> <p>34 43</p> <p>$\bar{S} \bar{R}$</p> <p>8 30</p> <p>A</p> <p>9 33</p> <p>11 31</p> <p>22 \bar{A}</p> <p>18 26</p> <p>17 25</p>	<p>M_{PX} copies desired channel as determined by switch settings on control panel. M_{PX} will then telemeter desired channel to control panel or external equipment for display purposes.</p>

Term	Equation	Receptacle	Pin No.	Definition
$1^N C$	$\begin{matrix} E_{FB} \\ (E N_D' T_X) \end{matrix}$	J522	13	N_C is N register control flip-flop and breaks recirculation of N register when N_C is true.
$0^N C$	$\begin{matrix} T_{PA} \\ (T_P) \\ N_L' \\ + (K' V_C') \end{matrix}$		P	One-sets N_C at first bit of Execute
			31	N_C is N register control flip-flop and breaks recirculation of N register when N_C is true.
			D	Initializes N_C flip-flop
			\bar{C}	Used during Noncompute and Nonload modes
$1^N D$	$\left. \begin{matrix} C_{B4} O_{B2} \\ + C_{B5}' C_{B2}' O_{B1} \\ + O_{B3} I_P' \\ + O_{B3} C_{B5}' C_{B4}' \\ + O_{B3} C_{B5}' C_{B3}' C_{B2}' \end{matrix} \right\} D' [B_6 B_3' T_P']$	J436	B	N_D checks for number agreement for operand sector with respect to word length of channel.
			12 4	Four-word disagreement (E, F, V, and R loops)
			6 E D	Eight-word disagreement (H loop)
			5 J	Channels 00 through 36
			2 C	Checks for number disagreement
			5 6 3	Channels 40 through 46
			5 6 A E	Channels 40 and 50
	$\begin{matrix} E_{TP} \\ + (E [D T_P]) \\ T_{24}' \\ + I_P' D' O_{B3} O_{B1} C_{B5} C_{B4} C_{B3} C_{B2} [B_5' B_4' B_2' B_1'] \end{matrix}$		F	One-sets N_D at T_P time during execution of multiword instructions
			J 2 5 D T 12 S 16 13	Used to force number disagreement when instruction is store and operand channel is 74 or 76

Term	Equation	Receptacle	Pin No.	Definition
$0^N_D =$	$K I_P' D' O_{B3}' O_{B1}' [B_5' B_4' B_2 B_1']^{T_{24}}$ $+ D' [B_5 B_4' B_3 B_2]^{T_{11}}$	J436	P	N_D checks for number agreement for operand sector with respect to word length of channel.
			K J 2 L M 13	Used to force number agreement for X and specials
			2 39	Initializes prior to number agreement check
$1^N_P =$	$\left. \begin{array}{l} C_{L0} \\ [C_3' C_2' C_1'] M_{00} \\ \\ C_{L1} \\ + [C_3' C_2' C_1'] M_{02} \\ \\ C_{L2} \\ + [C_3' C_2' C_1'] M_{04} \\ \\ C_{L3} \\ + [C_3' C_2' C_1'] M_{06} \\ \\ C_{L4} \\ + [C_3' C_2' C_1'] M_{10} \\ \\ C_{L5} \\ + [C_3' C_2' C_1'] M_{12} \\ \\ C_{L6} \\ + [C_3' C_2' C_1'] M_{14} \\ \\ C_{L7} \\ + [C_3' C_2' C_1'] M_{16} \end{array} \right\} N_C [C_5' C_4']^{C_{UO}}$	J420	\bar{J}	N_P inserts information from desired operand channel into N register and is used in A register. (Refer to A_{24} logic.)
			17 H	
			22 F	
			24 E	
			20 D	
			S 2	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set
			28 B	
			$\bar{Y} 4$	
			$\bar{B} C$	
			U 3	

Term	Equation	Receptacle	Pin No.	Definition
${}_1N_P$ (CONT)	$ \begin{aligned} & C_{L0} \\ & + [C_3' C_2' C_1'] M_{20} \\ & C_{L1} \\ & + [C_3' C_2' C_1'] M_{22} \\ & C_{L2} \\ & + [C_3' C_2' C_1'] M_{24} \\ & C_{L3} \\ & + [C_3' C_2' C_1'] M_{26} \\ & + N_C [C_5' C_4]^{C_{UI}} \\ & C_{L4} \\ & + [C_3' C_2' C_1'] M_{30} \\ & C_{L5} \\ & + [C_3' C_2' C_1'] M_{32} \\ & C_{L6} \\ & + [C_3' C_2' C_1'] M_{34} \\ & C_{L7} \\ & + [C_3' C_2' C_1'] M_{36} \end{aligned} $	J420	J	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set
			17 7	
			22 8	
			24 J	
			20 L	
			S 12	
			28 11	
			\bar{Y} 10	
			\bar{B} M	
			UN	

Term	Equation	Receptacle	Pin No.	Definition
$I_P^{N_P}$ (CONT)		J420	J	
	$\left. \begin{aligned} & C_{L0} \\ & + [C_3' C_2' C_1'] M_{40} \\ & C_{L1} \\ & + [C_3' C_2' C_1'] M_{42} \\ & C_{L2} \\ & + [C_3' C_2' C_1'] M_{44} \\ & C_{L3} \\ & + [C_3' C_2' C_1'] M_{46} \end{aligned} \right\}$		<p>17 18</p> <p>22 Z</p> <p>24 Y</p> <p>20 \bar{A}</p>	
	$+ N_C [C_5' C_4']^{C_{U2}}$		S T	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set
	$+ [C_3' C_2' C_1'] M_{50}^{C_{L4}}$		28 W	
	$+ [C_3' C_2' C_1'] F_X^{C_{L5}}$		\bar{Y} 16	
	$+ [C_3' C_2' C_1'] H_X^{C_{L6}}$		\bar{B} X	
	$+ [C_3' C_2' C_1'] E_X^{C_{L7}}$		U V	

Term	Equation	Receptacle	Pin No.	Definition
i^{N_P} (CONT)	$\left. \begin{aligned} & C_{L0} \\ & + [C_3' C_2' C_1'] U_X \\ & C_{L1} \\ & + [C_3' C_2' C_1'] A_X \\ & C_{L2} \\ & + [C_3' C_2' C_1'] L_X \\ & C_{L3} \\ & + [C_3' C_2' C_1'] N_X \\ & C_{L4} \\ & + [C_3' C_2' C_1'] V_X V_K' \\ & C_{L5} \\ & + [C_3' C_2' C_1'] R_X R_K' \\ & C_{L6} \\ & + [C_3' C_2' C_1'] H_{MX} \\ & C_{L7} \\ & + [C_3' C_2' C_1'] E_{MX} \end{aligned} \right\} \begin{matrix} N_{CU3} \\ (N_C C_5 C_4) \end{matrix}$ $+ (N_C C_5 C_4) \begin{matrix} N_{CU3} & C_{L4} \\ (N_C C_5 C_4) & [C_3' C_2' C_1'] V_X' V_K \end{matrix}$ $+ (N_C C_5 C_4) \begin{matrix} N_{CU3} & C_{L5} \\ (N_C C_5 C_4) & [C_3' C_2' C_1'] R_X' R_K \end{matrix}$	J420	J	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set
			17 21	
			22 23	
			24 \bar{L}	
			20 27	
			\bar{K}	
			28 $\bar{C} \bar{D}$	
			$\bar{Y} \bar{E} \bar{H}$	
			$\bar{B} 19$	
			U \bar{F}	
			$\bar{K} 28 \bar{V} \bar{U}$	Copies V or R loops inversely into N_P when V_K or R_X is one-set
			$\bar{K} \bar{Y} \bar{X} \bar{W}$	

Term	Equation	Receptacle	Pin No.	Definition
$1^N P$	(CONT)	J420	\bar{J}	Recirculation
	$+ N_C^i N_X^i T_X^i$		29 27 \bar{M}	
	$+ N_X^i T_X^i$		\bar{R} 30	Inversion type AGC information
$0^N P =$	$\left. \begin{aligned} & C_{L0} \\ & + [C_3^i C_2^i C_1^i] M_{00}^i \\ & C_{L1} \\ & + [C_3^i C_2^i C_1^i] M_{02}^i \\ & C_{L2} \\ & + [C_3^i C_2^i C_1^i] M_{04}^i \\ & C_{L3} \\ & + [C_3^i C_2^i C_1^i] M_{06}^i \\ & C_{L4} \\ & + [C_3^i C_2^i C_1^i] M_{10}^i \\ & C_{L5} \\ & + [C_3^i C_2^i C_1^i] M_{12}^i \\ & C_{L6} \\ & + [C_3^i C_2^i C_1^i] M_{14}^i \\ & C_{L7} \\ & + [C_3^i C_2^i C_1^i] M_{16}^i \end{aligned} \right\} N_C [C_5^i C_4^i]$	J421	I	N_P inserts information from desired operand channel into N register and is used in A register. (Refer to A ₂₄ logic.)
			C 3	
			D 4	
			F E	
			17 H	
			2 A	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set
			20 J	
			22 K	
			25 L	
			S M	

Term	Equation	Receptacle	Pin No.	Definition
0^{N_P} (CONT)	$ \left. \begin{aligned} & C_{L0} \\ & + [C_3' C_2' C_1'] M_{20}' \\ & C_{L1} \\ & + [C_3' C_2' C_1'] M_{22}' \\ & C_{L2} \\ & + [C_3' C_2' C_1'] M_{24}' \\ & C_{L3} \\ & + [C_3' C_2' C_1'] M_{26}' \\ & C_{L4} \\ & + [C_3' C_2' C_1'] M_{30}' \\ & C_{L5} \\ & + [C_3' C_2' C_1'] M_{32}' \\ & C_{L6} \\ & + [C_3' C_2' C_1'] M_{34}' \\ & C_{L7} \\ & + [C_3' C_2' C_1'] M_{36}' \end{aligned} \right\} N_C [C_5' C_4]^{C_{U1}} $	J421	1	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set
			C 11	
			D 10	
			F 9	
			17 5	
			2 B	
			20 6	
			22 8	
			25 7	
			S P	

Term	Equation	Receptacle	Pin No.	Definition
0^{N_P} (CONT)	$ \left. \begin{aligned} & C_{L0} \\ & + [C_3' C_2' C_1'] M_{40}' \\ & C_{L1} \\ & + [C_3' C_2' C_1'] M_{42}' \\ & C_{L2} \\ & + [C_3' C_2' C_1'] M_{44}' \\ & C_{L3} \\ & + [C_3' C_2' C_1'] M_{46}' \\ & C_{L4} \\ & + [C_3' C_2' C_1'] M_{50}' \\ & C_{L5} \\ & + [C_3' C_2' C_1'] F_X' \\ & C_{L6} \\ & + [C_3' C_2' C_1'] H_X' \\ & C_{L7} \\ & + [C_3' C_2' C_1'] E_X' \end{aligned} \right\} N_C [C_5 C_4']^{C_{U2}} $	J421	1	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set.
			C U	
			D 15	
			F 16	
			17 18	
			2 13	
			20 19	
			22 23	
			25 24	
			S T	

111

Term	Equation	Receptacle	Pin No.	Definition
0^{N_P}	(CONT)	J421	1	
	$\left. \begin{aligned} & C_{L0} \\ & + [C_3' C_2' C_1'] U_X' \\ & \cdot C_{L1} \\ & + [C_3' C_2' C_1'] A_X' \\ & C_{L2} \\ & + [C_3' C_2' C_1'] L_X' \\ & C_{L3} \\ & + [C_3' C_2' C_1'] N_X' \\ & C_{L4} \\ & + [C_3' C_2' C_1'] V_X' V_K' \\ & C_{L5} \\ & + [C_3' C_2' C_1'] R_X' R_K' \\ & C_{L6} \\ & + [C_3' C_2' C_1'] H_{MX}' \\ & C_{L7} \\ & + [C_3' C_2' C_1'] E_{MX}' \end{aligned} \right\}$			
	$\left. \begin{aligned} & N_{CU3} \\ & (N_C C_5 C_4) \end{aligned} \right\}$			
	$+ (N_{CU3} C_{L4}) [C_3' C_2' C_1'] V_X' V_K'$		$\bar{H} 20 \bar{C} \bar{B}$	Copies information from desired channel as indicated by setting of C flip-flops and sector when N_C is one-set
	$+ (N_{CU3} C_{L5}) [C_3' C_2' C_1'] R_X' R_K'$		22 $\bar{A} Z$	
	$+ N_C'' N_X'' T_X''$		25 X	
	$+ N_X'' T_X''$		S W	
			$\bar{H} 20 \ 31 \ 32$	Copies V or R loop inversely into N_P when V_K is one-set
			$\bar{H} 22 \bar{J} \bar{K}$	
			33 $\bar{D} \ 28$	Recirculation
			29 30	Inversion type AGC information

Term	Equation	Receptacle	Pin No.	Definition
$1^{N_{24W}}$	$N_P D + S D'$	J525	\bar{W}	N_{24W} is a N register write amplifier.
$0^{N_{24W}}$	$N_P D + S D'$		41 \bar{N}	Recirculates during D mode
$1^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		39 \bar{P}	Copies sector during D mode
$0^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		\bar{L}	N_{24W} is a N register write amplifier.
$1^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		34 \bar{N}	Recirculates during D mode
$0^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		40 \bar{P}	Copies sector during D' mode
$1^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		\bar{Y}	O_{B3} is an operation buffer flip-flop and checks agreement of I_P and S during operand sector and sector of next instruction.
$0^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		$\bar{T} 38 40$	Comparison for sector agreement
$1^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		$\bar{T} \bar{U} 39$	Comparison for sector agreement
$0^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		38 \bar{S}	Loads Operation code during T_{21} through T_{24}
$1^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		32	O_{B3} is an operation buffer flip-flop and checks agreement of I_P and S during operand sector and sector of next instruction.
$0^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		$\bar{U} \bar{S}$	Loads Operation code during T_{21} through T_{24}
$1^{O_{B3}}$	$B_4 I_P S' + B_4 I_P S + I_P [B_6 B_4 B_3]$		\bar{M}	T_P and T_{13}

Term	Equation	Receptacle	Pin No.	Definition
$1^{\circ}B_2$	$\left. \begin{array}{l} T_4 \\ ((B_6' B_5') (B_2' B_1')) \\ + C_{P1} \begin{array}{l} T_{17} \\ ((B_6' B_5' B_4') (B_2' B_1')) \\ T_{18} \\ C_{P1} ((B_6' B_5' B_4') (B_2' B_1')) \\ T_{24} \\ + (B_5' B_4' B_2' B_1') \end{array} \end{array} \right\} O_{B3}$	J525	29	O_{B2} is an operation buffer flip-flop and instruction and number agreement flip-flop.
			\bar{H}	Four-word disagreement for operand sector
			$\bar{E} \bar{F}$	Eight-word disagreement for sector of next instruction
			S	
			$\bar{J} \bar{V}$	Sixteen-word disagreement for sector of next instruction
			33	Loads Operation code
$0^{\circ}B_2$	$\begin{array}{l} T_{24} \\ O_{B3} (B_5' B_4' B_2' B_1') \\ T_{EH} \\ + (B_6' B_3') \end{array}$		\bar{V}	O_{B2} is an operation buffer flip-flop and instruction and number agreement flip-flop.
			42 33	Loads Operation code
			\bar{M}	T_P and T_{13}
$1^{\circ}B_1$			U	O_{B1} is an operation buffer flip-flop, and instruction and number agreement flip-flop.

Term	Equation	Receptacle	Pin No.	Definition
$1^{\circ}B1$	(CONT)	J525		
	$\left. \begin{aligned} & \left((B_6' B_5') B_4' (B_2' B_1') \right)^{T_5} \\ & + \left((B_6' B_5' B_4') (B_2' B_1') \right)^{T_{18}} \\ & + \left((B_4' B_3' B_2') B_5' B_1' \right)^{T_{23}} \\ & + I_P' \left((B_6' B_4' B_3') (B_2' B_1') \right)^{T_{21}} \end{aligned} \right\} O_{B3}$		<p>W</p> <p>V</p> <p>S</p> <p>Y</p> <p>\bar{U} 36</p> <p>\bar{K}</p>	<p>Eight-word disagreement for operand number agreement</p> <p>Sixteen-word disagreement for cold storage when instruction is flagged</p> <p>Operation code loading.</p> <p>When instruction is not flagged, 128-word disagreement for cold storage</p> <p>O_{B1} is an operation buffer flip-flop, and instruction and number agreement flip-flop.</p>
$0^{\circ}B1$	=		35	Initializes prior to operand number agreement check
	$\begin{aligned} & T_{XA} \\ & [T_X] \end{aligned}$		26	T_{14} , T_{15} , and T_{16}
	$+ (B_6' B_5' B_4')^{B_{LU7}}$		\bar{R}	Initializes prior to Operation code Loading
	$+ (B_6' B_4' B_3') (B_2' B_1')^{T_{22}}$		\bar{Y}	O_4 is an Operation code flip-flop during Compute and mode control during Noncompute.
$1^{\circ}O_4$	=	J424	38 37	Loads new Operation code at last bit of Execute or last bit of Operand Search
	$I_P \left([K]_A [D']_P \right)^{K_{DP}}$			

114

Term	Equation	Receptacle	Pin No.	Definition
$1O_4$ (CONT)	$\left\{ \begin{array}{l} C_{P5}^{T_{20}} [(B_6 B_5 B_4) (B_2 B_1)] \\ + C_{P5} C_{P4} T_0 \end{array} \right\} \left((K' V_C) R_C' \right)^{N_{LRC}}$ $+ \left((K) A O_4 O_2 (O_3 O_1) (T_X) A \right) A_{24}^{O_{CX}}$ $+ [K' V_C R_C' J] O_1 O_2 S [B_5 B_4 B_2 B_1]^{N_{MH} T_{24}}$	J424	\bar{Y} $41 \bar{W}$ \bar{X} $39 \ 40 \bar{V}$ $36 \ 35$ $\bar{T} \ \bar{U} \ \bar{S} \ \bar{R} \ \bar{P}$ 29 $34 \ 37$ $\bar{N} \ \bar{P}$ \bar{K} $\bar{T} \ \bar{S} \ \bar{V}$ $\bar{L} \ \bar{M}$ $32 \ 33 \ 31$	Initiates actual parity check time Used during Noncompute Load mode Turns O_4 on to control shifting of C_P flip-flops Modifies Operation code from TMI to TRA if A register is negative Turns on O_4 every other revolution at sector 176 O_4 is an Operation code flip-flop during Compute and mode control during Noncompute Loads new Operation code at last bit of Execute or last bit of Operand Search Noncompute in Sample mode or Parity mode, Process of Load mode, or Program Halt or Nonload Resets O_4 Enters Compute mode if COMPUTE switch is not at HALT and a parity or verify error does not exist Parity error has been detected during parity check which produces manual Halt mode
$0O_4$	$I_P^{K_{DP}} [(K) A (D' T_P)]$ $+ [K' J'] [B_5 B_4 B_2 B_1]^{N_J T_{24}}$ $\left\{ \begin{array}{l} L_M^* \\ + S_{B2} K_H^* \end{array} \right\} [K' V_C R_C' J] O_2 T_0^{N_{MH}}$ $+ \left((K' V_C) J R_C' \right) S_{B2} T_X^{N_W}$			

Term	Equation	Receptacle	Pin No.	Definition
$1O_3$	$O_{B3} \left([K]_A [D]_{TP} \right)^{K_{DP}}$ $+ \left([K]_J [V]_C [R]_C [C]_{P5} [C]_{P4} \right)^{N_{PC}} \left([C]_{P3} [C]_{P2} [C]_{P1} \right)^{C_{PL3}} T_P$	J423	30	O_3 is an Operation code flip-flop during Compute mode and mode control during Noncompute mode.
			$\bar{A} \bar{B}$	Loads new Operation code at last bit of Execute or last bit of Operand Search
			$\bar{E} \bar{F} \bar{P}$	Initiates Verify code at T_P time of Process code
$0O_3$	$O_{B3} \left([K]_A [D]_{TP} \right)^{K_{DP}}$ $+ \left([K]_J [V]_C [R]_C [C]_{P5} [C]_{P4} \right)^{N_{PC}} \left([C]_{P3} [C]_{P2} [C]_{P1} \right)^{C_{PL2}} T_P$		29	O_3 is an Operation code flip-flop during Compute mode and mode control during Noncompute mode.
			$\bar{D} \bar{B}$	Loads new Operation code at last bit of Execute or last bit of Operand Search
			$\bar{E} J \bar{P}$	Fills code at T_P time of Process code
$1O_2$	$O_{B2} \left([K]_A [D]_{TP} \right)^{K_{DP}}$ $+ [K]_Q [O]_4 [O]_3 J L_X^{O_{MO}}$ $+ [K]_J^{N_J}$ $+ [K]_V [C]_R [C]_J [O]_4 [O]_2 T^*^{N_{MH}}$	J420	25	O_2 is an Operation code flip-flop during Compute; Add/Subtract indicator during words 2 through 13 of Multiply, and mode control during Noncompute mode.
			32 31	Loads new Operation code at last bit of Execute or last bit of Operand Search
			$\bar{N} \bar{P} \bar{L}$	During Multiply, makes decision to Subtract
			33	Ensures that proper mode is entered going from Program Halt to manual Halt mode
			36 35 34 26	Submode control during manual Halt mode; causes transition from prepare to Load to interlock

Term	Equation	Receptacle	Pin No.	Definition
$0O_2 =$	$O_{B2} \left([K]_A [D]_{TP} \right)^{K_{DP}}$ $+ [KQO_4 O_3] J L_X^{O_{MO}}$ $\left\{ \begin{array}{l} O_4 S_{B2} K_H^* \\ + O_4 O_2 O_1 \end{array} \right\} \left\{ [K V_C R_C J] [B_5 B_4 B_2 B_1] \right\}^{N_{MH} T_{24}}$	J420	43	O_2 is an Operation code flip-flop during Compute; Add/Subtract indicator during words 2 through 13 of Multiply, and mode control during Noncompute mode.
			$\bar{S} 31$	Loads new Operation code at last bit of Execute or last bit of Operand Search
			$\bar{N} \bar{P} \bar{T}$	During Multiply, makes decision to Add
			39 40 41	Submode control during manual Halt mode; causes transition from either Idle 1 or Idle 2 to prepare to Compute.
			36 42	
			35 38 37	Submode control during manual Halt mode; causes transition from interlock to prepare to Load to interlock
$1O_1 =$	$O_{B1} \left([K]_A [D]_{TP} \right)^{K_{DP}}$ $+ (K V_C)^{N_L} J O_1 S (B_6 B_3)^{T_{EH}} B_5$	J421	36	O_1 is an Operation code flip-flop during Compute mode, and mode control during Noncompute mode.
			$\bar{Y} \bar{W}$	Loads new Operation code at last bit of Execute or last bit of Operand Search mode
			$\bar{U} 37 \bar{S} 40 39 38$	Provides a 10-millisecond delay to allow M_R^* to drop off during synchronization. Also is effective during manual Halt mode.
			\bar{V}	O_1 is an Operation code flip-flop during Compute mode, and mode control during Noncompute mode.
$0O_1 =$	$O_{B1} \left([K]_A [D]_{TP} \right)^{K_{DP}}$ $+ (K V_C)^{N_L} J O_1 S (B_6 B_3)^{T_{EH}} B_5$		$\bar{X} \bar{W}$	Loads new Operation code at last bit of Execute or last bit of Operand Search modes
			$\bar{U} \bar{T} 41 40 39 38$	Provides a 10-millisecond delay to allow M_R^* to drop off during synchronization. Also is effective during manual Halt mode

Term	Equation	Receptacle	Pin No.	Definition
$I^P_3 =$	$\left([K E O_4 O_3 O_2 O_1] [B_6 B_5 B_3] C_5 C_4 C_3 \right) I_X^{O_{XPR}}$ $\left\{ \begin{array}{l} V_S U_X \\ \\ \\ + V_S U_X \end{array} \right\} V_X F_C [T_P T_X T_0]^{T_{PXO}}$	J423	40	<p>P_3 is a phase register flip-flop and carry/borrow flip-flop during Fine Countdown mode.</p>
			$\bar{H} \bar{X}$	<p>$(O_4 O_3 O_2 O_1 = 40; [B_6 B_5 B_3] = T_1 \text{ through } T_5; C_5 C_4 C_3 = 7; I_X = 2) = 40XX7020 = \text{LPR}$; copies the state of I_X at T_5 into P_3</p>
			$\bar{T} 35$	<p>One-sets P_3 adding a one to one</p>
			32 $\bar{R} \bar{N}$	<p>P_3 acts as carry/borrow during Fine Countdown mode for integration of V with U loops.</p>
			$\bar{U} \bar{S}$	<p>One-sets P_3; subtracts a one from a zero</p>
$O^P_3 =$	$\left([K E O_4 O_3 O_2 O_1] [B_6 B_5 B_3] C_5 C_4 C_3 \right) I_X^{O_{XPR}}$ $\left\{ \begin{array}{l} V_S U_X \\ \\ \\ + V_S U_X \end{array} \right\} V_X F_C$ $+ F_C T_P$ $+ [K V_C R_C]^{N_{RS}}$		31	<p>P_3 is a phase register flip-flop and carry/borrow flip-flop during Fine Countdown mode.</p>
			$\bar{H} 42$	<p>$(O_4 O_3 O_2 O_1 = 40; [B_6 B_5 B_3] = T_1 \text{ through } T_5; C_5 C_4 C_3 = 7; I_X = 0) = 40XX7000 = \text{LPR}$; copies state of I_X at T_5 into P_3</p>
			$\bar{T} \bar{S}$	<p>Turns off P_3 if on. Adds a zero to zero</p>
			41 \bar{R}	<p>P_3 acts as carry/borrow during Fine Countdown mode for integration of V with U loops.</p>
			$\bar{U} 35$	<p>Turns off P_3 if on. Subtracts a zero from one</p>
			$\bar{R} \bar{P}$	<p>Initializes P_3 prior to integration of V to U loops</p>
			36	<p>Initializes phase register during synchronization</p>

Term	Equation	Receptacle	Pin No.	Definition
$1P_2 =$	$\left((K E O_4 O_3 O_2 O_1) [B_6 B_5 B_3] C_5 C_4 C_3 \right) C_2$	J421	27	P_2 is a phase register flip-flop.
			35 \bar{R}	$(O_4 O_3 O_2 O_1 = 40; [B_6 B_5 B_3] = T_1 \text{ through } T_5; C_5 C_4 C_3 = 7; C_2 = 4) = 40XX7400 = \text{LPR};$ copies state of C_2 into P_2 . C_2 contains T_9 information of the instruction.
$0P_2 =$	$\left((K E O_4 O_3 O_2 O_1) [B_6 B_5 B_3] C_5 C_4 C_3 \right) C_2$		26	P_2 is a phase register flip-flop.
			35 \bar{L}	$(O_4 O_3 O_2 O_1 = 40; [B_6 B_5 B_3] = T_1 \text{ through } T_5; C_5 C_4 C_3 = 7; C_2 = 0) = 40XX7000 = \text{LPR};$ copies state of C_2 into P_2 . C_2 contains T_9 information of the instruction.
	$+ [K' V_C' R_C]$		\bar{M}	Initializes phase register during synchronization
$1P_1 =$	$\left((K E O_4 O_3 O_2 O_1) [B_6 B_5 B_3] C_5 C_4 C_3 \right) C_1$		42	P_1 is a phase register flip-flop.
			35 \bar{P}	$(O_4 O_3 O_2 O_1 = 40; [B_6 B_5 B_3] = T_1 \text{ through } T_5; C_5 C_4 C_3 = 7; C_1 = 2) = 40XX7200 = \text{LPR};$ copies state of C_1 into P_1 . C_1 contains T_8 information of the instruction.
$0P_1 =$	$\left((K E O_4 O_3 O_2 O_1) [B_6 B_5 B_3] C_5 C_4 C_3 \right) C_1$		43	P_1 is a phase register flip-flop.
			35 \bar{N}	$(O_4 O_3 O_2 O_1 = 40; [B_6 B_5 B_3] = T_1 \text{ through } T_5; C_5 C_4 C_3 = 7; C_1 = 0) = 40XX7000 = \text{LPR};$ copies state of C_1 into P_1 . C_1 contains T_8 information of the instruction.
	$+ [K' V_C' R_C]$		\bar{M}	Initializes phase register during synchronization

Term	Equation	Receptacle	Pin No.	Definition
$1^Q =$	$\begin{aligned} & E_{TP} \\ & (E [D T_P]) N_D \\ & + [K' V_C] (C_{B2} C_{B1}) N_D [D' T_P] E' \\ & + [K' V_C] (C_{B2} C_{B1}) N_D [D' T_P] E' \end{aligned}$	J429	\bar{V}	Q is a control flip-flop for multiword executions.
			$\bar{W} \bar{U}$	One-sets Q at T_P of first word of Execute
			39 40 \bar{U} 38 37	One-sets Q to provide a two-word delay for writing into channel 50
$0^Q =$	$\begin{aligned} & D_{TP} \\ & E [D' T_P] \\ & + [K' V_C] (C_{B2} C_{B1}) (N_D [D' T_P]) \\ & + [K' V_C] (C_{B2} C_{B1}) (N_D [D' T_P]) \end{aligned}$		\bar{H}	Q is a control flip-flop for multiword executions.
			\bar{M} 38	Zero-sets Q at last bit of Execute
			39 40 \bar{J}	Zero-sets Q after two words so writing may take place into channel 50
	$+ ([K' J] V_C)$		\bar{L}	Initializes Q during synchronization
$1^{R_C} =$	$\begin{aligned} & O_P \quad C_{B53} \\ & (O_3' O_2' O_1' E) K (Q' C_{B5} C_{B3} [T_X] A) C_{B4} C_{B2} C_{B1} \\ & + [K' V_C] J T^* [B_5 B_4 B_3 B_2] \\ & + M_R^* \end{aligned}$	J431	\bar{W}	R_C is R register interrupt control flip-flop and mode control during Noncompute mode.
			$\bar{F} \bar{N} \bar{M}$ 42 41 \bar{X}	Stores A register into R loop
			43 34 $\bar{Y} \bar{V}$	Initiates Prepare to Sample submode of Load mode. T indicates a character is available. T may be always true on a photo reader.
			36	Master reset
			39	R_C is R register interrupt control flip-flop and mode control during Noncompute mode.
$0^{R_C} =$	$([K]_A [T_P]_B)$		40	Resets R_C to zero each T_P of Compute

Term	Equation	Receptacle	Pin No.	Definition	
0^{R_C}	(CONT)	J431	39		
	$+ [K' V_C] T' * [B_6' B_3' T_P']$		43 37 P	Initiates the Wait mode. T' indicates a character is not available.	
	$+ [K' V_C' R_C] J S (B_6' B_3') B_5' O_1$		33 34 35 $\bar{T} \bar{S} \bar{R}$	Initiates manual Halt mode from Sync Bit Counter 2 submode	
1^{R_K}	(For D17B Part No. 58599-501-11, -41, -61, and -81 only)		U	R_K samples resolver inputs into R loop coarse time pulse and is used for resolver decoding as a change indicator.	
	$I_{4B}' * (W_B' W_A') [T_P']$		10 6 23	Samples I_{4B} at T_P of sectors 2, 6, 12, 16, etc. for phase B of resolver inputs	
	$\left. \begin{aligned} & \left\{ \begin{aligned} & I_{11}' * [T_O'] \\ & + I_{14}' * ((B_6' B_5' B_3') [B_2' B_1']) \\ & + I_{31}' * [B_6' B_3' T_P'] \\ & + I_{34}' * ((B_6' B_5' B_4') B_1) \end{aligned} \right\} \end{aligned} \right\} (W_B' W_A')$		LM	Variable incremental inputs of ± 1 or ± 4 for right-half word of sector 1 or R loop	
			WX		
				T	T_{23} of sector 0 through T_{20} of sector 1, etc.
				NP	Variable incremental inputs of ± 1 or ± 4 for left-half word of sector 1 of R loop
			$\bar{A} 22$		
	$\left. \begin{aligned} & \left\{ \begin{aligned} & R_S' R_X' \\ & T_P' (W_B' B_3') \end{aligned} \right\} \end{aligned} \right\} (W_B' B_3')$		28 \bar{J}	During resolver decoding, if R_S and R_X do not agree, there is a change. One-sets R_K .	
			31 \bar{H}	T_X' , T_O' , and T_{12} , T_{13} of sectors 2 and 3, 6 and 7, etc.	
	$\left. \begin{aligned} & \left\{ \begin{aligned} & R_S' R_X' \\ & T_P' (W_B' B_3') \end{aligned} \right\} \end{aligned} \right\} (W_B' B_3')$		29 \bar{C}	During resolver decoding, if R_S and R_X do not agree, there is a change. One-sets R_K .	

Term	Equation	Receptacle	Pin No.	Definition
$I_K^{R_K}$	(CONT)	J431	U	
	$+ I_7^* (W_B' W_A') [T_P]$ $+ R_X (W_B' W_A') B_6' B_3' T_0'$		24 25 23	L_7 is coarse time pulse sampled at T_P of sectors 177, 3, 7, or 13, etc.
			J 25 19 18 16	$(W_0 B_6' B_3' T_0') = T_X$ and T_{12} of sectors 0, 4, 10, 14, etc. Used for initiating a change into coarse time counter and/or fine time counter.
$R_K =$	(For D17B, Part No. 56599-501-21, -101, and -111 only)		U	R_K samples resolver inputs into R loop coarse time pulse and is used for resolver decoding as a change indicator.
	$I_{4B}^* (W_B' W_A') [T_P]$ $+ \left\{ \begin{array}{l} T_{OA} \\ [T_0'] \\ T_{13} \\ [B_6' B_3' T_P'] \end{array} \right\} (W_B' W_A')$ $+ \left\{ \begin{array}{l} R_S' R_X' \\ R_S' R_X' \end{array} \right\} T_P' (W_B' B_3')$ $+ I_7^* (W_B' W_A') [T_P]$ $+ R_X (W_B' W_A') B_6' B_3' T_0'$		10 6 23	Samples I_{4B} at T_P of sectors 2, 6, 12, 16, etc. for phase B of resolver inputs
			M	Variable incremental input of ± 1 or ± 4 for right-half word of sector 1 or R loop
			T	T_{23} of sector 0 through T_{20} of sector 1, etc.
			P	Variable incremental input of ± 1 or ± 4 for left-half word of sector 1 of R loop
			28 J	During resolver decoding, if R_S and R_X do not agree, there is a change. One-sets R_K .
			31 H	T_X , T_0 , and T_{12} , T_{13} of sectors 2 and 3, 6 and 7, etc.
			29 C	During resolver decoding, if R_S and R_X do not agree, there is a change. One-sets R_K .
			24 25 23	L_7 is coarse time pulse sampled at T_P of sectors 177, 3, 7, or 13, etc.
			J 25 19 18 16	$(W_0 B_6' B_3' T_0') = T_X$ and T_{12} of sectors 0, 4, 10, 14, etc. Used for initiating a change into coarse time counter and/or fine time counter.

Term	Equation	Receptacle	Pin No.	Definition
$0^R K$	$\left. \begin{array}{l} R_C R_X R_S \\ + R_C R_X R_S \\ A_{XA} \\ + R_C [A_X] R_S \\ A_{XA} \\ + R_C [A_X] R_S \\ T_{11} \\ + [B_5 B_4 B_3 B_2] \\ T_{24} \\ + [B_5 B_4 B_2 B_1] \\ \left. \begin{array}{l} R_S R_X \\ + R_S R_X \end{array} \right\} T_P (W_B B_3) \end{array} \right\} B_3 R_K$	\bar{K}		R_K samples resolver inputs into R loop coarse time pulse and is used for resolver decoding as a change indicator.
		30 \bar{C}	28	During addition, turns off carry for resolver inputs
		30 \bar{J}	29	During subtraction, turns off borrow for resolver inputs
		\bar{L}	32	
		27 \bar{E}	28	} Same as previous equation for $0^R K$ except at this time, A register is being stored into R-loop.
		27 \bar{F}	29	
		\bar{V}		Initializes prior to sampling inputs
		\bar{U}		Initializes prior to sampling inputs
		28 \bar{C}		During resolver decoding, R_S and R_X agree; no change; then zero-set R_K
		31 \bar{H}		T_X , T_O , and T_{12} , T_{13} of sectors 2 and 3, 6 and 7, etc.
		29 \bar{J}		During resolver decoding, R_S and R_X agree; no change; then zero-set R_K

Term	Equation	Receptacle	Pin No.	Definition
$0R_K$	(CONT)	J431	\bar{K}	
	$\cdot R_X (W_B W_A) B_6 B_3 T_0$		$\bar{C} 25 19 18 16$	$(W_0 B_6 B_3 T_0) = T_X$ and T_{12} of sectors 0, 4, 10, 14, etc. No change for coarse time counter and/or fine time counter
$1R_P$		J521	34	R_P is R loop write amplifier and Add/Subtract for resolver inputs.
	$\left. \begin{array}{l} R_C R_X R_K \\ + R_C R_X R_K \\ + R_C A_X R_K \\ + R_C A_X R_K \end{array} \right\} B_3 R_T$		38 $\bar{N} \bar{T}$ 38 36 37	Addition/subtraction logic for resolver inputs
	$\cdot R_S (W_B B_3)$		$\bar{J} \bar{K}$	
	$\cdot R_X W_B (B_3 B_2)$		$\bar{R} \bar{P} \bar{T}$	Addition/subtraction logic for resolver inputs during execution of storing A register into R loop (R_C)
	$\cdot R_K R_X W_B [T_X]$		$\bar{R} \bar{S} 37$	
	$\cdot R_T [B_5 B_4 B_2 B_1]$		$\bar{L} \bar{M}$	Copies present resolver inputs into memory for use four words later
	$\cdot R_X W_B (B_3 B_2)$		36 40 39	Copies R_X inversely into R_P to provide a reference for fine time counter so it will count only one each eight words
	$\cdot R_K R_X W_B [T_X]$		37 36 40 25	Provides a reference for coarse time counter so pulse can be sampled only once every eight words
	$\cdot R_T [B_5 B_4 B_2 B_1]$		35 10	Forces maximum negative number into left-half word of sector 0 of R loop (4000/1) when a coarse time pulse is accepted into computer

Term	Equation	Receptacle	Pin No.	Definition
0^{R_P}	$ \begin{aligned} & \left. \begin{array}{l} R_C R_X R_K \\ + R_C R_X R_K \\ + R_C A_X R_K \\ + R_C A_X R_K \end{array} \right\} B_3 R_T \\ & W_{BB3} \\ & + R_S (W_B B_3) \\ & T_{12} \\ & + R_X W_B (B_3 B_2) \\ & T_{EH} \\ & + W_B (B_6 B_3) \end{aligned} $	J521	<p>43</p> <p>38 36 \bar{T}</p> <p>38 \bar{I} 37</p> <p>$\bar{J} \bar{K}$</p> <p>$\bar{R} \bar{S} \bar{T}$</p> <p>$\bar{R} \bar{P}$ 37</p> <p>$\bar{V} \bar{M}$</p> <p>\bar{N} 40 39</p> <p>40 \bar{W}</p>	<p>R_P is R loop write amplifier and Add/Subtract for resolver inputs.</p> <p>Addition/subtraction logic for resolver inputs</p> <p>Addition/subtraction logic for resolver inputs during execution of storing A register into R loop (R_C)</p> <p>Copies present resolver inputs into memory for use four words later</p> <p>Copies R_X inversely into R_P to provide a reference for fine time counter so it will count only one each eight words</p> <p>($W_B T_{EH}$) = T_P of sectors 177, 03, 07, etc.; T_{13} and T_P of sectors 00, 04, 10, etc.; T_{13} of sectors 01, 05, 11, etc. Puts 4000/1 into left-half word of sector 0 of R loop when coarse time pulse is present</p>
1^{R_S}	$ \begin{aligned} & I_{4A} (W_B W_A) [T_P] \\ & + I_{5A} (W_B W_A) [B_5 B_4 B_3 B_2] \\ & + I_{6A} (W_B W_A) [B_5 B_4 B_3 B_2] \end{aligned} $	J431	<p>A</p> <p>2 6 23</p> <p>1 6 \bar{V}</p> <p>4 5 13 \bar{V}</p>	<p>R_S samples resolver inputs and indicates polarity of change.</p> <p>R_S samples I_{4A} at T_P of sectors 2, 6, 12, 16, etc.</p> <p>R_S samples I_{5A} at T_{11} of sectors 3, 7, 13, 17, etc.</p> <p>R_S samples I_{6A} at T_{11} of sectors 2, 6, 12, 16, etc.</p>

Term	Equation	Receptacle	Pin No.	Definition
$1R_S$ (CONT)		J431	A	
	$\left. \begin{array}{l} I_D' B_2 \\ \vdots \\ R_K' B_2' T_P' \end{array} \right\} R_S' (W_B' B_3')$		H7	I_D holds state of I_{6B} and I_{5B} at T_{12} of sectors 2 and 3, respectively.
			28 \bar{H}	$W_B' B_3' = T_{23}$ of sector 1 through T_{20} of sector 3
			J K 31	R_K holds state of I_{4B} at T_X of sector 3 and phase A and B the same at T_{13} of sectors 2 and 3, and at T_O of sector 3.
	$\cdot R_X' (W_B' W_A') [T_X]$		\bar{C} 25 17	R_X' at T_X of sector 0 indicate a coarse-time pulse was not sampled four words earlier. $R_S = 0$ at T_{11} of sector 0 prevents R_T from being one-set.
	$\left. \begin{array}{l} I_{IN}' [T_O] \\ \vdots \\ I_{3N}' [B_6 B_3 T_P] \end{array} \right\} (W_B' W_A')$		E M	$W_1 = T_{23}$ of sector 000 to T_{20} of sectors 01 and 04; 05 and 10; and 11, etc. I_{1N} and I_{3N} are input lines into R register. These lines determine whether to Add ($R_S = 0$) the state of I_{11} and I_{14} to or Subtract ($R_S = 1$) the state of I_{11} and I_{14} from right-half word of R. I_{1N} and I_{3N} determine whether to Add or Subtract I_{31} and I_{34} from left-half word.
			T	
			B P	
$0R_S'$			15	R_S samples resolver inputs and indicates polarity of change.
	$W_B (B_5 B_4 B_3 B_1')$		5 11	Zero-sets R_S at sectors 2 and 3 prior to sampling resolver input lines
	$\cdot W_B' [B_5 B_4 B_3 B_2]$		12 \bar{V}	Zero-sets R_S at sectors 0 and 1, at sector 0 so fine time counter may be increased by one, and at sector 1 prior to sampling variable incremental inputs
	$\cdot [B_5 B_4 B_2 B_1']$		\bar{U}	Initialize

Term	Equation	Receptacle	Pin No.	Definition
$0R_S$	<p>(CONT)</p> $\left\{ \begin{array}{l} I_D B_2 \\ + R_K R_2 T_P \end{array} \right\} R_S (W_B B_3)$	J431	15	Determines if there is a change in resolver inputs I_{5B} and I_{6B}
$1B_T$	$R_S (W_B W_A) [B_5 B_4 B_3 B_2]$	\bar{B}		R_T resets fine time counter when a coarse time pulse is received.
$0R_T$	$\frac{T_{PB}}{T_P}$	26		R_T resets fine time counter when a coarse time pulse is received.
$1S_{B3}$	$(K_D) I_P ([B_6 B_5 B_4] [B_2 B_1])$ $+ ([K J] V_C R_C) I_5^*$ $+ S_{B3} C_{P1} ([K V_C] O_4) C_{P5}$ $+ ([K J] V_C)$ $+ ([K N_C O_4 O_3] J A_P)$	J525	16	S_{B3} is Flag code buffer flip-flop, receives character input information during Noncompute mode, checks parity of character, and serves as an input control during word 1 of Multiply.
		27 38 12		Loads most significant bit of Flag code from I_P
		$\bar{A} K$		S_{B3} receives I_5 (parity bit) during Sample code of Load mode
		23 $\bar{E} \bar{D} \bar{C}$		S_{B3} counts number of ones from C_{P1} during parity check of Load mode
		21		Ensures that S_{B3} is one when entering manual Halt mode from program Halt mode
		3 4 13		One-sets S_{B3} for word 1 of Execute so sign of left-half or full word may be determined in A_{24} for Multiply

Term	Equation	Receptacle	Pin No.	Definition
$0 S_{B3}$	$\begin{aligned} & K_D' \quad T_{21} \\ & (K D') I_P' ([B_6 B_4 B_3] [B_2 B_1]) \\ & + K_D' \quad T_{19} \\ & + (K D') ([B_6 B_5 B_4] B_2 B_1) \\ & + (K' J) V_C R_C O_4 \\ & + S_{B3} C_{P1} ([K' V_C] O_4) C_{P5} \\ & + (K N_C O_4' O_3) J \end{aligned}$	J525	30	S_{B3} is Flag code buffer flip-flop, receives character input information during Noncompute mode, checks parity of character, and serves as an input control during word 1 of Multiply
			27 $\bar{U} 36$	Zero-sets S_{B3} if the instruction is not flagged
			27 5	Initializes S_{B3} prior to loading of Flag code bit at T_{20}
			$\bar{A} \bar{B}$	Initializes S_{B3} prior to sampling character input lines during Sample code of Load mode
			28 $\bar{E} \bar{D} \bar{C}$	S_{B3} counts the number of ones from C_{P1} during parity check of Load mode
			3 25	Initializes S_{B3} prior to checking for sign of product of Multiply, true at T_1 or T_1 and T_{14} of Multiply
			A	S_{B2} is Flag code buffer flip-flop, verify indicator for verify error, phase indicator during Multiply, and control during word 1 of Multiply.
$1 S_{B2}$	$\begin{aligned} & K_D' \quad T_{19} \\ & (K D') I_P' ([B_6 B_5 B_4] B_2 B_1) \\ & \left. \begin{aligned} & A_X N_X' K' O_3 \\ & + A_X' N_X K' O_3 \end{aligned} \right\} E D' [T_P' T_X' T_O'] \\ & + (K' V_C' R_C' J) S_{B3} \end{aligned}$		27 38 5	Leads center bit of Flag code from I_P
			B C D E	
			2 $\bar{P} 1$	Verifies Load mode; compares new information in A register with information from memory
			J H D E	
			6 23	One-sets S_{B2} when a parity error is detected. This prevents K mode from being initiated.

Term	Equation	Receptacle	Pin No.	Definition
$1 S_{B2}$	(CONT)	J525	A	
	$\overset{O_{MO}}{+ [K Q O_4' O_3] L_P B_3' T_P}$		10 F 8 7	S_{B2} holds present phase of Multiply at T_1 or T_1 and T_{14} .
	$\overset{O_{MF}}{+ [K N_C O_4' O_3] J' N_P}$		3 4 41	One-sets S_{B2} for word 1 of Execute so sign of left-half or full word may be determined in A_{24} for Multiply
$0 S_{B2}$			15	S_{B2} is Flag code buffer (flip-flop, verify indicator for verify error, phase indicator during Multiply, and control during word 1 of Multiply.
	$\overset{K_D' T_{21}}{(K D') I_P' ([B_6 B_4' B_3] [B_2' B_1])}$		27 U 36	Zero-sets S_{B2} if instruction is not flagged
	$\overset{K_D' B_{LU7}}{+ (K D') [B_6 B_5 B_4]}$		27 26	Initializes S_{B2} at T_{14} , T_{15} , and T_{16} before sampling of Flag code bit at T_{19}
	$\overset{N_W}{+ ([K' V_C] J R_C') T_O}$		22 Z	Initializes S_{B2} during Wait mode prior to comparison of A and N of verify
	$\overset{N_{ENT}}{+ ([K' J'] V_C')}$		21	Ensures that S_{B2} is zero when entering manual Halt mode
	$\overset{O_{MO}}{+ [K Q O_4' O_3] L_P B_3' T_P}$		10 9 8 7	S_{B2} holds present phase of Multiply at T_1 or T_1 and T_{14} .
	$\overset{O_{MF}}{+ [K N_C O_4' O_3] J'}$		3 25	Initializes S_{B2} prior to checking for sign of product of Multiply. True at T_1 or T_1 and T_{14} of word 1 Multiply.

Term	Equation	Receptacle	Pin No.	Definition
$1^{S_{B1}}$		J525	17	S_{B1} indicates 16-word disagreement and is used as Flag code buffer flip-flop.
	$O_{B3} (B_6 B_5 B_4) B_2$		S N L	Copies contents of O_{B3} into S_{B1} for number agreement. O_{B3} holds 16-word disagreement at T_6 .
	$+ I_P (B_6 B_5 B_4) (B_2 B_1)$		38 V	Loads least significant bit of Flag code from I_P
$0^{S_{B1}}$			31	S_{B1} indicates 16-word disagreement and is used as Flag code buffer flip-flop.
	$I_P (B_6 B_4 B_3) (B_2 B_1)$		\bar{U} 36	Initializes S_{B1} if instruction is not flagged
	$+ B_4 (B_2 B_1)$		\bar{T} 37	Initializes at $T_2, T_6, T_{14},$ and T_{18}
1^{S_3}		J522	19	S_3 is a control flip-flop for writing into channel 50 and E, F, H, and U loops.
	$\left\{ \begin{array}{l} S_{B1} \\ + S_{B2} \end{array} \right\} \cdot (K_{FB} (K E) (E N_D T_X) S_{B3})$		41	
	$+ (O_3 O_2 O_1 E) (Q C_{B5} C_{B3} (T_X) A) C_{B4} C_{B2}$		S N	Loads state of S_{B3} into S_3 except when Flag code is 12
			5	
			42 4 3 21	Stores A register into channel 54 or 56
0^{S_3}			\bar{Y}	S_3 is a control flip-flop for writing into channel 50 and E, F, H, and U loops.
	T_{PA} $[T_P]$		D	Initialization

Term	Equation	Receptacle	Pin No.	Definition
$1S_2$	$\begin{aligned} & \left([K E] [E N_D T_X] \right) S_{B2} \\ & + (O_3 O_2 O_1 E) (Q C_{B5} C_{B3} [T_X] A) C_{B4} C_{B1} \end{aligned}$	J522	18	S_2 is a control flip-flop for writing into channel 50 and E, F, H, and U loops.
			S 5	Loads Flag code contained in S_{B2} into S_3
			42 4 3 40	Stores A register into channel 50 or 54
$0S_2$			\bar{X}	S_2 is a control flip-flop for writing into channel 50 and E, F, H, and U loops.
	T_{PA} [T _P]		D	Initialization
$1S_1$	$\begin{aligned} & \left\{ \begin{array}{l} S_{B3} \\ + S_{B2} \end{array} \right\} \left([K E] [E N_D T_X] \right) S_{B1} \\ & + (O_3 O_2 O_1 E) (Q C_{B5} C_{B3} [T_X] A) C_{B4} C_{B2} \end{aligned}$		1	S_1 is a control flip-flop for writing into channel 50 and E, F, H, and U loops.
			A	
			S M	Loads Flag code contained in S_{B1} into S_1 except when Flag code is 12
			5	
			42 4 3 2	
$0S_1$			\bar{W}	S_1 is a control flip-flop for writing into channel 50 and E, F, H, and U loops.
	T_{PA} [T _P]		D	Initialization
	$C_{U0} C_{L0}$			
S_{00}	$[C_5 C_4] [C_3 C_2 C_1]$	J415	16 21 \bar{D}	AND-gates for control of write switches

Term	Equation	Receptacle	Pin No.	Definition
s_{02}	$[C_5' C_4'] [C_3' C_2' C_1']$	J415	S 21 \bar{C}	AND gates for control of write switches.
s_{04}	$[C_5' C_4'] [C_3' C_2' C_1']$		17 21 W	
s_{06}	$[C_5' C_4'] [C_3' C_2' C_1']$		T 21 Y	
s_{10}	$[C_5' C_4'] [C_3' C_2' C_1']$		18 21 \bar{B}	
s_{12}	$[C_5' C_4'] [C_3' C_2' C_1']$		U 21 \bar{A}	
s_{14}	$[C_5' C_4'] [C_3' C_2' C_1']$		19 21 Z	
s_{16}	$[C_5' C_4'] [C_3' C_2' C_1']$		V 21 22	
s_{20}	$[C_5' C_4'] [C_3' C_2' C_1']$		\bar{F} 23 \bar{D}	
s_{22}	$[C_5' C_4'] [C_3' C_2' C_1']$		\bar{E} 23 \bar{C}	
s_{24}	$[C_5' C_4'] [C_3' C_2' C_1']$		24 23 W	
s_{26}	$[C_5' C_4'] [C_3' C_2' C_1']$		25 23 Y	
s_{30}	$[C_5' C_4'] [C_3' C_2' C_1']$		26 23 \bar{B}	

Term	Equation	Receptacle	Pin No.	Definition
s_{32}	$= [C_5' C_4'] [C_3' C_2' C_1']$	J415	27 23 \bar{A}	} AND gates for control of write switches
s_{34}	$= [C_5' C_4'] [C_3' C_2' C_1']$		28 23 Z	
s_{36}	$= [C_5' C_4'] [C_3' C_2' C_1']$		29 23 22	
s_{40}	$= [C_5' C_4'] [C_3' C_2' C_1']$		7 $\bar{P} \bar{D}$	
s_{42}	$= [C_5' C_4'] [C_3' C_2' C_1']$		H $\bar{P} \bar{C}$	
s_{44}	$= [C_5' C_4'] [C_3' C_2' C_1']$		38 $\bar{P} W$	
s_{46}	$= [C_5' C_4'] [C_3' C_2' C_1']$		$\bar{S} \bar{P} Y$	
s_{50}	$= D_{DW}^*$		35 \bar{Y}	
$1^T O$	T_X	J429	10	Bit counter logic
$0^T O$	T_O		1	
			9	Bit counter logic

Term	Equation	Receptacle	Pin No.	Definition
$1^T P$	$[K^N V_C R_C] S T_P$ $+ [B_5 B_4 B_2 B_1]$	J431	38	One-sets T_P each time a one appears in S and computer is in Synchronization mode
$0^T P$	T_P	J427	18	Bit counter logic
$1^T X$	T_P		5	Bit counter logic
$0^T X$	T_X		3	Bit counter logic
$1^U P$	$\left. \begin{array}{l} U_X V_X P_3 \\ + U_X V_X P_3 \\ + U_X V_X P_3 \\ + U_X V_X P_3 \end{array} \right\} F_C V_K T_O$ $+ F_C [T_P T_X T_O] V_K U_X$	J519	25, S	U_P is U loop write amplifier and sum flip-flop for Add/Subtract during Fine Countdown when integrating.
			Y Z 17	Add/Subtracts a zero and zero with a carry/borrow
			Y 18 19	Add/Subtracts a zero and one without a carry/borrow
			V \bar{T} \bar{V}	Integration of P_3 determines carry/borrow
			21 Z 19	Add/Subtracts a one and zero without a carry/borrow
			21 18 17	Add/Subtracts a one and one with a carry/borrow
			V W 23 21	Recirculation in Fine Countdown and integration is not being performed (V_K)

Term:	Equation	Receptacle	Pin No.	Definition
U_P (CONT)	$\left. \begin{array}{l} U_X S_3 \\ + U_X S_1 \end{array} \right\} + \left. \begin{array}{l} T_{PXO} \\ F_C [T_P T_X T_O] \\ + S_3 S_1 A_X \end{array} \right\}$	J519	25, S	
			21 6	} Normal recirculation
			21 3	
			$\bar{U} W$	During T_1 through T_{24} and not in Fine Countdown
			E 4 C	Flag A register into U loop
			UJ	AGC information
			28	Recirculation in Fine Countdown and integration is not being performed (V_K')
			Y Z 19	Add/Subtracts a zero and zero without a carry/borrow
			Y 18 17	Add/Subtracts a zero and one with a carry/borrow
			$V \bar{T} 43$	Integration
			21 Z 17	Add/Subtracts a one and zero with a carry/borrow
			21 18 19	Add/Subtracts a one and one without a carry/borrow
			$V W 23 Y$	Recirculation in Fine Countdown and integration is not being performed (V_K)
			Y 6	} Normal recirculation
			Y 3	
			$\bar{U} W$	During T_1 through T_{24} and not in Fine Countdown
			E 4 22	Flag A register into U loop
			\bar{A}	AGC information
${}^0 U_P =$	$\left. \begin{array}{l} U_X V_X P_3 \\ + U_X V_X P_3 \\ + U_X V_X P_3 \\ + U_X V_X P_3 \end{array} \right\} + \left. \begin{array}{l} T_{PXO} \\ F_C [T_P T_X T_O] V_K U_X \\ + S_3 S_1 A_X \end{array} \right\} + T_O$			

Term	Equation	Receptacle	Pin No.	Definition
$1V_C =$	$K(O_3 O_2 O_1 E) (Q' C_{B5} C_{B3} [T_X]_A) C_{B4} (C_{B2} C_{B1})$ $+ \left\{ \begin{array}{l} O_1 O_2 F_S^* \\ + O_4 O_2 \end{array} \right\} [K' V_C' R_C' J] [T_X]$	J521	\bar{A} $\bar{C} 23 32 \bar{B} 22$ $33 \bar{D} \bar{E}$ $T 25$ $\bar{F} Z$	V_C is V loop control flip-flop and mode control during Non-compute mode. One-sets V_C during store. The instruction is Store Accumulator (STO) into V loop. One-sets V_C when FILL switch is ON at which initiate Fill mode Manual Halt mode One-sets V_C when T is false. (Refer to 1^0_2 logic.)
$0V_C =$	$K_{TP} ([K]_A [T_P]_B)$ $+ M_R^*$ $+ ([K' J] V_C R_C C_{P5} C_{P4}) (C_{P3} C_{P2} C_{P1}) [T_P]$ $+ ([K' J] V_C R_C C_{P5} C_{P4}) (C_{P3} C_{P2} C_{P1}) [B_6 B_3 T_P]$ $+ ([K' V_C] R_C) J' C_{P5} S_{B3} [T_P]$ $+ ([K' V_C] J R_C) S_{B2} [T_X]$	J522	B 7 8 $J 9 D$ $J C 23$ $H F E A D$ $6 5 26$	V_C is V loop control flip-flop and mode control during Non-compute mode. Initialization when in Compute mode Initialization during synchronization Process submode of Load mode if Compute code was activated Process submode of Load mode if Halt code was activated A parity error was detected during parity check of Load mode A verify error was detected during Verify submode of Load mode

Term	Equation	Receptacle	Pin No.	Definition
$1V_K =$		J521	A	V_K samples resolver inputs, and decodes resolver change during carry/borrow.
	$I_{1B}^* W_A^{T_{PA}} [T_P]$		D 2 J	Samples phase B of resolver input I_1 at T_P of sectors 177, 01, 03, 05, 07, etc.
	$I_{2B}^* (W_B^{T_{PA}} W_A) [T_P]$		E F J	Samples phase B of resolver input I_2 at T_P of sectors 00, 04, 10, 14, etc.
	$I_{3B}^* (W_B^{T_{PA}} W_A) [T_P]$		H 11 J	Samples phase B of resolver input I_3 at T_P of sectors 02, 06, 12, 16, etc.
	$\left\{ \begin{array}{l} V_S' V_X \\ + V_S' V_X \end{array} \right\} W_A^{T_{CD}} ([B_6' B_5' B_3'])$		24 P	Decodes resolver lines I_2 and I_3 . If either phase A or B has changed in respect to four words earlier, V_K is one-set. $B_6' B_5' B_3' = T_X$ and T_O
	$\left\{ \begin{array}{l} V_S' Z_1 \\ + V_S' Z_1 \end{array} \right\} W_A^{T_{XA}} [T_X]$		3 13	
	$\left\{ \begin{array}{l} V_S' Z_2 \\ + V_S' Z_2 \end{array} \right\} W_A^{T_O}$		18 17	
	$\left\{ \begin{array}{l} V_S' Z_1 \\ + V_S' Z_1 \end{array} \right\} W_A^{T_{XA}} [T_X]$		24 6	Decodes resolver line I_1 . If phase A has changed, V_K is one-set.
	$\left\{ \begin{array}{l} V_S' Z_2 \\ + V_S' Z_2 \end{array} \right\} W_A^{T_O}$		2 25	
	$\left\{ \begin{array}{l} V_S' Z_2 \\ + V_S' Z_2 \end{array} \right\} W_A^{T_O}$		18 5	Decodes resolver line I_1 . If phase B has changed, V_K is one-set.
	$\left\{ \begin{array}{l} V_S' Z_2 \\ + V_S' Z_2 \end{array} \right\} W_A^{T_O}$		24 7	
$0V_K =$			2 1	V_K samples resolver inputs, and decodes resolver change during carry/borrow.
	$[B_5' B_4' B_2' B_1']$		18 8	
	$[B_5' B_4' B_2' B_1']$		V	Initialization
	$[B_5' B_4' B_2' B_1']$		10	

Term	Equation	Receptacle	Pin No.	Definition
$0V_K$	<p>(CONT)</p> $\left\{ \begin{array}{l} V_{AO} \\ (V_C V_X) V_S \\ V_{A1} \\ + (V_C V_X) V_S \\ \dots \\ V_{A2} \\ + (V_C V_X) V_S \\ V_{A3} \\ + (V_C V_X) V_S \end{array} \right\} F_C [T_P T_X T_O]^{T_{PXO}}$ $\left\{ \begin{array}{l} V_S V_X \\ + V_S V_X \end{array} \right\} W_A [T_X]^{T_{XA}}$ $\left\{ \begin{array}{l} V_S Z_1 \\ + V_S Z_1 \end{array} \right\} W_A [T_X]^{T_{XA}}$	J521	10	<p>Turns V_K off during adding when first zero appears from V_X</p> <p>Turns V_K off during subtracting when first one appears from V_X</p> <p>V_K is carry/borrow for resolver inputs during T_1 through T_{24}</p> <p>Same as V_{A0} and V_{A1} above except this equation is effective when storing A register into V loop</p> <p>If Phase A is zero and was zero four words earlier, V_K is zero-set.</p> <p>Resolver decoding I_2 and I_3</p> <p>If phase A is one now and was one four words earlier, V_K is zero-set.</p> <p>If phase A is zero now and was zero two words earlier, V_K is zero-set.</p> <p>Resolver decoding I_1</p> <p>If phase A is one now and was one two words earlier, V_K is zero-set.</p>
$1V_P$		J519	\bar{Y}	<p>V_P is V loop write amplifier and sum flip-flop for Add/Subtract of resolver inputs.</p>

Term	Equation	Receptacle	Pin No.	Definition
${}_1V_P$ (CONT)	$ \left\{ \begin{array}{l} V_{A1} \\ (V_C V_X) V_K \\ V_{A0} \\ + (V_C V_X) V_K \\ \\ V_{A3} \\ + (V_C A_X) V_K \\ V_{A2} \\ + (V_C A_X) V_K \end{array} \right\} F_C \begin{matrix} T_{PXO} \\ [T_P T_X T_O] \end{matrix} $ $ + \left\{ \begin{array}{l} V_{A1} \\ (V_C V_X) \\ \\ V_{A3} \\ + (V_C A_X) \end{array} \right\} F_C \begin{matrix} T_{PXO} \\ [T_P T_X T_O] \end{matrix} $ $ + V_S \begin{matrix} T_{CD} \\ [(B_6 B_5 B_3)] \end{matrix} $ $ + V_X \begin{matrix} T_{PA} \\ [T_P] \end{matrix} $	J519	\bar{Y} 39 23 $\bar{R} \bar{T}$ $\bar{U} W$ $\bar{P} 23$ 35 \bar{T} 39 $V W$ \bar{P} 38 37 40 \bar{S}	No change in resolver inputs therefore recirculate directly. Change in resolver inputs therefore recirculate inversely Resolver input Add/Subtract Same as V_{A1} and V_{A0} above except this equation is effective when storing A register into V loop Recirculation during Fine Countdown Stores A register into V loop during Fine Countdown Copies V_S into V_P during T_X and T_O . V_S contains phase A at T_X and phase A and B alike or different at T_O Inversion type AGC information
${}_0V_P =$		J519	\bar{L}	V_P is V loop write amplifier and sum flip-flop for Add/Subtract of resolver inputs

Term	Equation	Receptacle	Pin No.	Definition
$1V_S$	(CONT)	J521	S	Identical to $1V_K$ logic except this is phase A
	$+ I_{2A} \cdot (W_B' W_A) \cdot T_{PA}$		M F J	
	$+ I_{3A} \cdot (W_B' W_A) \cdot T_{PA}$		L 11 J	
	$+ V_S' V_K' \cdot (B_6' B_5' B_3')$	24 12 13	Resolver decoding at T_X and T_O when polarity of change is negative	
$0V_S$			4	V_S samples resolver inputs and decodes resolver change during Add/Subtract
	$(B_5' B_4' B_2' B_1')$		10	Initialization
	$+ V_S' V_K' \cdot (B_6' B_5' B_3')$	18 12 13		Resolver decoding at T_X and T_O when polarity of change is positive
$1V_{38}$		J537	\bar{X}	V_{38} is a voltage output C register
	$A_{XA} \cdot V_{3P}$		6 \bar{P}	$[V_T] = T_5$ through T_{13} or T_{14} through T_X . During VOC, copies state of A_X into V_{38} at T_{11} or T_{23} and T_{24}
	$[A_X] \cdot ([V_T] [B_4' B_3' B_2'] [C_{L6}])$		30	
$0V_{38}$			L \bar{P}	Refer to $1V_{38}$ logic
	$A_{XA} \cdot V_{3P}$		\bar{Y}	V_{37} is a voltage output C register
	$[A_X] \cdot ([V_T] [B_4' B_3' B_2'] [C_{L6}])$		$\bar{S} \bar{P}$	
$1V_{37}$				During VOC, copies A_P into V_{37} at T_{11} or T_{23} and T_{24}
	$A_P \cdot V_{3P}$			
	$[A_P] \cdot ([V_T] [B_4' B_3' B_2'] [C_{L6}])$			

142

Term	Equation	Receptacle	Pin No.	Definition
$0V_{37}$		J537	29	
	$A_P' \left([V_T] [B_4' B_3 B_2] [C_{1,6}] \right)$		$\bar{R} \bar{P}$	Refer to $1V_{37}$ logic
$1V_{36}$			\bar{W}	V_{36} is a voltage output C register
	$A_{24} \left([V_T] [B_4' B_3 B_2] [C_{L6}] \right)$		3 \bar{P}	During VOC, copies state of A_{24} into V_{36} at T_{11} or T_{23} and T_{24}
$0V_{36}$			31	
	$A_{24}' \left([V_T] [B_4' B_3 B_2] [C_{L6}] \right)$		4 \bar{P}	Refer to $1V_{36}$ logic
$1V_{35}$			\bar{V}	V_{35} is a voltage output C register
	$J \left([V_T] [B_4' B_3 B_2] [C_{L6}] \right)$		J \bar{P}	During VOC, copies state of J into V_{35} at T_{11} or T_{23} and T_{24}
$0V_{35}$			32	
	$J' \left([V_T] [B_4' B_3 B_2] [C_{L6}] \right)$		K \bar{P}	Refer to $1V_{35}$ logic
$1V_{34}$			15	V_{34} is a voltage output C register
	$A_P \left([V_T] B_4 [C_{L6}] \right) B_6'$		$\bar{5} Z 21$	During VOC, copies A_P into V_{34} at T_5 through T_8
	$+ [A_X] \left([V_T] B_4 [C_{L6}] \right) B_6$		6 Z 20	During VOC, copies A_X into V_{34} at T_{14} through T_{20}

Term	Equation	Receptacle	Pin No.	Definition
$0V_{34}$	$A_P' \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right) B_6'$	J537	28	} Refer to $1V_{34}$ logic
	$+ [A_X'] \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right) B_6$		L Z 20	
$1V_{33}$	$V_{34} \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right)$	J439	23	V_{33} is a voltage output C register
$0V_{33}$	$V_{34}' \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right)$		16 U	During VOC, copies V_{34} into V_{33} at T_5 through T_8 or T_{14} through T_{20}
			\bar{A}	
	$V_{34}' \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right)$		TU	Refer to $1V_{33}$ logic
$1V_{32}$	$V_{33} \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right)$		Z	V_{32} is a voltage output C register
			V U	During VOC, copies V_{33} into V_{32} at T_5 through T_8 or T_{14} through T_{20}
$0V_{32}$	$V_{33}' \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right)$		22	
			17 U	Refer to $1V_{32}$ logic
$1V_{31}$	$V_{32} \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right)$		X	V_{31} is a voltage output C register
			19 U	During VOC, copies V_{32} into V_{31} at T_5 through T_8 or T_{14} through T_{20}
$0V_{31}$	$V_{32}' \left(\frac{V_{3S}}{[V_T] B_4 [C_{L6}]} \right)$		20	
			W U	Refer to $1V_{31}$ logic

Term	Equation	Receptacle	Pin No.	Definition
$1V_{28}$	$A_{XA} V_{2P}$ $[A_X] ([V_T] [B_4 B_3 B_2] [C_{L5}])$	J537	\bar{U}	V_{26} is a voltage output B register
$0V_{28}$	$A_{XA} V_{2P}$ $[A_X] ([V_T] [B_4 B_3 B_2] [C_{L5}])$		6 H	During VOB, copies state of A_X into V_{28} at T_{11} or T_{23} and T_{24}
$1V_{27}$	V_{2P} $A_P ([V_T] [B_4 B_3 B_2] [C_{L5}])$		33	
$0V_{27}$	V_{2P} $A_P ([V_T] [B_4 B_3 B_2] [C_{L5}])$		L H	Refer to $1V_{28}$ logic
$1V_{27}$	V_{2P} $A_P ([V_T] [B_4 B_3 B_2] [C_{L5}])$		\bar{T}	V_{27} is a voltage output B register
$0V_{27}$	V_{2P} $A_P ([V_T] [B_4 B_3 B_2] [C_{L5}])$		\bar{S} H	During VOB, copies A_P into V_{27} at T_{11} or T_{23} and T_{24}
$1V_{26}$	V_{2P} $A_{24} ([V_T] [B_4 B_3 B_2] [C_{L5}])$		34	
$0V_{26}$	V_{2P} $A_{24} ([V_T] [B_4 B_3 B_2] [C_{L5}])$		\bar{R} H	Refer to $1V_{27}$ logic
$1V_{26}$	V_{2P} $A_{24} ([V_T] [B_4 B_3 B_2] [C_{L5}])$		F	V_{26} is a voltage output B register
$0V_{26}$	V_{2P} $A_{24} ([V_T] [B_4 B_3 B_2] [C_{L5}])$		3 H	During VOB, copies A_{24} into V_{26} at T_{11} or T_{23} and T_{24}
$1V_{25}$	V_{2P} $J ([V_T] [B_4 B_3 B_2] [C_{L5}])$		7	
$0V_{25}$	V_{2P} $J ([V_T] [B_4 B_3 B_2] [C_{L5}])$		4 H	Refer to $1V_{26}$ logic
$1V_{25}$	V_{2P} $J ([V_T] [B_4 B_3 B_2] [C_{L5}])$		E	V_{25} is a voltage output B register
$0V_{25}$	V_{2P} $J ([V_T] [B_4 B_3 B_2] [C_{L5}])$		J H	During VOB, copies J into V_{25} at T_{11} or T_{23} and T_{24}
$1V_{25}$	V_{2P} $J ([V_T] [B_4 B_3 B_2] [C_{L5}])$		8	
$0V_{25}$	V_{2P} $J ([V_T] [B_4 B_3 B_2] [C_{L5}])$		K H	Refer to $1V_{25}$ logic

145

Term	Equation	Receptacle	Pin No.	Definition
$1V_{24}$	V_{25} $A_P ((V_T) B_4 (C_{L5})) B_6$	J537	16	V_{24} is a voltage output B register
			$\bar{S} \bar{A} 21$	During VOB, copies A_P into V_{24} at T_5 through T_8
	$A_{XA} V_{25}$ $+ [A_X] ((V_T) B_4 (C_{L5})) B_6$		$6 \bar{A} 20$	During VOB, copies A_X into V_{24} at T_{14} through T_{20}
$0V_{24}$			27	
	V_{25} $A_P ((V_T) B_4 (C_{L5})) B_6$		$\bar{R} \bar{A} 21$	} Refer to $1V_{24}$ logic
	$A_{XA} V_{25}$ $+ [A_X] ((V_T) B_4 (C_{L5})) B_6$		$L \bar{A} 20$	
$1V_{23}$	V_{25} $V_{24} ((V_T) B_4 (C_{L5}))$	J439	L	V_{23} is a voltage output B register
			10 15	During VOB, copies V_{24} into V_{23} at T_5 through T_8 or T_{14} through T_{20}
$0V_{23}$			8	
	V_{25} $V_{24} ((V_T) B_4 (C_{L5}))$		J 15	Refer to $1V_{23}$ logic
$1V_{22}$			12	V_{22} is a voltage output B register
	V_{25} $V_{23} ((V_T) B_4 (C_{L5}))$		18 15	During VOB, copies V_{23} into V_{22} at T_5 through T_8 or T_{14} through T_{20}
$0V_{22}$			11	
	V_{25} $V_{23} ((V_T) B_4 (C_{L5}))$		M 15	Refer to $1V_{22}$ logic

Term	Equation	Receptacle	Pin No.	Definition
$1V_{21}$	$V_{22} \left((V_T) B_4 [C_{L5}] \right)$	J439	13	V_{21} is a voltage output B register
$0V_{21}$	$V_{22} \left((V_T) B_4 [C_{L5}] \right)$		S 15	During VOB, copies V_{22} into V_{21} at T_5 through T_8 or T_{14} through T_{20}
			N	
			P 15	Refer to $1V_{21}$ logic
$1V_{18}$	$A_{XA} \left((V_T) [B_4 B_3 B_2] [C_{L4}] \right)$	J537	13	V_{18} is a voltage output A register
$0V_{18}$	$A_{XA} \left((V_T) [B_4 B_3 B_2] [C_{L4}] \right)$		6 5	During VOA, copies A_X into V_{18} at T_{11} or T_{23} and T_{24}
			A	
			L 5	Refer to $1V_{18}$ logic
$1V_{17}$	$A_P \left((V_T) [B_4 B_3 B_2] [C_{L4}] \right)$		11	V_{17} is a voltage output A register
$0V_{17}$	$A_P \left((V_T) [B_4 B_3 B_2] [C_{L4}] \right)$		$\bar{S} 5$	During VOA, copies A_P into V_{17} at T_{11} or T_{23} and T_{24}
			B	
			$\bar{R} 5$	Refer to $1V_{17}$ logic
$1V_{16}$	$A_{24} \left((V_T) [B_4 B_3 B_2] [C_{L4}] \right)$		C	V_{16} is a voltage output A register
			3 5	During VOA, copies A_{24} into V_{16} at T_{11} or T_{23} and T_{24}

Term	Equation	Receptacle	Pin No.	Definition
$0V_{16}$	$A_{24}' \left((V_T) [B_4' B_3 B_2] [C_{L4}] \right)^{V_{1P}}$	J537	10	
$1V_{15}$	$J \left((V_T) [B_4' B_3 B_2] [C_{L4}] \right)^{V_{1P}}$		D	V_{15} is a voltage output A register
$0V_{15}$	$J'' \left((V_T) [B_4' B_3 B_2] [C_{L4}] \right)^{V_{1P}}$		J 5	During VOA, copies J into V_{15} at T_{11} or T_{23} and T_{24}
$1V_{14}$	$A_P \left((V_T) B_4 [C_{L4}] \right)^{V_{1S}} B_6'$		9	Refer to $1V_{15}$ logic
$0V_{14}$	$+ [A_X] \left((V_T) B_4 [C_{L4}] \right)^{V_{1S}} B_6$		K 5	V_{14} is a voltage output A register
$0V_{14}$	$A_P \left((V_T) B_4 [C_{L4}] \right)^{V_{1S}} B_6'$		17	During VOA, copies A_P into V_{14} at T_5 through T_8
$1V_{13}$	$+ [A_X] \left((V_T) B_4 [C_{L4}] \right)^{V_{1S}} B_6$		5 18 21	During VOA, copies A_X into V_{14} at T_{14} through T_{20}
$1V_{13}$	$V_{14}' \left((V_T) B_4 [C_{L4}] \right)^{V_{1S}}$	J439	26	Refer to $1V_{14}$ logic
$1V_{13}$	$V_{14}' \left((V_T) B_4 [C_{L4}] \right)^{V_{1S}}$		7	V_{13} is a voltage output A register
$1V_{13}$	$V_{14}' \left((V_T) B_4 [C_{L4}] \right)^{V_{1S}}$		Z A	During VOA, copies V_{14} into V_{13} at T_5 through T_8 or T_{14} through T_{20}

148

Term	Equation	Receptacle	Pin No.	Definition
$0V_{13}$	$V_{14} \begin{matrix} V_{1S} \\ ([V_T] B_4 [C_{L4}]) \end{matrix}$	J439	H	
$1V_{12}$	$V_{13} \begin{matrix} V_{1S} \\ ([V_T] B_4 [C_{L4}]) \end{matrix}$		B A	Refer to $1V_{13}$ logic
$0V_{12}$	$V_{13} \begin{matrix} V_{1S} \\ ([V_T] B_4 [C_{L4}]) \end{matrix}$		F	V_{12} is a voltage output A register
$1V_{11}$	$V_{12} \begin{matrix} V_{1S} \\ ([V_T] B_4 [C_{L4}]) \end{matrix}$		3 A	During VOA, copies V_{13} into V_{12} at T_5 through T_8 or T_{14} through T_{20}
$0V_{11}$	$V_{12} \begin{matrix} V_{1S} \\ ([V_T] B_4 [C_{L4}]) \end{matrix}$		6	
$1W_A$	$S \begin{matrix} T_{21} \\ ([B_6 B_4 B_3] [B_2 B_1]) \end{matrix}$	J525	C A	Refer to $1V_{12}$ logic
$0W_A$	$([B_6 B_5 B_4] [B_2 B_1])$		E	V_{11} is a voltage output A register
$1W_B$	$S \begin{matrix} T_{22} \\ ([B_6 B_4 B_3] [B_2 B_1]) \end{matrix}$		L A	During VOA, copies V_{12} into V_{11} at T_5 through T_8 or T_{14} through T_{20}
			5	
			D A	Refer to $1V_{11}$ logic
			43	W_A and W_B are module four counter for V and R loops
			39 36	One-sets W_A when a one appears on sector track at T_{21}
			T	W_A and W_B are module four counter for V and R loops
			12	Initialization
			\bar{X}	
			39 \bar{R}	One-sets W_B when a one appears on sector track at T_{22}

Term	Equation	Receptacle	Pin No.	Definition
$0^W B$	$\begin{matrix} & & T_{20} \\ & & ([B_6 B_5 B_4] [B_2 B_1]) \end{matrix}$	J525	18	
$1^W C1$	$(O_3 O_2 O_1 E) D' A_X [T_P T_X T_O]$	J413	41	Initialization W_{C1} writes ones into cold storage
	$+ (O_3 O_2 O_1 E) D' A_X [T_P T_X T_O]$		34 33 23 22	One-sets W_{C1} when instruction is STO and a one is in A_X : ($O_P = STO$; $T_{PXO} = T_1$ through T_{24})
	$+ (O_3 O_2 O_1 E) D' T_P$		34 35	Writes a one at T_P time for AGC; $O_P = STO$
$0^W C1$	$\begin{matrix} A_{XP} \\ (A_X T_P) \end{matrix}$		42	W_{C1} writes ones into cold storage
	$+ T_X$		\bar{V}	Zero-sets W_{C1} when a zero is in A_X
			\bar{T}	Initialization
$1^W C0$	$\left\{ \begin{matrix} T_{PXO} \\ A_X [T_P T_X T_O] \\ + T_O \end{matrix} \right\} (O_3 O_2 O_1 E) D'$		43	W_{C0} writes zeros into cold storage
			P 22	One-sets W_{C0} when a zero is in A_X
			34 33	Stores instruction
			36	Writes a zero at T_O for AGC
$0^W C0$	$A_X [T_P T_X T_O]$		\bar{J}	W_{C0} writes zeros into cold storage
	$+ T_P$		23 22	Zero-sets W_{C0} when a one is in A_X
			21	Initialization

Term	Equation	Receptacle	Pin No.	Definition
$1^{W_{H1}}$	$\begin{aligned} & \overset{S_{C3}}{(s_3 \ s_2 \ s_1)} \overset{T_{PXO}}{A_X [T_P \ T_X \ T_O]} \\ & + \overset{S_{C3}}{(s_3 \ s_2 \ s_1)} T_P \end{aligned}$	J413	\bar{X}	W_{H1} writes ones into channel 50
			37 23 22	One-sets W_{H1} when instruction is STO as flag A register into channel 50 and a one is in A_X
			37 21	Writes a one at T_P for AGC when instruction is STO into channel 50
$0^{W_{H1}}$	$\begin{aligned} & \overset{A_{XP}}{(A_X \ T_P)} \\ & + T_X \end{aligned}$		\bar{K}	W_{H1} writes ones into channel 50
			\bar{V}	Zero-sets W_{H1} when a zero is in A_X
			\bar{T}	Initialization
$1^{W_{H0}}$	$\begin{aligned} & \overset{S_{C3}}{(s_3 \ s_2 \ s_1)} \overset{A_{XP}}{(A_X \ T_P)} \\ & + \overset{S_{C3}}{(s_3 \ s_2 \ s_1)} T_O \end{aligned}$		\bar{F}	W_{H0} writes zeros into channel 50
			37 \bar{V}	One-sets W_{H0} when instruction is store STO or flag A register into channel 50 and zero is in A_X
			37 36	Writes a zero at T_O for AGC when instruction is STO into channel 50
$0^{W_{H0}}$	$\begin{aligned} & \overset{T_{PXO}}{A_X [T_P \ T_X \ T_O]} \\ & + T_P \end{aligned}$		S	W_{H0} writes zeros into channel 50
			23 22	Zero-sets W_{H0} when a one is in A_X
			21	Initialization
1^{Z_2}	$V_S \overset{W_A}{A} \overset{T_O}{T_O}$	J521	30	Z_2 indicates phase A and B alike or different
			18 2 1	One-sets Z_2 when resolver lines I_{1A} and I_{1B} are alike
0^{Z_2}	$V_S \overset{W_A}{A} \overset{T_O}{T_O}$		31	Z_2 indicates phase A and B alike or different
			24 2 1	Zero-sets Z_2 when resolver lines I_{1A} and I_{1B} are different

Term	Equation	Receptacle	Pin No.	Definition
$1Z_1$	$V_S W_A \begin{matrix} T_{XA} \\ [T_X] \end{matrix}$	J521	26	Z_2 indicates phase A and B alike or different
$0Z_1$	$V_S W_A \begin{matrix} T_{XA} \\ [T_X] \end{matrix}$		18 2 25	One-sets Z_1 when resolver line I_{1A} is true
			29	Z_1 indicates phase A is one or zero
			24 2 25	Zero-sets Z_1 when resolver line I_{1A} is false
PRIMARY AND GATES				
(A_{XP})	$(A_X T_P)$		526 39 $\bar{P} \bar{R}$	
(B_{LU3})	$(B_6 B_5 B_4)$		529 X 27 D 8	
(C_{U3})	$(C_5 C_4)$		533 S $\bar{E} \bar{F}$	
(C_{BLO})	$(C_{B3} C_{B2} C_{B1})$		528 $\bar{H} 24 \bar{B} \bar{A}$	
(C_{BLT})	$(D B_5 B_4)$		529 N T D V	
(C_{BST})	$(O_3 O_1) D N_D [B_6 B_5 B_3]$		529 29 32 25 33 34	
(C_{B21})	$(C_{B2} C_{B1})$		528 U $\bar{B} \bar{A}$	
(C_{B53})	$(Q C_{B5} C_{B3} [T_X A])$		528 29 26 $\bar{D} 25 9$	
(C_{PIR})	$(K_A C_{P5} C_{P3} C_{P2})$		528 16 J 23 20 X	
(C_{PL0})	$(C_{P3} C_{P2} C_{P1})$		528 13 V 18 W	
(C_{PL1})	$(C_{P3} C_{P2} C_{P1})$		528 31 V 18 19	
(C_{PL2})	$(C_{P3} C_{P2} C_{P1})$		528 S V X W	
(C_{PL3})	$(C_{P3} C_{P2} C_{P1})$		528 15 V X 19	
(C_{PL4})	$(C_{P3} C_{P2} C_{P1})$		528 $\bar{K} 20 18 W$	

Term	Equation	Receptacle	Pin No.	Definition
(C_{PL5})	$(C_{P3} C_{P2} C_{P1})$		528 30 20 18 19	
(C_{PL6})	$(C_{P3} C_{P2} C_{P1})$		528 T 20 X W	
(C_{PL7})	$(C_{P3} C_{P2} C_{P1})$		528 J 20 X 19	
(D_S)	$(D_C [B_6^{\text{BSUO}} B_5'])$		529 C 28 9	
(D_{13}')	$(D' [B_6 B_3 T_{P13}'])$		528 39 41 43	
(E_{OP})	$(N_D [D_{TP}'])$		533 D W Y	
(E_{TP})	$(E [D_{TP}'])$		533 C Z Y	
(I_{CX})	$(I_C I_X')$		528 A E 5	
(I_{XE})	$(I_X E)$		528 40 37 R	
(K_{DP})	$([K_A] [D_{TP}'])$		533 27 23 24	
(K_D')	$(K D')$		433 P 33 34	
(K_{FB})	$([K E] [E_{N_D}^{\text{EFB}} T_X'])$		533 42 W V	
(K_{IC})	$([K_A] I_C T_P')$		528 C J 7 H	
(K_{TP})	$([K_A] [T_{PB}'])$		533 26 23 22	
(M_C)	$(C_4 C_3 A_C)$		533 A F J J	
(N_L')	$(K_{N_C}^{\text{V}_C})$		526 25 23 22	
(N_W)	$([K' V_C] J R_C')$		526 C K 8 Y	

Term	Equation	Receptacle	Pin No.	Definition
(T_{10})	$(B_5 B_4 B_3 B_1')$		529 22 D V W 19	
(T_{12})	$(B_3 B_2)$		529 16 C 18	
(T_{14})	$(B_{LU7} B_6 B_5 B_4 B_2')$		529 \bar{K} 36 30	
(T_{15})	$(B_{LU7} B_6 B_5 B_4 B_1)$		529 \bar{A} 36 37	
(T_{16})	$(B_{LU7} B_6 B_5 B_4 B_{L2} B_2 B_1')$		529 \bar{J} 36 35	
(T_{17})	$(B_{LU5} B_{L1} B_6 B_5 B_4 B_2 B_1')$		529 \bar{T} 40 42	
(T_{18})	$(B_{LU5} B_{L0} B_6 B_5 B_4 B_2 B_1')$		529 \bar{W} 40 39	
(T_{19})	$(B_{LU5} B_6 B_5 B_4 B_2 B_1)$		529 \bar{R} 40 18 37	
(T_{20})	$(B_{LU5} B_{L2} B_6 B_5 B_4 B_2 B_1')$		529 \bar{U} 40 35	
(T_{21})	$(B_{6MI} B_{L1} B_6 B_4 B_3 B_2 B_1')$		529 \bar{X} 43 42	
(T_{22})	$(B_{6MI} B_{L0} B_6 B_4 B_3 B_2 B_1')$		529 \bar{Y} 43 39	
(T_{23})	$(B_{M3} B_4 B_3 B_2 B_5 B_1)$		529 \bar{F} 38 26 37	
(T_{816})	$(B_{L2} B_5 B_3 B_2 B_1')$		528 4 3 2 1	
(V_{AO})	$(V_C V_X')$		526 \bar{W} 22 11	

154

Term	Equation	Receptacle	Pin No.	Definition
(O_{MOI})	$([K O_4^{O_{MO}} O_3] O_1)$		526	$\bar{C} \bar{N} \bar{A}$
(O_{YAC})	$([K E O_4^{O_Y} O_3 O_2 O_1] A_C)$		533	11 H J
(O_{YRS})	$([K E O_4^{O_Y} O_3 O_2 O_1] C_5 C_3)$		533	1 H \bar{A} \bar{J}
(O_{YST})	$([K E O_4^{O_Y} O_3 O_2 O_1] C_5 A_C)$		533	M H \bar{E} \bar{J}
(O_{XPR})	$([K E O_4^{O_X} O_3 O_2 O_1] [B_6^{B_{UO3}} B_5 B_3] C_5 C_4 C_3)$		533	30 \bar{Y} \bar{H} \bar{E} \bar{F} \bar{J}
(O_{XUO})	$([K E O_4^{O_X} O_3 O_2 O_1] [C_5^{C_{UO}} C_4])$		533	43 \bar{Y} \bar{X}
(O_{XU2})	$([K E O_4^{O_X} O_3 O_2 O_1] [C_5^{C_{U2}} C_4])$		533	\bar{M} \bar{Y} \bar{N}
(S_{C3})	$(S_3 S_2 S_1)$		528	B F 6 L
(T_{CD})	$([B_6^{B_{SUO}} B_5] B_3)$		529	P 9 C
(T_{EH})	$(B_6 B_3)$		529	4 A C
(T_1)	$([B_6^{B_{UO3}} B_5 B_3] B_4)$		529	21 34 V
(T_2)	$([B_6^{B_{UO3}} B_5 B_3] [B_2^{B_{L0}} B_1])$		529	\bar{L} 34 39
(T_4)	$([B_6^{B_{SUO}} B_5] [B_2^{B_{L2}} B_1])$		529	\bar{E} 9 35
(T_5)	$([B_6^{B_{SUO}} B_5] B_4 [B_2^{B_{L1}} B_1])$		529	Z 9 8 42

Term	Equation	Receptacle	Pin No.	Definition
(N_{JT})	$(K' V_C' J_T B_4')$		528 \bar{U} 32 33 $\bar{L} \bar{M}$	
(N_{PG})	$([K' J'] V_C R_C' C_{P5} C_{P4})$		526 43 $\bar{K} \bar{S} Y \bar{L} \bar{M}$	
(N_{SC})	$([K' J'] V_C R_C)$		526 $\bar{Y} \bar{K} \bar{S} Z$	
(N_{ST})	$([K' V_C] O_4)$		526 B K \bar{B}	
(N_{CU3})	$(N_C C_5 C_4)$		533 13 T $\bar{E} \bar{F}$	
(N_{ENT})	$([K' J'] V_C')$		526 $\bar{X} \bar{K} 22$	
(N_{LRC})	$([K' V_C] R_C')$		526 E K Y	
(O_A)	$([K E] O_4 O_3)$		526 \bar{E} 10 \bar{B} 18	
(O_F)	$([K E] O_4 O_3' O_2' O_1)$		526 M 10 \bar{B} 9 W J	
(O_M)	$([K E] O_4' O_3)$		526 \bar{D} 10 41 18	
(O_P)	$(O_3' O_2 O_1 E)$		526 N 9 13 J 3	
(O_{CX})	$([K_A] O_4' O_2 [O_3' O_1] [T_{XA}])$		528 D J 8 10 K 9	
(O_{LC})	$([K E O_4' O_3' O_1] A_C)$		526 \bar{U} 35 34	
(O_{LF})	$([K E O_4' O_3' O_1] N_C)$		526 29 35 \bar{J}	
(O_{UO})	$([K O_4 O_3' O_2 O_1] [T_{OA}])$		526 \bar{V} 38 37	
(O_{BSM})	$([K_A] I_P' O_{B3} O_{B2} [D_{TP}])$		528 \bar{V} J 35 \bar{P} 34 \bar{N}	
(O_{MFP})	$([K N_C O_4' O_3] T_P)$		526 28 32 36	

Term	Equation	Receptacle	Pin No.	Definition
(V_{A1})	$(V_C V_X)$		526 40 22 24	
(V_{A2})	$(V_C A_X)$		526 30 \bar{S} \bar{P}	
(V_{A3})	$(V_C A_X)$		526 L \bar{S} 5	
(V_{1P})	$([K E O_4 O_3 \overset{V_T}{O_2} O_1 C_5 C_4 A_K] [C_3 C_2 C_1] \overset{C_{L4}}{\{B_4 B_3 B_2\}} \overset{B_{M3}}{\})$		533 \bar{K} \bar{S} \bar{R} \bar{T}	
(V_{2P})	$([K E O_4 O_3 \overset{V_T}{O_2} O_1 C_5 C_4 A_K] [C_3 C_2 C_1] \overset{C_{L5}}{\{B_4 B_3 B_2\}} \overset{B_{M3}}{\})$		533 41 \bar{S} \bar{U} \bar{T}	
(V_{3P})	$([K E O_4 O_3 \overset{V_T}{O_2} O_1 C_5 C_4 A_K] [C_3 C_2 C_1] \overset{C_{L6}}{\{B_4 B_3 B_2\}} \overset{B_{M3}}{\})$		533 L \bar{S} 33 \bar{T}	
(V_{1S})	$([K E O_4 O_3 \overset{V_T}{O_2} O_1 C_5 C_4 A_K] [C_3 C_2 C_1] \overset{C_{L4}}{B_4})$		533 40 \bar{S} \bar{R} \bar{P}	
(V_{2S})	$([K E O_4 O_3 \overset{V_T}{O_2} O_1 C_5 C_4 A_K] [C_3 C_2 C_1] \overset{C_{L5}}{B_4})$		533 39 \bar{S} \bar{U} \bar{P}	
(V_{3S})	$([K E O_4 O_3 \overset{V_T}{O_2} O_1 C_5 C_4 A_K] [C_3 C_2 C_1] \overset{C_{L6}}{B_4})$		533 31 \bar{S} 33 \bar{P}	
(W_0)	$(W_B W_A)$		528 \bar{Y} 38 \bar{T}	
(W_1)	$(W_B W_A)$		528 \bar{X} 38 \bar{S}	
(W_3)	$(W_B W_A)$		528 \bar{W} 36 \bar{S}	
(W_{BB3})	$W_B B_3$		529 15 10 C	
$[A_X]_A$	$[A_X]$	LOGIC DRIVERS PRIMARY AND GATES	526 1 5	
$[A_X]_{A'}$	$[A_X]'$		526 \bar{T} \bar{P}	
$[B_{L0}]$	$[B_2 B_1]'$		529 \bar{E} 30 19	
$[B_{L1}]$	$[B_2 B_1]$		529 \bar{N} 30 37	
$[B_{L2}]$	$[B_2 B_1]'$		529 \bar{H} 18 19	

Term	Equation	Receptacle	Pin No.	Definition
$[B_{M3}]$	$= [B_4' B_3' B_2']$		529 20 V W 18	
$[B_{LU5}]$	$= [B_6' B_5' B_4']$		529 K A 26 8	
$[B_{LU7}]$	$= [B_6' B_5' B_4']$		529 J A D 8	
$[B_{SU0}]$	$= [B_6' B_5']$		529 \bar{P} 27 26	
$[B_{UO3}]$	$= [B_6' B_5' B_3']$		529 Y 27 26 W	
$[D_{6M1}]$	$= [B_6' B_4' B_3']$		529 H A V W	
$[C_{L0}]$	$= [C_3' C_2' C_1']$		533 4 7 F 6	
$[C_{L1}]$	$= [C_3' C_2' C_1']$		533 B 7 F 8	
$[C_{L2}]$	$= [C_3' C_2' C_1']$		533 9 7 5 6	
$[C_{L3}]$	$= [C_3' C_2' C_1']$		533 10 7 5 8	
$[C_{L4}]$	$= [C_3' C_2' C_1']$		533 2 \bar{J} F 6	
$[C_{L5}]$	$= [C_3' C_2' C_1']$		533 D \bar{J} F 8	
$[C_{L6}]$	$= [C_3' C_2' C_1']$		533 K \bar{J} 5 6	
$[C_{L7}]$	$= [C_3' C_2' C_1']$		533 L \bar{J} 5 8	
$[C_{U0}]$	$= [C_5' C_4']$		533 29 \bar{A} \bar{B}	
$[C_{U1}]$	$= [C_5' C_4']$		533 28 \bar{A} \bar{F}	
$[C_{U2}]$	$= [C_5' C_4']$		533 P \bar{E} \bar{B}	
$[D_{CA}']$	$= [D_C']$		533 32 34	
$[D_{TP}]$	$= [D' T_P]$		529 24 25 2	
$[D_{TP}']$	$= [D' T_P]$		529 13 T 2	
$[E_{FB}]$	$= [E^N D' T_X]$		533 25 Z 21 19	

Term	Equation	Receptacle	Pin No.	Definition
$[K_A]$	$= [K]$		526 A 2	
$[K_E]$	$= [K E]$		526 \bar{F} 2 3	
$[N_J]$	$= [K' J']$		526 17 23 21	
$[N_L]$	$= [K' V_C]$		526 31 23 \bar{S}	
$[N_{MH}]$	$= [K' V_C' R_C' J]$		526 16 23 22 Y 8	
$[N_{RS}]$	$= [K' V_C' R_C]$		526 12 23 22 Z	
$[O_L]$	$= [K E O_4' O_3' O_1']$		526 P 2 3 41 9 J	
$[O_U]$	$= [K O_4' O_3' O_2' O_1']$		526 T 2 \bar{B} 9 13 \bar{A}	
$[O_X]$	$= [K E O_4' O_3' O_2' O_1']$		526 S 2 3 \bar{B} 9 W \bar{A}	
$[O_Y]$	$= [K E O_4' O_3' O_2' O_1']$		526 \bar{H} 2 3 41 9 W \bar{A}	
$[O_{MF}]$	$= [K N_C O_4' O_3]$		526 42 2 \bar{J} 41 18	
$[O_{MO}]$	$= [K Q O_4' O_3]$		526 F 2 H 41 18	
$[O_{31}]$	$= [O_3' O_1']$		526 V 9 \bar{A}	
$[S_{C6}]$	$= [(O_Y) C_5 Q]$		526 6 19 15 H	
$[T_{OA}]$	$= [T_O]$		529 \bar{S} 41	
$[T_{PA}]$	$= [T_P]$		529 12 2	
$[T_{PB}]$	$= [T_P]$		529 7 2	
$[T_{11}]$	$= [B_5 B_4' B_3 B_2]$		529 S D V W 18	
$[T_{13}]$	$= [B_6 B_3' T_P]$		529 3 A C 1	
$[T_{24}]$	$= [B_5 B_4' B_2 B_1]$		529 23 26 V 18 19	
$[T_{XA}]$	$= [T_X]$		529 \bar{M} 31	
$[T_{PXO}]$	$= [T_P' T_X' T_O']$		533 38 35 36 37	
$[V_T]$	$= [K E O_4' O_3' O_2' O_1' C_5' C_4' A_R]$		533 15 23 Z 16 17 U 18 \bar{A} \bar{F} V	