

LD 2003

LD 2003

LOGIC DIAGRAMS
for
DMA/DISC STORAGE UNIT
CONTROLLER

July 15, 1976


basic / four corporation
an MAI company 


DMA/DISC STORAGE UNIT CONTROLLER


<u>Title</u>	<u>Unit</u>	<u>Page</u>	<u>Revision Date</u>
CPU Output Data Bus	Disc Control Logic Board	0010	Original
CPU I/O Control Bus	Disc Control Logic Board	0020	Original
Function Decoding	Disc Control Logic Board	0030	Original
Mode Register	Disc Control Logic Board	0040	Original
Drive and Cylinder Address	Disc Control Logic Board	0050	Original
Cylinder Address and Seek	Disc Control Logic Board	0060	Original
Fixed Disc Sector Address	Disc Control Logic Board	0070	Original
Removable Disc Sector Address	Disc Control Logic Board	0080	Original
Disc Select	Disc Control Logic Board	0090	Original
Address Compare and Head Selection	Disc Control Logic Board	0100	Original
Synchronizing	Disc Control Logic Board	0110	Original
Preamble Control	Disc Control Logic Board	0120	Original
Data Block Control	Disc Control Logic Board	0130	Original
Postamble Control	Disc Control Logic Board	0140	Original
Read Byte Control	Disc Control Logic Board	0150	Original
Read Byte Register	Disc Control Logic Board	0160	Original
Byte Ready	Disc Control Logic Board	0170	Original
D Bus Bits 0 and 1	Disc Control Logic Board	0180	Original
D Bus Bits 2 and 3	Disc Control Logic Board	0190	Original
D Bus Bits 4 and 5	Disc Control Logic Board	0200	Original
D Bus Bits 6 and 7 and Interrupt	Disc Control Logic Board	0210	Original
Write Data	Disc Control Logic Board	0220	Original
Power Distribution	Disc Control Logic Board	0230	Original
Routine Select and Reset	DMA Logic Microprocessor Board	0240	Original
Program Counter	DMA Logic Microprocessor Board	0250	Original


<u>Title</u>	<u>Unit</u>	<u>Page</u>	<u>Revision Date</u>
Program ROM, Sheet 1	DMA Logic Microprocessor Board	0260	Original
Program ROM, Sheet 2	DMA Logic Microprocessor Board	0270	Original
Program ROM, Sheet 3	DMA Logic Microprocessor Board	0280	Original
Program ROM, Sheet 4	DMA Logic Microprocessor Board	0290	Original
Request DMA Cycle	DMA Logic Microprocessor Board	0300	Original
Memory Address Register, Sheet 1	DMA Logic Microprocessor Board	0310	Original
Memory Address Register, Sheet 2	DMA Logic Microprocessor Board	0320	Original
DMA Strobe and DA Bus Byte Select Circuits	DMA Logic Microprocessor Board	0330	Original
F Bus and Memory Write Circuits	DMA Logic Microprocessor Board	0340	Original
G Register	DMA Logic Microprocessor Board	0350	Original
A Bus Register	DMA Logic Microprocessor Board	0360	Original
B Bus Register	DMA Logic Microprocessor Board	0370	Original
Arithmetic Logic Unit and Scratch Pad Memory, Sheet 1	DMA Logic Microprocessor Board	0380	Original
Arithmetic Logic Unit and Scratch Pad Memory, Sheet 2	DMA Logic Microprocessor Board	0390	Original
KB0 Register	DMA Logic Microprocessor Board	0400	Original
KB1 Register and KB Mux	DMA Logic Microprocessor Board	0410	Original
DA Bus Low Order Byte	DMA Logic Microprocessor Board	0420	Original
DA Bus High Order Byte and Disc Serial Write	DMA Logic Microprocessor Board	0430	Original
KC Register	DMA Logic Microprocessor Board	0440	Original
KD/KC Compare	DMA Logic Microprocessor Board	0450	Original
KD/KB Compare	DMA Logic Microprocessor Board	0460	Original
Power Distribution	DMA Logic Microprocessor Board	0470	Original

INTERCONNECTION DIAGRAM









0180 SEEK COMPLETE


0030 DISC READ


0030 CLEAR MODE


0030 DISC WRITE


0030 KEYSEARCH MODE


0030 INPUT KEYSEARCH RESULTS














0100 DISC SELECT
 0070 FIXED DISC SECT ADDR 4




0030 DRIVE SELECT
 0070 FIXED DISC INDEX PULSE
 0070 FIXED DISC SECTOR PULSE
 0080 REM DISC SECT ADDR 4



0030 DRIVE SELECT
 0080 REMOVABLE DISC SECTOR PULSE
 0080 REMOVABLE DISC INDEX PULSE
 0080 REMOVABLE DISC SECTOR PULSE



4 SADD4+ SECTOR ADDRESS BIT 4, 0100, 0200
 7 SSYNC+ SECTOR SYNC, 0100
 9 SPSL1- SECTOR PULSE 1, 0120, 0130, 0140, 0210
 12 SPSL2- SECTOR PULSE 2, 0110, 0120



0100 SECTOR MINUS ONE

SM1+

0090 SECTOR PULSE 2

SPLS2-

0290 ROM BIT 7

R7E+ < P3-35

0280 DIRECT DATA


DRDT+ < P3-20


0240 RESET ROUTINE

RRROUT- < P3-29

PG 1v CLOCK PHASE 2

CPH2- < P1-B22








0130 LAST BYTE
 0160 BYTE READY
 0120 RESET CRC
 0160 COUNTER CLOCK


0120 PO BYTE


0090 SECTOR PULSE




























PRIORITY IN FROM A55 OF NEXT
LOWER NUMBERED JACK (PRIN-)
SELECT IN FROM A52 OF NEXT
LOWER NUMBERED JACK (SELO-)

PRIN- P1-B54
SELO- P1-B52

P1-A55 PROT- PRIORITY OUT TO B54 OF NEXT
HIGHER NUMBERED JACK (PRIN-)
P1-A52 SELO- SELECT OUT TO B52 OF NEXT
HIGHER NUMBERED JACK (SELO-)





0110 OPERATE LATCH
 0330 DMA STROBE
 0300 REQUEST
 0240 CLOCK PHASE 2

0290 ROM BIT 0
 0290 ROM BIT 1
 0290 ROM BIT 2
 0290 ROM BIT 3
 0240 ROUTINE ENABLE


0040 KEYSEARCH MODE
 0040 KEYSEARCH RESULT MODE
 0260 PRESENT ADDRESS EQUALS
 END ADDRESS

0460 BEST KEY
 0260 PRESENT ADDRESS EQUALS
 END ADDRESS


0260 BRANCH TEST
 0260 ROM BIT 30
 0260 ROM BIT 27
 0260 ROM BIT 28
 0260 ROM BIT 29

0110 SYNC SECTOR MINUS ONE
 0110 SYNCHRONIZE PULSE
 0170 DATA BYTE READY
 0260 STATUS ENABLE

0260 ROM BIT 30
 0260 BRANCH TEST
 0260 ROM BIT 27
 0260 ROM BIT 28
 0260 ROM BIT 29
 0290 ROM BIT 4
 0290 ROM BIT 5



PROGRAM COUNTER



0250 ROUTINE ENABLE



ROUTEN-



WRTKEY+ WRITE KEY IN FIFO, 0400, 0410, 0440

0240 ENABLE FIRST ROM PAGE

FENAB-





0250 ROM ADDRESS BIT 0
0250 ROM ADDRESS BIT 1
0250 ROM ADDRESS BIT 2
0250 ROM ADDRESS BIT 3
0250 ROM ADDRESS BIT 4

RADD0+
RADD1+
RADD2+
RADD3+
RADD4+

SPEN- SCRATCH PAD ENABLE, 0380, 0390, 0420, 0430
RLBD- READ LOW BYTE OF DA REG, 0330, 0340
RHBD- READ HIGH BYTE OF DA REG, 0340

0240 ENABLE SECOND ROM PAGE

SENAB-





0250 ROM ADDRESS BIT 0
0250 ROM ADDRESS BIT 1
0250 ROM ADDRESS BIT 2
0250 ROM ADDRESS BIT 3
0250 ROM ADDRESS BIT 4

RADD0+
RADD1+
RADD2+
RADD3+
RADD4+

RSTFLAG- 11 5N 74S04 10 RSTFL+ RESET BEST FLAG, 0400
INCB- 1 5P 74S04 2 INCB+ INCREMENT B, 0370
LDDMAIN- 3 5N 74S04 4 LDDMAIN+ LOAD DMA INPUT, 0340
RQSTM- 5 5N 74S04 6 RQSTM+ REQUEST WRITE, 0300

0240 KEYSEARCH ROUTINE ENABLE


KSRTT-





0250 ROM ADDRESS BIT 0
0250 ROM ADDRESS BIT 1
0250 ROM ADDRESS BIT 2
0250 ROM ADDRESS BIT 3
0250 ROM ADDRESS BIT 4

RADD0+
RADD1+
RADD2+
RADD3+
RADD4+

KEYCMP+ KEY COMPARE, 0450
CLRFL+ CLEAR FLAGS, 0450







NOTES:

- 1 CUT ETCH FOR P/M 900860.
- 2 JUMPER FOR P/M 900860.

0300 DMA STROBE



0280 DIRECT DATA

0420 DA BUS BIT 0

0290 ROM BIT 0

0420 DA BUS BIT 1


0290 ROM BIT 1

0420 DA BUS BIT 2

0290 ROM BIT 2


0420 DA BUS BIT 3

0290 ROM BIT 3



0280 LOAD MEMORY ADDRESS

0240 CLOCK PHASE 2



0420 DA BUS BIT 4

0290 ROM BIT 4




0420 DA BUS BIT 5


0290 ROM BIT 5

0420 DA BUS BIT 6

0290 ROM BIT 6

0420 DA BUS BIT 7






NOTES:

- 1 JUMPER FOR P/N 900860.
- 2 CUT ETCH FOR P/N 900860.

0240 CLOCK PHASE 2

0300 DMA STROBE



0270 READ LOW BYTE OF DA REG

0420 DA BUS BIT 0

0420 DA BUS BIT 1

0420 DA BUS BIT 2


0420 DA BUS BIT 3

0430 DA BUS BIT 8

0430 DA BUS BIT 9

0430 DA BUS BIT 10

0430 DA BUS BIT 11



0420 DA BUS BIT 4

0420 DA BUS BIT 5

0420 DA BUS BIT 6


0420 DA BUS BIT 7


0430 DA BUS BIT 12




0430 DA BUS BIT 13

0430 DA BUS BIT 14


0430 DA BUS BIT 15







A BUS REGISTER



0270 INCREMENT B
0240 CLOCK PHASE 2


0420 DA BUS BIT 0
0420 DA BUS BIT 1
0420 DA BUS BIT 2
0420 DA BUS BIT 3
0290 SET B REGISTER TO ZERO
0280 LOAD B REG LOW BYTE


0420 DA BUS BIT 4
0420 DA BUS BIT 5
0420 DA BUS BIT 6
0420 DA BUS BIT 7

0430 DA BUS BIT 8
0430 DA BUS BIT 9
0430 DA BUS BIT 10
0430 DA BUS BIT 11

0280 LOAD B REG HIGH BYTE

0430 DA BUS BIT 12
0430 DA BUS BIT 13
0430 DA BUS BIT 14
0430 DA BUS BIT 15






0380 ENAB SCRATCH PAD WRITE
 0380 ARITHMETIC UNIT COMPARE
 0380 CARRY OUT

0260 ROM BIT 27
 0260 ROM BIT 28
 0260 ROM BIT 29
 0260 ROM BIT 30
 0260 ROM BIT 31
 0360 A BUS BIT 8
 0360 A BUS BIT 9
 0360 A BUS BIT 10
 0360 A BUS BIT 11
 0370 B BUS BIT 8
 0370 B BUS BIT 9
 0370 B BUS BIT 10
 0370 B BUS BIT 11

0270 SCRATCH PAD ENABLE
 0290 ROM BUS BIT 0
 0290 ROM BUS BIT 1
 0290 ROM BUS BIT 2
 0290 ROM BUS BIT 3

0260 ROM BUS BIT 27
 0260 ROM BUS BIT 28
 0260 ROM BUS BIT 29
 0260 ROM BUS BIT 30
 0260 ROM BUS BIT 31
 0360 A BUS BIT 12
 0360 A BUS BIT 13
 0360 A BUS BIT 14
 0360 A BUS BIT 15
 0370 B BUS BIT 12
 0370 B BUS BIT 13
 0370 B BUS BIT 14
 0370 B BUS BIT 15



0470 -12 VOLTS
0270 WRITE KEY IN FIFO
0260 READ KEY


0340 F BUS BIT 0
0340 F BUS BIT 1
0340 F BUS BIT 2
0340 F BUS BIT 3

0280 TEST FOR BEST KEY
0350 ROUTINE CLOCK PHASE 2
0270 RESET BEST FLAG

0470 -12 VOLTS
0270 WRITE KEY IN FIFO
0260 READ KEY

0340 F BUS BIT 4
0340 F BUS BIT 5
0340 F BUS BIT 6
0340 F BUS BIT 7

0240 KEYSEARCH ROUTINE ENABLE
0240 CONTROLLER RESET




0400 BEST FLAG SELECT
 0400 KBO BIT 0
 0400 KBO BIT 1
 0400 KBO BIT 2
 0400 KBO BIT 3

0470 -12 VOLTS
 0270 WRITE KEY IN FIFO
 0260 READ KEY

0400 BEST FLAG SELECT
 0340 F BUS BIT 0
 0340 F BUS BIT 1
 0340 F BUS BIT 2
 0340 F BUS BIT 3

0240 CONTROLLER RESET

0260 READ KEY




0400 BEST FLAG SELECT
 0400 KBO BIT 4
 0400 KBO BIT 5
 0400 KBO BIT 6
 0400 KBO BIT 7


0470 -12 VOLTS
 0270 WRITE KEY IN FIFO
 0260 READ KEY

0400 BEST FLAG SELECT
 0340 F BUS BIT 4
 0340 F BUS BIT 5
 0340 F BUS BIT 6
 0340 F BUS BIT 7

0240 CONTROLLER RESET


0260 READ KEY





0170 BYTE READY CLOCK


0420 DA BUS BIT 7
0420 DA BUS BIT 6
0420 DA BUS BIT 5
0420 DA BUS BIT 4
0420 DA BUS BIT 3
0420 DA BUS BIT 2
0420 DA BUS BIT 1
0420 DA BUS BIT 0
0110 2.5 MHZ PULSE



OH 13 → P3-30 → SERDA+ SERIAL DATA OUT, 0220


0220 ENABLE WRITE

0270 SCRATCH PAD ENABLE
0390 SCRATCH PAD BIT 8
0390 SCRATCH PAD BIT 9
0390 SCRATCH PAD BIT 10
0390 SCRATCH PAD BIT 11
0350 G REG BIT 0
0350 G REG BIT 1
0350 G REG BIT 2
0350 G REG BIT 3



4 → DA8+ DA BUS BIT 8, 0320, 0330, 0360, 0370
7 → DA9+ DA BUS BIT 9, 0320, 0330, 0360, 0370
9 → DA10+ DA BUS BIT 10, 0320, 0330, 0360, 0370
12 → DA11+ DA BUS BIT 11, 0320, 0330, 0360, 0370

0390 SCRATCH PAD BIT 12
0390 SCRATCH PAD BIT 13
0390 SCRATCH PAD BIT 14
0390 SCRATCH PAD BIT 15
0350 G REG BIT 4
0350 G REG BIT 5
0350 G REG BIT 6
0350 G REG BIT 7



4 → DA12+ DA BUS BIT 12, 0320, 0330, 0360, 0370
7 → DA13+ DA BUS BIT 13, 0320, 0330, 0360, 0370
9 → DA14+ DA BUS BIT 14, 0320, 0330, 0360, 0370
12 → DA15+ DA BUS BIT 15, 0320, 0330, 0360, 0370

0470 -12 VOLTS

0270 WRITE KEY IN FIFO

0260 READ KEY

0240 KEYSEARCH ROUTINE ENABLE


0350 G REG BIT 0

0350 G REG BIT 1

0350 G REG BIT 2

0350 G REG BIT 3

0240 CONTROLLER RESET



0470 -12 VOLTS

0270 WRITE KEY IN FIFO

0260 READ KEY

0240 KEYSEARCH ROUTINE ENABLE


0350 G REG BIT 4

0350 G REG BIT 5

0350 G REG BIT 6

0350 G REG BIT 7

0240 CONTROLLER RESET



0440 KC BIT 4
 0440 KC BIT 5
 0440 KC BIT 6
 0440 KC BIT 7

0440 KC BIT 0
 0440 KC BIT 1
 0440 KC BIT 2
 0440 KC BIT 3


0340 F BUS BIT 0
 0340 F BUS BIT 1
 0340 F BUS BIT 2
 0340 F BUS BIT 3

0340 F BUS BIT 4
 0340 F BUS BIT 5
 0340 F BUS BIT 6
 0340 F BUS BIT 7

0240 CLOCK PHASE 2
 0270 KEY COMPARE

0270 CLEAR FLAGS
 0240 CLOCK PHASE 2

0240 KEYSEARCH ROUTINE ENABLE



0450 KD/KC WITHIN BOUNDS

0420 DA BUS BIT 4
0420 DA BUS BIT 5
0420 DA BUS BIT 6
0420 DA BUS BIT 7


0420 DA BUS BIT 0
0420 DA BUS BIT 1
0420 DA BUS BIT 2
0420 DA BUS BIT 3

0340 F BUS BIT 0
0340 F BUS BIT 1
0340 F BUS BIT 2
0340 F BUS BIT 3


0340 F BUS BIT 4
0340 F BUS BIT 5
0340 F BUS BIT 6
0340 F BUS BIT 7

0450 KEYSEARCH CLOCK


0450 KEYSEARCH CLEAR




PRIORITY IN FROM A55 OF NEXT LOWER NUMBERED JACK (PROT-)
 SELECT IN FROM A52 OF NEXT LOWER NUMBERED JACK (SELO-)



-16.75 VOLTS



+5 VOLTS
 +5 VOLTS
 +5 VOLTS
 +5 VOLTS



GROUND
 GROUND
 GROUND
 GROUND

