


INST
FMT

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	ARR	SRR	MRR	DRR	CRR	RRR	SWRR	ORR	NRR	XRR	CLRR	TMRR	NOP			(UNARY) (9) *
1	LSHLI	RSHLI	LSHLDI	LSHI	RSHI	LSHDI	RSHDI	LSHLR	RSHLR	LSHLDR	RSHLDR	LSHR	RSHR	LSHDR	RSHDR	(1)
2	BF															(4)
3	BT															(4)
4	B															(4)
5	ARI	SRI	MRI	DRI	QRI	RRI	SWRB	ORR	NRR	XRR	CLRR	TMRR	BCF	RETURN		(6)
6	ARH	SRH	MRH	DRH	CAH	RRH	SWRH	ORH	NRH	XAH	CLRH	TMRH	CASE	ETC		(8)
7	ARA	SRA	MRA	DRA	CRA	RRR		ORA	NRA	XRA	CLRA	TMRA		(UNARY) (12) *		(8)
8						RRB	SWRB	ORB	NRB	XRB	CLRB	TMRB		CLOCK		(8)
9	AHR	SHR			CHR	RHR	SWHR	OHR	NHR	XHR	CLHR	TMHR	SEMA			(9)
A						RBR	SWBR	OBR	NBR	XBR	CLBR	TMBR				(9)
B	AHI	SHI			CHI	RHI		OHI	NHI	XHI	CLHI	TMHI				(16)
C	AHA	SHA			CHA	RHA		OHA	NHA	XHA	CLHA	TMHA				(16)
D	AHH	SHH			CHH	RHH	SWHH	OHH	NHH	XHH	CLHH	TMHH				(17)
E						RBI		OBI	NBI	XBI	CLBI	TMBI				(17)
F	SCFEA	SCFNA	SCBEA	SCBNA	SCBT	NCC		OCC	NCC	XCC	CLCC		TR	INIT	XFER	(18)



META 4B INSTRUCTION SET

CONDITION FLAG REGISTER (CFR) SETTINGS

code	condition	CFR bit set	S flag	applicable branches	side effects
------	-----------	-------------	--------	---------------------	--------------

qs : carry out overflow

cp : = > <

ov : overflow

sc : found ~found

sm : bit off bit on

st : found ~found

tm : zeroes ones mixed

ts : 0 + -

CFR bit	S flag	applicable branches	side effects
0	(off)	BC BBO	
1		BE BE	
2		BG BNG	
3		BL BNL	
4	(off)	BO	
5		BS BNS	R1 → char. 0
6		BZ BNZ	
7		BO BNO	
8		BS BNS	R1 → char, R0 = code
9		BZ BNZ	
10		BO BNO	
11		BM BMM	
12		BZ BNZ	
13		BP BNP	
14		BN BNN	

MASK BYTES FOR BCF INSTRUCTIONS (x'SP!)


opcode	mask	opcode	mask	opcode	mask
BC	80	BN	20	BNN	C0
BE	80	BNE	60	BNO	A0
BG	40	BNG	A0	BNP	A0
BL	20	BNL	C0	BNS	40
BM	20	BMM	C0	BNZ	60
				BO	40
				BP	40
				BS	80
				BZ	80

UNARY INSTRUCTIONS


CFR setting	*	DF#	9F#	7F#	function
0	0	SZR	SZH		PBR
1	1	SOR	SOH		PDR
2	2	IR	IH		CFR
3	3	IIR	IIH		ICMR
ts	4	DTSR	PTSH		SP
ts	5	DDTSR	DDTSH		VGER/VGOR
	6	ABSR	ABSH		VGERON/VGPIOW
	7	NEGR	NEGH		
ts	8	TJR	TSH	TSA	
	9	EXSR			
	A	SQRTR	SQRTH		
	B				
	C	BR	BH		
	D	CALLR	CALLH	CALLA	
	E	SINTK	SINTH	SINTA	
	F	INTAR	INTAH	INTAA	


CONTROL REGISTERS

hex no.	function
10	PBR
11	PDR
12	CFR
13	ICMR
14	SP
18	VGER/VGOR
19	VGERON/VGPIOW



STACK FORMAT






XFER S/D codes: 0 R - Register file
 1 LS - Local Store
 2 MS - Main Store
 3 VGR - Vector, General Register
 4-7 (unused - gives zeroes when source)

META 4B INSTRUCTION FORMATS

VG REGISTER NAMES

hex no.	name	format
00	VG-FKL0	(8)
01	VG-FKL8	.
02	VG-TABX	(TABX)
03	VG-TABY	(12)
05	VG-MCR	(MCR)
08	VG-XCOORD	(12)
09	VG-YCOORD	.
0A	VG-ZCOORD	.
0D	VG-ISR	.
11	VG-XSCALE	.
13	VG-YSCALE	.
14	VG-XDISP	.
15	VG-YDISP	.
34	VG-FKL16	(8)
35	VG-FKL24	.
43	VG-JOYX	(12)
44	VG-JOYY	.
45	VG-JOYZ	.
46	VG-DIAL1	.
47	VG-DIAL2	.
48	VG-DIAL3	.
49	VG-DIAL4	.
4A	VG-DIAL5	.
4B	VG-DIAL6	.
4C	VG-DIAL7	.
4D	VG-DIAL8	.
4E	VG-DIAL9	.
4F	VG-DIAL0	.

VG REGISTER FORMATS




I: near bit
T: touch bit

L: light pen
D: data tablet
K: keyboard
F: function keys
B: blink


ETC REGISTERS

hex no.	name	abs/rel.
20	DBR	abs } setup before ETC
21	BP	rel
22	SBP	rel
28	FDBR	abs
29	FBP	rel
2A	FSBP	rel
2B	FDP	rel
2F	ETCNAME	

BLOCK FORMAT



SUB-BLOCK FORMAT



MACROS

[label₀] DATA

[label₁] BLK next blk [, PREV = label | SECOND = value]

[label₂] SUBLK VG | simale-info

[label₃] ENDSUBLK

[label₄] ENDBLK

[label₅] ENDDATA

