

ENGINEERING SPECIFICATIO "!. SUPER COMPUTER OPERATIONS REV. A

NO. 37100670 DATE Jan, 1980 PAGE 1 OF 176

CDC {R} CYBER 200

MODEL INDEPENDENT INSTRUCTION SPECIFICATION

 ~ 10

 $\bar{\mathbf{v}}$

 $\mathcal{L}^{\mathcal{L}}$, $\mathcal{L}^{\mathcal{L}}$

PAGE

PAGE

 $\hat{\mathcal{L}}^{(k)}$

 $\frac{1}{\sqrt{2}}$

 $\hat{\mathcal{A}}(\hat{\mathbf{r}})$

 \sim

 $\langle \cdot \rangle$

 $\mathcal{L}(\mathbf{A})$ and $\mathcal{L}(\mathbf{A})$

 $\sim 10^{-1}$

 $\sim 10^{-1}$

 \sim

 $\mathbf{z}^{(i)}$.

 \mathcal{L}

PAGE

 $\mathbb{Z}^{\mathbb{Z}}$

PAGE

 \mathcal{L}

 \mathbf{r}

 $\bar{\beta}$

 $\frac{1}{2}$

 $\mathcal{A}_{\mathcal{A}}$

 \bullet .

 \overline{a}

 \sim \sim

 α , α , α

 $\ddot{}$

 \sim

 \mathcal{L}

 \sim \sim

 $\hat{\mathbf{v}}$

 $\mathcal{L}(\mathcal{L})$ and $\mathcal{L}(\mathcal{L})$

 ~ 10

1.0 **SCOPE**

This is a model independent CPD specification for the CYBER 200 line. Section 2.0 lists specification numbers for each model where information that is model dependent can be obtained from the functional specification.

This is NOT a reference manual for user's groups. This document is written expressly for logic designers and diagnostic programmers.

$1 - 1$ Definition of Radix and Power Notation

FORTRAN notation is used to indicate numbers raised to a power. For example, 2 raised to the 47th power would be written 2**47.

The following method is used to indicate the radix of numbers. The number will be followed by a radix indicator enclosed in brackets with "B" indicating binary or base 2, "D" indicating decimal or base 10, and "H" indicating hexadecimal or base 16.

For example!

 $100[0] = 64[H] = 1100100[B]$ $2.2 - 1.5$

 $2 \cdot 0$ APPLICABLE DOCUMENTS

> Model 205 - 10358025 Functional Computer Specification

> > - 10358026 Timing Specification

- $3 0$ PERFORMANCE REQUIREMENTS
- $3 1$ General Description

t \perp

.
Inatio<mark>n</mark>

f,

 \mathbf{r}

3·1·1·1·12 Format C

F G f - x A y B z c \cdot :Function: Sub- :Reg- :Reg-r:Index: Base :Reg- :Reg- : :Functlon:lster:lstert fAddress:ister:IsterJ

- Instruction Types
- 3.1.1.2.1 Register Instructions (RG)

In the register instructions, all operand sources and all result destinations are registers. $R_1 S_2$ and T each designate the contents of one of 256 registers.

A register may be used to hold one or both source operands as well as the result. Special case: if register 00 is designated as a source or result register, see A.2 Section 3.1.7.

Unless stated differently in the instruction description in all register-to-register operations, the contents of the source registers are unchanged and the destination reglster ls cleared before the result is transferred Into lt.

 $3.1.1.2.2$ Index Instructions <IN>

> The index instructions are used primarily in performing numerical calculatlons on field lengths and addresses.

The term, **replace**, means replace only the specified bits. The phrase, replace the right-most 48 bits \cdots , implies that the left-most 16 bits are not altered.

Branch Instructions (BR) $3 \cdot 1 \cdot 1 \cdot 2 \cdot 3$

Branch condltlons may be determined by examining single bits, a 24 -bit or 48 -bit integers, 32 -bit or 64-blt integers, 32-blt floating point operands or 64-blt floating polnt operands. A special branch is provided to enter and leave the Monitor program. Al ^I

Item counts in branch instructions are in half-words.

 $\bar{\mathcal{A}}$

 \mathcal{A}

 $\hat{\mathcal{L}}$

<Continued)

(Cont'd) $3.1.1.2.4$

> The bits of the G field (numbered from left to right as are all fields) are interpreted as follows:

- *If the eight-bit designator Z is zero, no control vector is used, so bit 1 of G is undefined.
- **If bit 3 and/or 4 of G is a 1, then either the A and/or B source field is a constant used as each element of the respective vector stream and the associated offsets are ignored. These constants are found in the registers specified by A and B, respectively. If bit 3 and/or 4 is a one and bit 0 of G is a one, register A and/or B is a 32-bit register. The result of broadcasting both repeated constants A and B is undefined for instructions which do not terminate due to filling the result field, i.e., the Select instructions, CO, C1, C2, and C3.

(Continued)

 $\bar{\star}$

{Continued)

If C+1 is used in the execution of an instruction, C should be specified as an even register. If C is odd, the reference to C and C+1 is undefined.

Control Vector

Hhen control vectors are speclf ied (Z designator \neq 0), a single unique bit from the control vector ls associated with the storing of each result element ln the output f leld and the setting of the data flag for that result. When a bit within a control vector prohibits the storing of a result element, the previous contents of the assoclated result vector element are not altered nor ls the data flag register modified. The nth bit read from the control vector prohibits or allows the storing of the nth result Into the result vector. Blt one of the G designator selects whether a zero or a one control vector bit allows the storing of a result. If blt one of the G designator ls a zero/one, store the nth result if the nth blt of the control vector was a one/zero, respectively.

<Contlnued)

 $3.1.1.2.4$ (Cont•d)

> Registers Z and C+1 contain the following information relating to the control vectors

Control vector Z uses the same f leld length as result vector c.

The starting address of the control vector ls obtained by adding the offset and the base address.

Since offsets are item counts, the same offset is used for both the result vector and for the control vector. The offset lndlcates a bit offset when used with the control vector.

 $3 - 1 - 1 - 2 - 5$ Vector Macro Instructions (VM)

> Vector macro instructions perform in much the same manner as vector Instructions.

Some vector macro Instructions do not form result vectors but store their result in one or two registers which are specified by the instructions. For these instructions, the control vector has neither length nor offset and controls the use of element(s) of the source vector(s); also, bit 2 of the G field is undefined and must be set to zero. Note that C and C+1 designate 32-bit registers when blt 0 of the· G designator specifies 32-bit operands.

For the other vector macro instructions (those having result vectors), the control vector has the same connotation as In vector instructions. The 87 and BA instructions do not use control vectors.

 $3.1.1.2.6$ Sparse Vector Instructions (SV)

> Due to arithmetic reduction, many elements of a vector may be reduced to zero; therefore, except for their positional significance, they need not be carried along as floating point numbers. In order to conserve both storage space and calculating time, a grouo of instructions make oossible the expansion and compression of vectors of this type; i.e., sparse vectors.

A sparse vector consists of a vector pair, one of which ls a bit string, identified as the order vector, and the other ls a floating point array ldentlfled as the data vector.

A sparse vector is typically formed by first using the Compare instructions to generae an order vector. A normal vector with "near zero" elements in it is then reduced to a sparse vector with the Compress instruction. The Compress uses the generated order vector as a means to throw out all "near zero" elements. See the instruction descriptions for BC, C4, cs, C5 and C7. BC ls the Compress and C4-C7 are Compare instructions.

A sparse data vector, belng simply an ordered set of f loatlng palnt scalars, is Indistinguishable in· format from any other vector. However, a sparse data vector has an associated soarse order vector which determlnes the posltlonal slgni ficance of the elements of the sparse data vector. For example, a sparse data vector A and its associated sparse order vector X may be represented as follows:

(continued)

CCont•dJ $3.1.1.2.6$

The sub-operation code and eight-bit designators have the following meanings for sparse vector instructions (see Section 3.1.1.1.2 for sparse vector format):

- $F -$ eight-bit instruction code
- $G -$ eight-bit sub-operation code bit g of the G field ls used in this set of Instructions as follows:

Bits 5, 6 and 7 of the G f leld are used for sign control. See Section 3.1.4.9 for descriptlons of the use of these bits with the above instructions.

G bits 1 and 2 are used to select the logical operation to be performed on the order vectors X and Y to form order vector z. Bits 3 and/or 4 of the G field, when set to one, are used to broadcast A and/or 3, resoectlvely.

- A,B eight-blt designators, each specifying one of the 256 registers holding the base address of a source sparse data vector.
- *X,Y* elght-blt designators, each specifying ona of the 256 registers containing the base address and the fleld length of the source sparse order vectors associated with source sparse data vectors A and 8, respectively.
- $C -$ eight-bit designator specifying one of the 256 registers containing the base address of the result sparse data vector.
- Z eight-bit designator specifying one of the 256 registers containing the base address and the field length of the result sparse order vector associated wlth result sparse data vector c.

Ccontlnued)

$3.1.1.2.6$ (Cont'd)

[~]At the completion of these instructions, tha length of the resulting sparse data vector is placed in the left-most 16 bits of register c.

Neither of fsettlng nor indexing ls performed by ·the sparse vector instructions. The field lengths associated with source soarse data vectors A and Bare not used. These lengths are determined by the number of ones in their soarse order vectors. The field lengths of the source sparse order vectors X and Y and the result sparse order vector Z are item counts in bits.

3.1.1.2.7 String Instructions (ST)

The string Instructions perform manipulations on strings of eight-bit bytes.

Instruction Ecrmat

The string instructions use Format 3 (see Section 3.1.1.1.3>.

- F - eight-bit lnst~uctlon code G - eight-bits unused x,v,z A,B,C - elght-blt register designators; the registers contain addressing information for the fields to be used.

(continued}

--------------R I N G NO. 37100670 :CONTROL DATA : E N G I N E E DATE Jan., 1980 : Corporatlon : s p E c I F I c A T I 0 N PAGE 13 [~]REV. A ------ S U P E R C C M P U T E R O P E R A T I O N S -------- $3.1.1.2.7$ (Cont^od) $(A), (B), 1$ \mathbf{I} Field Length Base Address \mathbf{r} (X) , (Y) , $:$ \mathbf{r} ÷ [~](z) Not Used Index -------------------------bit 0 15 1& 63 If any of the eight-bit designators, X , Y , or Z , are set to zero, indexing is not used for that stream and the address of the initial byte is obtained from the base address. 1 ://www.field Length----->?
|
| I $\frac{1}{2}$ \mathbf{L} Not Used Data Field Used $\mathbf{1}$ \mathbf{A} $\frac{1}{1}$ Base Address Base Address + Index :
|<-------Index------------>|
!

> Note that the length of the data field used is the same as the field length found In the register contalning the base address. Indexing does not affect the field length used whereas of fsettlng does (see offsetting in vectors $3.1.1.2.4$) The string instructions do not have of fsettlng and the vector Instructions do not have indexing.

$3.1.1.2.8$ Logical String (LS)

The LS (logical string) instructions have indices and fields Identical to those of the ST (string) instructions except that the Item counts and indices are In bits instead of bytes. The LS operations are performed as bit operations on bit boundaries while the ST aperatlons are performed as byte operations on byte boundaries.

$3.1.1.2.9$ Monitor Instructions (MN>

Monitor instructions perform as described only when In Monitor Mode. When not in Monitor Mode, the Honltor instructions perform as an 11 legal Instruction would (see Section 3.1.4.2.2).

3.1.1.2.10 Non-Typical Instruction CNTJ

The format and operation of these instructions are completely described under the individual instruction write-ups.

 $3.1.2$ Operand Size Oef inltlon and Addressing

> The fol lowing operand deflnltlons are lmpl led throughout the specification.

- Word $-$ A 64-blt quantity, the address of the left-most blt always being a multiple of 64 base $10.$
- Half-word $-$ A 32-bit quantity, the address of the left-most bit always being a muftiple of 32 base 10·
- Byte $-$ An 8-bit quantity, the address of the left-most blt always being a muttlole of 8 base 10•

Grouos of bits ln an address shouJd be thought of as addressing various units of storage as ii 1ustrated in the chart below.

|CONTROL DATA | ENGINEERING NO. 37100670
---------------3NTROL DATA | ENGINEERING | NO. 37100670
---------------- | DATE Jan., 1980
Corporation | SPECIFICATION | PAGÉ 15 S P E C I F I C A T I 0 N PAGE 15 : Corporation : --------------------- s u p E R c c H p u T E R 0 p E R A T I 0 *^N*s -------- (Cont*d) $3 \cdot 1 \cdot 2$

15--------------------> 57 58 59 50 01 62 63 *:--------* \--------------------------------- bit position \ \ I : I in a register:----------\ \------------------------------ or an in- \cdot \mathbf{A} struction $\mathbf{1}$ \cdot ÷ п. word \mathbf{I} \mathbf{I} $\mathbf{1}$ ÷ \mathbf{I} \mathbf{L} $\ddot{\bullet}$ \mathbf{r} ÷ $\ddot{}$ \mathbb{R}^2 ÷ \mathbf{r} 1 <--Address of Word-------> 1 \cdot \mathbf{f} $\mathbf{1}$ $\mathbf{1}$ 4 l<--Address of Half-Hord----->: \cdot \mathbf{r} : T :<--------Address of Byte----------> |
|<---------Address of Bit---------------------->|
!

> Within 3 word, bits, bytes, and half-words are always numbered from 1eft to right. The lowest addressed bit, byte, or half-word is always the left-most bit, byte, or half word in the word.

All addresses are 48-bit quantities and contain enough information to reference a specific *bit.* Depending on the usage of an address, a certain number of the right-most bits in the address are ignored. For example, lf a byte is being read, the right-most three bits of the address being used to reference It are ignored. Oeoendlng on the $instructor,$ operands are counted on a bit, byte, half-word or word basis.

The above figure 11 lustrates the relative location of each bit, byte and half-word within a 64-bit word.

<Cont• d) $3 \cdot 1 \cdot 2$

If It ls necessary to add addresses and item counts (indices or offsets), the Item count is shifted left end off until It ls properly aligned with the address. Binary zeros are attached to the right end of the quantity being shifted.

The result of the addition always addresses a quantity having the same unit as the item count. for instance, lf a byte count ls added to any address, the result references a byte. This means that the right-most three bits of the address will be ignored. The fol lowing chart summarizes the process of adding an item count to an address and shows which blts are ignored ln the resulting address.

<continued)

---------------NO. 37100670
DATE Jan., 1980
PAGE 17 :CONTROL DATA I E N G I N E E R I N G ------------l Corporation **: SPECIFICATION** ~EV. A ------- SUPER COMPUTER OPERATIONS -------- $3 \cdot 1 \cdot 2$ (Cont*d) 16 57 58 59 60 61 62 63 $\overline{\prime}$ \mathbf{I} $\ddot{}$ \cdot A. .-.ords <---Bits used-> <-- • *-------->:* 1 **I** I И. ant B. half- <---Bits used----> <------- • ->: resultaddress-: words c. bytes <---Bits used----------> <- • ->I ÷ es \mathbf{L} \mathbf{r} l 0 • bl ts :<--------Bits used------------->: $\mathbf{1}$ \checkmark

- These bits In the resurtant address are ignored.
- •• These bits in the index or offset are shifted off and do not enter the address calculation.

The registers associated with any Job or the monitor reside in the first 256 64-blt words of its associated virtual space or absolute memory, respectively. References to these portions of memory will cause the Instruction to be treated as illegal in either monitor or Job mode. The only exceptions to thls rule are the 87 and BA instructions with G-bit 7 set. In this case the output vector C (for the 87 instruction) or the input vector 8 (for the BA Instruction) must be contained in bit addresses 0 through 3FFF.

Instructions are addressed on ful I word and half-word boundaries. The Instruction address counter will, therefore, be incremented by a half-word after executing a 32-bit instruction and by a full word after executing a 64-blt instruction. This af lows lnstructlons to be packed contiguously ln storage. The following chart illustrates the various ways Instructions may be packed within 64-bit words.

(continued)

 $\ddot{}$

 \sim

(continued)

 $\ddot{}$

$3.1.3$ (Cont•d)

2. Exhausting a vector which has no offset and exhaustlng other data fields or data strings.

The string, f leld or vector ls deemed exhausted prior to the first operand fetch if *its* length ls zero or lf the result of subtracting the offset from the fleld length is zero or negative. These strings, f lelds and vectors are exhausted when the result of subtractlng the number of elements encountered thus far from the f leld length ls zero.

Vector Instruction Termination $3 \cdot 1 \cdot 3 \cdot 1$

> Vector instructions terminate when the result vector. vector c, ls exhausted. Source vectors which are exhausted before the result vector ls exhausted are extended, as required, with machine zeros In additive operations or normal lzed ones ln multiptlcation or dlvlslon operations.

Vector Hacro Instruction Termination $3.1.3.2$

> Vector macro lnstructlons wlth result fields (as opposed to result reglsters) extend short source fields wlth machine zeros or normalized ones and terminate in a fashion Identical to the vector Instructions. The 87 and BA instructions do not use extension and terminate upon exhaustion of the lndex ^fleld. The other vector macro instructions do not extend short source fields, but instead, terminate when either source f iefd ls exhausted. For vector macro instructions of this type, i.e., the Select lnstructlons Co, C1, C2 C3, and DC broadcasting both source fields cause an undef lned condition to exist.

 $3 - 1 - 3 - 3$ Sparse Vector Instruction Termination

> Sparse vector Instructions terminate when order vector Z (the result order vector) is exhausted. If the Z designator ls zero or lf the Z length ls zero, no data flags are set and the instruction is a no op. Zero length or short source order vectors are extended, as required, with zero bits. If order vector Z has a non-zero length and the C designator ls zero, the results of the instruction are undefined and an illegal operand will occur if a store into C vector ls required.

String Instruction Terminating Conditions

 $\mathcal{L}^{\text{max}}_{\text{max}}$, where $\mathcal{L}^{\text{max}}_{\text{max}}$

 $\sim 10^7$

 $\sim 10^{-11}$

Logical String Instruction Terminating Conditions

Sparse Vector Instruction Terminating Conditions

 \sim

 $3.1.3.5$ \lceil (cont^{*}d)

 $\ddot{}$

VECTOR INSTRUCTION TERMINATING CONDITIONS

VECTOR MACRO INSTRUCTION TERMINATING CONDITIONS

*These instructions may terminate for reasons other than the exhausting of field length.

$(Cont[*]d)$ $3.1.3.5$

TERMINATING CONDITIONS FOR NONTYPICAL (32-BIT FORMAT) INSTRUCTIONS HAVING MULTIPLE OPERANDS

* These instructions may terminate for reasons other than the exhausting of the field length.

Continued

 ~ 100

NONTYPICAL (64-BIT FORMAT) INSTRUCTION TERMINATING CONDITIONS

- Definitions and Rules $3.1.4$
- $3.1.4.1$ Overlap of Operand and Result Fields

If the result field over1aps a source field such that elements of the result are stored ln the source flefd before elements in this portion of the source field are read, undefined results may occur. That is, the source alements may be the original elements or they may be the newly-stored elements. The lnstructlon•s results may become undefined. Note that some soeclflc instructions prohibit any overlap of source and destination fields. This restriction is included in the appropriate Instruction descriptions.

- Self-Modifying Programs, Undefined Instructions and $3.1.4.2$ Undef lned Operands
- $3.1.4.2.1$ Self-Modifying Programs

As a general rule, self-modifying programs are not allowed. For further details and limitations see the lndlvidual model soeclflcatlon fisted under section 2.0.

Programmer note: The 05 instruction "void stack and branch" should be used to ensure prooer execution when utlllzlng self-modifying code.

 $3.1.4.2.2$ If legal Instructions

> An lnstructlon with an unused functlon code is termed an 11 legal instruction and causes the fol lowlngt

- A. If ln Monitor Hode, an automatlc branch to the address specified by the contents of absolute register 4 is executed.
- B. If in Job Mode, an exchange to Monitor Mode is performed with execution beginning at the address specified by the contents of absolute register 3.
- c. Any reference to the monitor or]ob•s register file via an absolute or virtual bit address will be treated as if an illegal instruction had been oerforrned.

Undefined Instructions $3.1.4.2.3$

The Instructions with a defined F code but which elther have undefined blts set or specify an undefined operation cause undefined results. Note, that ln Job Mode, the key-lock-virtual storage mechanism cannot be overcome even by an undefined Instruction. Thus the only storage areas which can be affected are the pages assigned to the current Job for which the write lockout bits are not set. Of course, ln Monitor Mode no such memory protection exists.

No op Instructions $3.1.4.2.5$

> The instructions that are defined as No op Instructions do not fetch data and do not after data f I a gs.

 $3 - 1 - 4 - 3$ Floating Paint Format

3.1.4.3.1 32-Blt Floating Point Format

32-blt f toatlng point number

There are two 32-blt half-words In every 64-bit word. A 32-blt floating point number occupies a half-word.

A zero is a posltlve slgn blt and a one is a negative sign bit for both the exponent and the coefficient.

Both the exponent and the coeff lclent are exoressed as two•s complement slgned Integers. Numbers are of the form $(2^{x+y})^+c$ where c is the $24-b$ it signed coefficient, X is the 8-bit signed exponent, and the base is 2·

The range of coefficients is from 800000 to 7FFFFF base 15 which ls from minus 8,388,608 to plus 8,388,507 base 10.

<Continued)

$\{cont^* d\}$ $3.1.4.3.1$

The range of useful exponents is from 90 to 6F base 16 which is from minus 112 to plus 111 base 10. The values of 70 through 8F base 16 all fall into a special end case range as defined by the following table. X is any hexadecimal digit.

Examples of 32-bit floating point format represented in base 16.

A floating point number is normalized if the coefficient sign bit is different from the next bit to the right. This condition implies that the coefficient has been shifted to the left as far as possible. Note that an all zero coefficient requires special attention for normalized operations (see $3.1.4.7$. \rightarrow

 Ω bit

64-bit floating point number

 \overline{M}

15 16

A 64-bit floating point number is contained in a 64-bit word.

A zero is a positive sign bit and a one is a negative sign bit for both the exponent and the coefficient.

63

 $\overline{}$

Both the exponent and the coefficient are expressed as two's complement signed integers. Numbers are of the form (2**X)*c where c is the 48-bit signed coefficient, X is the 16-bit signed exponent, and the base is 2.

$3.1.4.3.2$ (cont*d)

The range of useful coefficients is from 8000 0000 nnnn to ZFFF FFFF FFFF base 16 which is minus 140,737,488,355,328 to plus 140,737,488,355,327 base $10 -$

The range of useful exponents is from 9000 to 6FFF base 16 which is from minus 28,672 to plus 28,671 base 10. The values of 7000 through 8FFF base 16 all fall into a special end case range as defined by the following table. X is any hexadecimal digit.

Element

Representation

Machine Zero Indefinite

8XXXXXXXXXXXXXX(H) 7X X X X X X X X X X X X X X X X H J

Examples of floating point format represented in base 16

A floating point number is normalized if the coefficient sign bit is different from the next bit to the right. This condition implies that the coefficient has been shifted to the left as far as possible. Note that an all zero coefficient requires special attention for normalized operations (see $3.1.4.7$.

(continued)

zero.

 $\sim 10^7$

 $3.1.4.5.2$ (Cont'd)

Machine zero is equal only to itself and any number having a non-indefinite exponent and an all zero coefficient.

 $3.1.4.5.3$ Neither Operand Indefinite Nor Machine Zero

- A. If the signs of the coefficients of the two operands are unlike, the operands are unequal and the operand with the positive coefficient is the larger of the two.
- If the signs of the two coefficients are alike, a B_{\bullet} floating point subtract upper is performed; operand r minus operand s.

Condition met criteria are analyzed as follows for 64/32 bit compares!

The above criteria (a and b) for equality and non-equality do not guarantee that if $r = s$, then $s = r$ when the following is true:

 \bullet The operands have unequal exponents. "1" bits exist in any of the right-most bit $b \bullet$ positions of the coefficient which will be shifted off the right during alignment of the smaller exponent. For example:

Exponent difference = 4 If $x = 0$ then $r = s$ implies $s = r$

Ccontlnued)

resoectlvely.

upper result (U) and the lower result (L),

left and right halves of this result are cal led the

<Cont•d) $3.1.4.6$

The sign bit of the lower result⁺s coefficient is not affected in a tower operation and remains at zero in two•s complement arithmetic. The other blts of the lower coefficient receive no special treatment. Remember that a tower result ls not meaningful alone, but it must be used in conjunction with its associated upper result. The data flags resulting from the lower result pertain only to the lower result.

Right Normalization $3.1.4.6.1$

> When the result coefficient overflows its register, a right shift of one place is necessary. In this case, the entire 95-bit (47-bit for 32 bit operands) result is shifted right one place with sign extension and one ls added to the exponent. This operation is known as right-normatization and it is done, when necessary, even if normalization is not explicitly specified by the instruction. This may cause exponent overflow; if so, the result is set to indefinite and data flag bit 42 may be set.

 $3.1.4.6.2$ Floating Point Add

> Regardless of their slgns, both operands• coef ficlents are extended to· 94 bits (46 bits for 32 blt operands) ln length, not including sign, by adding 47 (23 for 32 bit operands) zeros to the right of their binary polnts.

The exoonents of the two operands are compared and the 94-bit (46-bit for 32 blt operands) coefficient of the ooerand having the smaller exoonent is effectively shlfted right one bit and its exponent increased by one, successively until the two exponents are equal. The sign of the shifted coefflclent ls extended from the left to the right during the shift. Negative coefficients approach a minus one and positive coefficients approach zero as they are shifted.

The add ls a 94-blt (46-blt for 32 bit operands) operation, not lncludlng slgn. Right normal lzation takes place, if necessary. The coefficient for the U result is the left-most 47 bits (23 bits for 32 blt ooerands) and the coefficient for the L result ls the

$3.1.4.6.2$ (Cont•d)

right-most 47 bits (25 bits for 32 bit operands) of the 94-blt (46-blt for 32 bit operands) result.

The exponent for the U result is equal to the larger of the two operand exponents. Rlght-normaJizatlon will increase this value by one, if it occurred.

The exponent for the L result is 47 (23 for 32 bit operands) base 10 less than the U resutt•s exponent for all cases except three:

- a. Right-normalization causes the U exponent to overflow; the U result ls set to indefinite; the L exponent will be $6F01$ (59 in the 32-bit case) base 16.
- b. If the U resu1t•s exponent mlnus 47 (23 for 32 bit operands) base 10 causes exponent underflow, machine zero is stored as the l result.
- c. If either or both operands were indefinite, the U and L results are lndeflnite.

$3.1.4.6.3$ Floating Polnt Subtract

The f loatlng point subtract operation *is* performed by complementing the coeff lcient of the subtrahend and performing a f loatlng ooint addition operation. The complementation ls a 48-blt (24-blt for 32 bit operands), two•s complement operation and is oerformed before the operands are extended to 94 bits (46 bits for 32 blt operands).

Note that the subtract operation is not always commutative. In other words it is not always true that $A-B = -(B-A)$. This characteristic will be observed lf the following ls true of A and St

- a. The exponents of A and 8 are not equal.
- b. "1" bits exist ln any of the right most bit positions of the coefflclent which wl11 be shifted off the right during alignment of the smaller exponent.

............... ENGINEERING :CONTROL DATA : NO. 37100670 DATE Jan., 1980 ------------**-**SPECIFICATION : Corporation : PAGE 34 REV. A --------------- \bullet ------- SUPER COMPUTER, OPERATIONS-------- $3.1.4.6.3$ (cont'd) Example of $A-B \neq -(B-A)$: $A = 0104$ 6FCB 807E 89F2 $B = 0100$ 6FAC 3F50 $A5FA$ <--÷. \mathbf{r} These two 1 bits will be shifted off during exponent alignment. Complement B: $-B = 0100 9053 00A2$ 5A06 Align B: $-B = 0104$ **F905 3COA** 25 A O - 6 $A - B$: $A = 0104$ 6FCB 807E 89F2 $-8 = 0104$ **E905 3C0A** $25AD$ 6. 0104 6800 **BC88** $AF92$ 6 $A - B = 0104$ 6800 **BC88** AF92 \sim Align B\$ $B = 0104$ DASF 06FA C3F5 \mathbf{A} Complement A: $-A = 0104$ 9034 7F81 760E $-(\beta - A)$: $B = 0104$ 06FA $C₃F₅$ DA5F \mathbf{A} 760E $-A = 0104$ $7F81$ 2034 4377 0104 972F 5060 \mathbf{A} $-(8-A) = 0104$ 6800 BC88 AF93 This differs from A-B in the last bit position.

 $3.1.4.6.4$ Results of the Floating Point Multiply Instruction

> When two floating point numbers are multiplied, the lower result retains the 47 (23 for 32 bit operands) least slgnlflcant product blts generated. The sign bit of the lower result is always set to zero and the exponent of the lower result ls the sum of the two source operands• exponents with the exceptions listed belows

> The uoper result retains the 47 (23 for 32 bit operands) product bits immediately to the left of the bits retained by the lower product. The sign of the upper product^{*}s coefficient follows the normal rules of algebra. The exponent of the upper result ls the sum of the two source operands^e exponents plus 47 (23) for 32 bit operands) with the fol lowing exceptions:

- a. The sum of the source operands[®] exponents (plus 47 (23 for 32 bit operands) base 10, if upper result) exceed 6FFF <6F for 32 bit operands) base 16 for whlch case the result exponent is set to indefinite.
- b. The sum of the source operands• exoonents (plus 47 (23 for 32 bit operands) base 10, if upper result) ls less than 9000 (9Q for 32 bit operands) base 16 for which case the result exponent ls set to machine zero.
- c. Either or both operands are indefinite for which case the result exponent is set to indefinite.
- d. Nelther operand is lndeflnlte but either or both operands are machine zero, for which case the result exponent ls set to machine zero.

Except for the calculation of significance, if either operand has a coeff lclent of 8000 0000 0000 (800000 for 32 bit operands) base 16 and an exponent of x, the operand will be treated as thougn its coefficient were C000 0000 0000 (C00000 for 32 bit operands) base 16 and its exponent were $X+1$.

 $3.1.4.6.5$ The Floating Point Divide Instruction

> The quotient from the divide operation is the result of dividing the prenormalized, integer coefficient of the divisor into the integer coefficient of the dividend generating a $47 - b1$ t (23-bit for 32-bit ooerand quotients). Exceot for the calculation of

> > Consultation of the consultation of

$3 - 1 - 4 - 6 - 5$ (cont⁺d)

significance, if either operand has a coefficient of 8000 0000 0000 (800000 for 32 bit operands) base 16, the operand will be handled as though its coefficient were COOO 0000 0000 (COOOOO for 32 bit operands) base 16 and its exponent increased by one. When the divide hardware normatlzes the divisor coefficient, the number of places shifted left ls added to the exponent of the quotient as defined below.

The exponent of the result will be given by the following equation:

Exponent of Quotient $=$ (Exponent of Dividend) - <Exponent of Divisor) - <constant - NC>

> where the constant is 46 (22 for 32 bit oper3nds) base 10 and NC ls the number of places shifted left to orenormalize the divisor. '

The right-most blt of the quotient ls neither rounded nor adJusted. The remainder is not retained. The sign of the quotient^{*}s coefficient follows the normal rules of algebra.

$3 - 1 - 4 - 6 - 6$ Normalized Upper Results

The normalized add and subtract instructions generate an intermediate result ldentlcal to the final result of the add U and the subtract U instructions. Normalization of the intermediate, 48-bit (24-bit for 32 bit ooerands) coef ficlent result then takes place as follows:

The coefficient is shifted left one bit and its exponent ls decreased by one, successively, until the sign bit and the bit immediately to the right of the sign bit are different. During this shift, zeros are attached to the right end of the coefficient. If reducing the exponent by one causes exponent underflow, the result of the normalization ooeration is defined as machine zero.

$3.1.4.6.7$ Double Precision Results

Several instructions

DA SUM $(A_0 + A_1 + A_2 \ldots + AN)$ TO C AND C + 1
DC VECTOR DOT PRODUCT TO C AND C + 1 VECTOR DOT PRODUCT TO C AND $C + 1$

produce double preclslon results. The double precision add operation ls nothlng more than a floating point add producing both an upper and lower result simultaneously and retaining both of these results for the next floating point add operation. Thus the partial result in 64-bit arithmetic consists of 94 coef flclent bits plus sign information and in 32-blt arithmetic consists of 46 bits plus sign Information. The DOT PRODUCT instructions add both the upoer and lower results of the multiply operations to the partial results of the add operations as described above.

Because of speed consideration, the accumulative results for double orecislon are order dependent and may vary from model to model. Precautions will be taken to insure that results do not vary on a particular model due to interrupts.

$3.1.4.7$ Floating Point Square Root

Except for the calculation of significance, if the ooerand has a coefficient of 8000 0000 0000 (800000 for 32 bit operands) base 16 the operand will be handled as though lts coefficient were COOO 0000 0000 <COOOOO for 32 bit operands) base 16 and lts exponent increased by one.

The result of a floating point SQuare root operation is produced by performing the following steps:

- 1· Determine and record the signif lcance of the coeff iclent of the input operand.
- 2· Transform the input operand into lts positive form.
- 3. If the exponent of the input operand ls odd, reduce it by one and multiply the coefficient from step 2 by two. If the exponent ls even, do not modify lt.

$\{cont^*d\}$ $3.1.4.7$

- 4. Obtain the square root of the coefflclent from step 3. Attach enough "g" bits to the right end of the coefficient to allow 47 answer blts to be produced <23 answer blts for the 32-blt square root,.
- 5. If the original lnout operand was negative, comp1ement the 47 (23 for 32 bit operands) answer bits produced in step 4. If the original input operand was positive, do not modify the answer bits from step 4.
- 6. Form a result exponent by dividing the exponent from step 3 by two and subtracting 23 from it (subtract 11 for the 32-bit square root).
- 7. AdJust the answer blts from step 5 so that they produce a coefflclent wlth the same significance as that recorded from the input ooerand in step 1· Ad)ust the exponent obtained in step 6 so as to compensate for the change in magnitude of the result coefficient.
- 8. A source operand having an all-zero coefficient will produce a result with an all-zero coefficient whose exoonent has been effectively divided by two by being rlght shifted one place with sign extension. If the source operand is negatlve, data f Jag bit 45 ls set. If the source operano is lndef inlte or machine zero, the result will be indefinite or machine zero, respectively. In these two cases, data flag blt ⁴⁵is not set.

$3.1.4.8$ Significant Results

The slgnlflcant blt count for a floating point number ls equal to the number of bit oositlons in the coefficient (excluding the sign bit> minus the left shift count necessary to normalize that number. An all zero (or an all one) coefficient has a slgnlf lcant bit count of zero. Note that for a non-zero coefficient that is an exact power of two, the positive form of the coefficient has a significant bit count that ls one greater than the

CCont•d) $3.1.4.8$

significant bit count' of the negative form of the coefficient. The significance of' an input operand is determined from the operand as orlglnal ly read from a register *or* from central storage before any operations such as sign control, the handling of a coefficient of 8000 0000 0000 (800000 for 32 bit operands) or the left shift for odd exponents in square root are performed.

Significant arithmetic determlnes which of the source operands has the smaller slgnificant bit count and records that count; and then, after the arithmetic operation, determines the significant blt count of the result after any necessary sign correction. The lnout significant bit count and the result significant bit count are then compared. If the result significant bit count is less than the lnout signlflcant blt count, the result coefficient is left shifted (with zeros shifted in) by the difference in slgnlf icant blt counts and the exponent ls reduc2d accordingly. If the result and input significant bit counts are equal, the coefficient is not shifted nor the exponent adJusted. If the result significant bit count is greater than the input significant bit count, the result coefficient is right shifted {end-off with sign extenson) and the exponent increased accordingly. Note that for multlply, the entlre 95 blt result (47 blts for 32-bit multiply) ls shifted as required.

Exponent overflow, exponent underflow and divide fault cause forced results as usual. Ad}usting for slgnlf lcance can cause exponent overflow or underflow or it can take a result out of exponent overflow or $underflow.$

$3.1.4.9$ Sign Control

Certain vector, sparse vector and non-typical instructions provide an operation cal led sign control on the input operands. For these lnsructlons, alts 5, 5, and *7* of the G field have the fol lowing slgnlf lcance.

$B115$ 3116

0 0 0 Use the operands from the A stream in the normal manner.

leantinued)

 $3.1.4.9$ CCont•d)

- a 1 Complement the coefflclents of the operands from the A stream before uslng them.
- 1 a Use the magnitude of the coefficients of the operands from the A stream.
- 1 1 Complement a11 positive coefficients of the operands from the A stream before using them. Negative operands will not be altered.

Bit 7

- \mathbf{a} Use the operands from the 8 stream in the normal manner.
- 1 Use the magnitude of the coefficients of the operands from the B stream.

Any complementation necessary to achieve the required operand state ls a two•s complement operation and is performed before operands are used in the specified arithmetic operation. Complementation in sign control ls as described in section 3.1.4.5.3 "Floating Point Subtract".

Any significance calculation necessary ln performing an lnstructlon ls made before the above mentloned complementation occurs.

$3.1.4.9$ (Cont⁺d)

The following Instructions have-sign control:

 $X - 0$ or 1 bit is legal

0 - This bit must always be set to zero $\ddot{}$

The Operand Flow Chart on the following page ii lustrates the order of operations when sign control ls selected.

 $\sim 10^{-10}$

 $\sim 10^{-1}$

OPERAND FLOW FOR INSTRUCTIONS HAVING SIGN CONTROL

 $\ddot{}$

 $\ddot{}$

 $\frac{1}{2} \frac{1}{2} \frac{1}{2} \frac{1}{2}$

 $\langle \rho \rangle$

 ~ 10

 \sim

 $\bar{\mathcal{A}}$

 $\bar{\bar{z}}$

 α

 $\ddot{}$

 $\bar{\mathcal{A}}$

 $3 - 1 - 5$ Item Count (field lengths, offsets, indices, etc.)

> All fleld lengths, offsets, Indices, shift counts, etc., are item counts which specify a number of bits, bytes, half-words or words.

String *Indices*

In all string instructions indices are item counts in bytes. Indices are different from the offsets ln the vector instructions. Offsets are limlted to c2•~16) -1 while string indices are limited to $(2^{*+4}5)$ -1 for byte item counts and $(2^{*+4}2)$ -1 for word item counts). Slnce byte indices are 1eftshlfted three places before they are added to a base address, the left-most three bits of a string index are not used and must consist of extended sign. In a slmllar manner the left-most six bits of word index must conslst of extended sign. Overflows are ignored when adding lndlces to base addresses.

Where an item count <u>other than an index</u> is contained in a 48-bit field, there shall be at least 32 consecutive and identical sign bits. Sign bits must always be extended to the left to fill the 16-bit or 48-blt fleld containing It. The item count <u>unit</u> is specified by the instruction title line code (see arrow).

Example

÷

V
8 F8 3 ST MOVE BYTES LEFT; A->C $3 \cdot 2 \cdot 1 \cdot 249$

The 8 indicates that field lengths and indices are expressed ln bytes. Any deviation from this method of specifying the unlts for the various item counts, would be indicated ln the Instruction descrlptlon or' ln the description of the Instruction type. The instruction type refers to ST (string), VT (vector), etc.

An index may be either positive or negative in sign. The maxlmum magnitude of an Index ls a function of its usage. The index is shifted to the left end-off

$(Cont'd)$ $3 \cdot 1 \cdot 5$

zero/three/five/six places before the addition to the base address when the unit for the index is blts/bytes/half-words/words.

An offset may be either positive or negative in sign and must have a magnitude of less than $(2^{**}16)$.

A field length must be positive in sign and have a magnitude of less than $(2^{*+1}6)$; the use of a negative field length causes that length to become strictly undefined. Offsets are subtracted from the field length in vector instruction, but note that for a negative offset, this amounts to increasing the length specification since subtracting a negative quantity is addition.

Data Flag Branch Register $3 \cdot 1 \cdot 6$

General Description $3 - 1 - 6 - 1$

> The data flag register is designed to give the programmer an automatic branch to a special routine for certain operands, results, conditions, etc., without his having to pay the time penalty of explicitly checking these conditions in his program. If a condition which has been previously selected to cause an automatic branch occurs during an instruction, the address of the next instruction which would have been executed is stored into the address portlon of register 01 and a branch is made to the address contained in register 02. Zero, one or several more instructions may be executed before an automatic branch actually takes place. The amount varies from model to model.

The data flag register is stored into word four of the invisible package.

$3.1.6.2$ Register Descrlptlon

PRODUCT MASK $DATA$ **FIELD** FIELD **FLAGS** FREE FLAGS -1 16 bits 1 16 bits | 16 bits | 16 bits
|------------------------÷ *.* . . $: 1 + 13$ 151 + 119 31; + 135 47; + 151 631 ---------0 2 16 18 32 34 48 50 63

 $*$ Bits θ through 2 , 16 through 18 , 32 through 34 , and 48 through 50 of the data f fag register are undefined. Any attempt to sample, set or clear these bits is meaningless and the result of any instruction trying to do so is undefined.

Data Flag Bits $3 \cdot 1 \cdot 6 \cdot 2 \cdot 1$

Data flags 35-47 indicate conditions that have occurred; i.e, bit 37 is set at the end of a CC instruction if no match is found. Note that another CC instruction which finds a match will not clear bit 37. Bits 35-47 are cleared only by the Data Flag Register Bit Branch and Alter, and the Data Flag Register Load/Store lnstructlons.

For data flags 41 through 46, Inclusive, if a control vector ls being used, the current control vector bit must be permissive in order to set any of the data flags; i.e., lf a dlvlde fault occurred, but the control vector bit for that result element was not permissive, the divide fault data flag would not be set by that result element.

3.1.6.2.2 Hask Bits

A mask blt ls associated wlth each of the data flags. , The mask blts have the function of selecting the condltlons for whlch the programmer wishes an automatic data flag branch.

CCont•d) $3 \cdot 1 \cdot 6 \cdot 2 \cdot 2$

> It ls Important to note that the associated mask bit need NOT be set ln order to set a data flag bit. The mask function ls solely one of enabling a particular data flag to cause a blt to set In the product field. The order in which the mask bit and its associated data flag bit are set ls Immaterial, as the result is the same; that ls, their associated product bit ls set.

 $3.1.6.2.3$ Product Bits

> Each product bit ls the dynamic logical product of a data flag bit and Its associated mask bit. Data flag branches are performed when there is at least one one ln the product register and the data flag branch enable bit ls set.

 $3.1.6.2.4$ Data Flag Branch Enable Bit

> The data flag branch enable blt, bit 52, must be set for an automatic data flag branch COFBJ to occur. Bit 52 is automatically cleared by the hardware when a OFB takes olace. It must be reset with a Data Flag Register Bit Branch and Alter or a Data Flag Register Load/Store Instruction to re-enable the DFB.

 $3.1.6.2.5$ Data Flag Register Bit Assignments

> Product 8.it \mathbf{r} ÷ Mask Bit ÷ I : -Data Bit $\ddot{\cdot}$ t r \mathbf{r} v v v 3-19-35

Soft Interrupt. Honltor software can set bit 35 of a Job•s Data Flag Branch register while the register ls stored ln the]ob•s Invlslble Package. If, after exchanging back to job mode, bit 35 and its corresponding mask bit (bit 19) are set, a normal Data Flag Branch occurs.

(cont lnued)

 $3.1.6.2.5$ $[Cont^d]$

 $4 - 20 - 36$

Job Interval Timer

5-21-37

Select, condition not met. Instructions Co through C3. No match on CC lnstructlon.

 \leftarrow

 $6 - 22 - 38$

Unused.

7-23-39

The binary result exceeds the range of $+((2^{*+1}4)^{-1})$ to $-(2^{++}47)$ for the 10 instruction.

 $8 - 24 - 40$

Bit 40 ls the inclusive OR of blts 37, 38 and 39. Bit 24 masks bit 40. Blt 8 ls the logical oroduct of bits 24 and 4Q.

9-25-41

Floating point divide fault: The divisor has an all zero coefficient or the divisor as read from the register file or from central storage ls machine zero. If the divisor and/or the dividend is indefinite, no dlvlde fault exists. If a divisor causes a divide fault, the quotient is set to Indefinite. The exponent overflow and result machine zero data faults are not set by a divide whose divisor caused a divide fault.

 $10 - 26 - 42$

Exponent overflow: The exponent of the result is larger than 6FFF C6F for 32-bit arithmetic) base 16. Results are not checked for exponent overflow untll after the exponent adjustment for normalization or signlf icance has taken place. In the adjust exponent lnstructlons, if a 1eft shift exceeds the number of

$3 \cdot 1 \cdot 6 \cdot 2 \cdot 5$ CCont•d)

places required for normatlzation, this data flag ls set. Exponent overflow causes the result to be set to lndeflnite; therefore, the lndeflnlte flag wll ^I

always be set on a exponent overflow. This exponent overflow data flag is not set if either source operand from central storage or the register file ls lndef lnlte or by a divide Instruction whose divisor causes a divide fault.

11-27-43

Result Hachine Zeros The exponent of the result returned to central storage or to the register file is less than 9000 (90 for 32-bit arithmetic) base 16. Result Hachlne Zero may be caused by exoonent underflow or by one or more of the input operands being machine zero. The Result Machine Zero data ftag bit ls not set by a divide whose divisor causes a dlvlde fault.

12-28-44

Bit 44 is the inclusive OR of bits 41, 42 and 43. Bit 28 masks blt 44. Bit 12 is the logical product of bits 28 and 44.

13-29-45

A negative source operand was encountered in a square root instruction. The square root of the absolute value of the operand is formed; and the two's complement of this square root is stored as the result.

 $14 - 30 - 46$

An Indefinite result was placed lnto central storage or into the register file.... or either or both operands of a f loatlng point compare were lndef inite.

An Indefinite result may be caused by one or both operands of a f loatlng point arithmetic operaton being lndeflnlte or by the occurrence of either a dlvlde fault or an exponent overflow.

15-31-47

A breakooint bit has occurred. (See the 04 Instruction descrlotion).

$3.1.6.2.6$ Free Data Flags

- Blt 51 ls the dynamic inclusive OR of the product field. This bit ls set lf any of blts 4 through 15 are set. Blt 51 cannot be cleared directly.
- Bit 52 ls the data flag branch enable bit. If blt 52 is a one and bit 51 becomes a one (or vice versa) a data flag branch occurs at the end of the current lnstructlon. See 3.1.6.3 for additional information. Blt 52 ls automatically cleared by the axecution of a data flag branch.

Bits 53, 54 and 55

There are no product or mask oits associated with blts 53, 54, and 55. Bits 53, 54, and 55 are lnltlallzed during the initial phases of the instructions (unless the instruction *is* ^a no op -- see Section 3.1.3> which may set any of them. Thus, lf oertlnent, these bits must be sampled before executing another instruction which would alter their orevious state. The setting of bits 53, 54, and 55 does not cause a data flag branch.

· Bits 56 through 63

There are no product or mask bits associated with blts 56 through 63. The purpose of bits 58 through 63 ls to assist software in determining what operation caused data flag blts 41, 42, 43, 45 and 46 to go set. For instance, if after an automatic data flag branch blt 58 was set it would indicate that the operation causing the fault was issued early ln the program because of the execution time of dlvlde/square root is much longer than say a multiply or add. Because of possible parallel operation between scalar and vector bits 5q through 63 being set would indicate that bit 41, 42, 43, 45 and/or 46 was set by the vector operation but could have also been set by a scalar operation. If bits 59 through 63 are not set and yet 41, 42, 43, 45 and/or 46 are set indicates that they were set only by a scalar operation. Example, if a vector operation generates a divide fault

 \cdot

 $\hat{\mathcal{A}}$

(continued)

 $\bar{\gamma}$

 \bullet

Bit 63 - Vector box lndeflnlte result, duplicate of blt 46

 $\sim 10^{-11}$

 \sim \bullet .

caused by a vector.

 $\mathcal{L}^{\text{max}}_{\text{max}}$, where $\mathcal{L}^{\text{max}}_{\text{max}}$

 $\mathcal{L}^{\text{max}}_{\text{max}}$ and $\mathcal{L}^{\text{max}}_{\text{max}}$ and $\mathcal{L}^{\text{max}}_{\text{max}}$

 \bullet

 \sim

of bit 45 caused by a vector.

 $\mathcal{L}(\mathcal{L})$ and $\mathcal{L}(\mathcal{L})$ and $\mathcal{L}(\mathcal{L})$

 $\sim 10^{-1}$

$3.1.6.3$ Data Flag Branch (DFB)

If a bit ln the mask field ls set and its assoclated masked data flag blt is set, the associated blt in the product f leld becomes a one. Bit 51 in the free flag f leld also becomes a one slnce it is the dynamic inclusive QR of bits 4 through 15 of the product field.

If bit 51 ls a one from above and if oit 52 ls also set (this *is* the OFB enable bit), an automatic *OFB* occurs. The OFB takes place sometime following the termination of the instruction which caused the DFB condition to exist. The execution of the OFB sets the bit address of the next instruction into the rlght-~ost 48 blts of register 01 and a branch ls made to the bit address contalned in the right-most 48 bits of register 02. The OFB enable blt ln the flag mask reglster (bit 52) ls automaticat ly cleared at this time. The left-most 16 bits of register 01 are clearea to zero by a DFB. The address in register 01 points to zero, one or more instructions removed from the lnstructlon causing the OFB.

Programmer Note:

OFB•s are disabled when bit 52 ls cleared. 9ut *if* bit 52 is reset before eliminating all the OFB conditions, another DFB will occur which will change the return address in register 01 and the machine may wind up in a "tight loop" if proper caution is not taken. Sampling bit 51 for a zero before setting bit 52 wlf I prevent this situation for all cases except those involving the Job Interval Timer. When uslng the Job Interval Timer, it should be remembered that the setting of bit 36 in the DFR occurs asynchronously with respect to instruction execution once the Job Interval Timer is loaded. Thus the timer may set bit 36 after the check of bit 51 and oefore the branch to the contents of register 01. One method of handling this situation ls to examlne the contents of register 01 upon entering the routine for handling Data Fl3g Branches. If reglster 01 indicates that the branch occurred outside the DFB routine, then reglster 01 could be copied to a temporary location.

$3.1.6.3$ $\{cont^*d\}$

If register 01 indicated that, the branch had occurred within the OFB routine, then register 01 would not be copied to the temporary location. At the conclusion of the DFB routine, a branch would always be taken to the contents of the temporary location.

A simpler method ls to combine the setting of bit 52 and the branch to the contents of register 01 into a single 33 instruction (33603401).

$3.1.7$ Register File

For register operations, the 8-bit instruction designators directly address the 256[0) registers of the register file. During program execution (monitor or Job), these registers reside in the CPU•s register file. When an exchange operation occurs, the registers are stored into the first 256(0] memory tocations of the particular }ob or monitor ~ode program beginning at bit address zero (absolute address lf in monitor mode and virtual address if in Job mode). The registers may not be referenced as memory by their associated monitor or Job program. The only exceptions to this rule are the B7 and BA Instructions with G-bit 7 set. (See the B7 and BA instructions in this specification).

Figure 1 shows a map of the register flle and the relationship between the register, its storage address and its 8-bit designator. The number on the right represents the bit address and the number on the left ls the value of the 8-blt designator for the 64-bit register case. The number inside the register reoresents the value of the 8-bit designator for the 32-blt operand case. Note that any reference to 32-blt register one is undefined.

╭

(continued)

 α , α , β , and α .

Contract

$3.1.7$ (cont^od)

If monitor and Job mode share a common register fife (see E this section), the followlng will occur upon an exchange operation (monitor to Job or 10b to monitor):

During a 70 (Swap) instruction involving register zero as oart of the register fle1d, note a required peculiarity. Although the current contents of the trace register are sent to the aopropriate memory location for register zero, the current contents of the trace register are not altered.

$[cont^{\bullet} d]$ $3.1.7$

 $2.$ Register Zero when referenced by a designator will provide machine zero as an operand except when used as a source register for a base address or other description for a vector or string instruction, in which case register zero will appear to contain 64-zero bits. The use of a zero address may cause the instruction to be treated as an illegal instruction as defined in Section 3.1.10. If register zero is specified as the destination register, the instruction typically performs normally with data flags being set, if warranted, but no data is stored. Some instructions become undefined if register zero is specified as a destination register.

The table 3.1.7-1 is intended to define what operand is obtained when register zero is specified for a source operand. To simplify this chart, the use of register zero as a destination register has been ignored. A blank in the chart indicates where it is either not possible to specify register zero or it may only be specified as a destination register. The designators R, S, T, G, X, A, Y, B, Z and C are used for convenience although they do not apply to all instructions. Utilization of the following symbols is made.

(continued)

and the state of the state of the state

 $\sim 10^7$

3.1.7 Ccont•d)

register file contents are not changed. This applies to exchange ln both dfrectlons. Also, since the right-most 15 blts of reglster S must contain zeros (see Exit Force instruction), only a perfect overlap may occur.

 $\sim 10^7$

 ~ 100

Table 3.1.7-1

 $\label{eq:2.1} \frac{1}{2} \int_{\mathbb{R}^3} \frac{1}{\sqrt{2}} \, \frac{1}{\sqrt{2}} \,$

 \sim .

 $\mathcal{L}^{\text{max}}_{\text{max}}$

and the property of the company of the first state

 $\mathcal{L}^{\text{max}}_{\text{max}}$ and $\mathcal{L}^{\text{max}}_{\text{max}}$

Table 3.1.7-1

 \mathcal{A}

•see Section 3.1.7 paragraph A.1

 $\sim 10^{-1}$

Table $3.1, 7-1$

 $\sim 10^7$

* If Register Zero is selected to broadcast a constant, machine zero will be that constant.

** See Section 3.1.7 paragraph A.3

 \rightarrow

 $\bar{\beta}$

 $\kappa_{\rm{max}}$, $\kappa_{\rm{max}}$

 $\mathcal{L}(\mathcal{L})$

 $\frac{1}{\sqrt{2}}$

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$

 $\mathcal{L}^{\text{max}}_{\text{max}}$, $\mathcal{L}^{\text{max}}_{\text{max}}$

Table $3.1.7 - 1$

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2.$

 \mathcal{A}^{max}

 \mathcal{L}_{max} .

والمستحدث والمستنبين والمستنبذ

- 3.1.8 Real Time Counters
- $3.1.8.1$ Free Running Clock

This clock consists of a free-running 47-bit counter and a positive sign bit for a total of 48 bits. It can be stored into register T using a "Transmit Real-Time Clock to T" (39) instruction. This counter increments at a one MHz rate.

 $\mathcal{L}^{\text{max}}_{\text{max}}$, $\mathcal{L}^{\text{max}}_{\text{max}}$

 $3 - 1 - 8 - 2$ Monitor Interval Tlmer

> The "Monitor Interval Timer" is a 32-bit timer that decrements at a one MHz rate.

> This timer can be loaded from Registar R using the Transmit (R) to Monitor Interval Timer (OA) instruction, when the computer ls in Monitor Mode. The timer can be activated by loading it with anything but all zeros. Once it is activated, it will decrement until lt reaches zero or ls deactivated. When the timer ls decremented to zero, it will cause an external interrupt on channel 17 which must be processed like any other external interrupt.

The timer is deactlvated by the following methods:

- $T_{\rm eff}$
- 1. Master Clear
- 2. Loading with all zeros
- 3. Decremented to a 11 zeros (when it ls decremented to all zeros and caused an external interrupt, lt will be Inactive until loaded with some value other than zero).
- $3 1 8 3$ Job Intarval Timer

The Job Interval Tlmer is a 32-bit counter decrementlng at a one MHz rate.

This clock can be loaded (in Job Mode only) from register R using a 3A (Transmit R to Job Interval Timer) instruction. Once loaded, the timer continues to decrement until either an exchange to monitor mode occurs, the timer decrements to zero, or the timer is loaded with a value of zero. If an exchange to monitor mode occurs, 'the decrementing of the Job

$[cont[*] d]$ $3.1.8.3$

 $\gamma \to \infty$.

Interval Tlmer ls stopped and the current contents of the timer are stored ln the Invisible Package. Hhen the execution of that Job ls resumed, the Job Interval Timer ls loaded from the invisible package and resumes decrementing.

When the timer decrements to zero, bit 36 of the Data Flag Branch Register will be set. Thus, if the corresoonding mask bit is set, a data flag branch would then occur during the next RNI.

The timer may be deactivated by loading it with a value of zero. This does not cause bit 36 of the Data Flag Branch Register to be set. Master clear will also deactivate the Job Interval Timer.

The Timer is deactivated by the fol lowing methods:

- 1· Haster Clear
- 2• Loading with a value of zero
- 3. Decrementing to zero

The contents of the Job Interval Timer may be sampled by use of the 37 instruction (TRANSMIT JOB INTERVAL TIMER TO T). This does not deactivate the counter.

3.1.9 Virtual Addressing Mechanism

The virtual addressing mechanism provides a method of allotting central storage to jobs in the system.

- $3.1.9.1$ Def inltions Associated with Virtual Addressing
- $3.1.9.1.1$ Honltor Hode and Job Mode

The CPU automatlcal ly goes Into a hardware state cal fed Monitor Mode at the tlme an Interrupt ls honored or at the time an Exit Force from a Job is performed.

$3.1.9.1.1$ (cont^{*}d)

When in Honltor Mode, interrupts and the virtual addressing mechanism are disabled. This causes CPU addresses to be absolute addresses. Any lnterruots which occur are saved until the Monitor program executes either an Idle or an Exit Force lnstructlon.

The Idle instruction enables the interrupts and merely idles until an interrupt occurs.

The Exit Force instruction actually causes the hardware state to change to Job Mode and the }ob execution to start. Ourlng Job Mode, the interrupts are enabled and the virtual addressing mechanism ls used by the CPU.

$3.1.9.1.2$ Page

A page consists of a block of contiguous words of central storage. All the words in a page are ldentlfled by a common page identifier. Thls identifier ls an absolute address which locates a page in absolute storage. The fol lowing table ldentifies the page sizes.

The size of the small page is selected by bits g and 16 (bit 0 of Key 0 and 1> in the 3rd word (keys) of the invisible package. The bits are interpreted as f o I I ows:

 $3.1.9.1.2$ (cont'd)

Virtual Address

Addresses originating in the central processor (when not in Monitor Mode) are virtual addresses whose bits have the following interpretation:

Virtual Address - 48 bits

 $\overline{}$ \mathcal{L}

Virtual Word Address - 42 bits

$3.1.9.1.2$ (cont^od)

where m and n are defined as shown in the following table:

3.1.9.1.4 Associative Words

Associative words contain the information necessary to map a virtual address into an absolute address. They have one of the following three formats, depending on the page size:

Bits 14-15 and 62-63 are not used in associative word defining a 2,048 word pages.

Bits 12-15 and 60-63 are not used in associative word defining a 8,192 word pages.

Bits 9-15 and 57-63 are not used in associative word defining 65,536 word pages.

the CPU. 111 **I arge page, has been altered by** the CPU

In the above table, the word $referced$ means that a</u> Job has made a storage reference to the page defined by the 3ssociative word.

The record of references and alterations contained in bits 16, 17 and 18 of associative word for oage zero refer only to the upper half of the page.

Altered means that a CPU Job Mode program has done a write operation on at least one bit on the page defined by the assoclatlve word. When ln Monitor Mode, the CPU does not use the associative hardware and alteration or referencing by the Monitor program is not recorded in the associative words.

$3.1.9.1.5$ Associative Registers (AR) and Space Table

Each computer has a f lxed number of hardware associative registers which hold associative words for faster accessibility. The remainder of the associative words are ln central storage starting at a fixed address. The portion of the total list of associative words which are ln central storage is referred to as the space table. The contents of the hardware associative registers, when in storage, are stored beginning at absolute 4000(Hl.

(continued)

 \bullet . \bullet .

 $3.1.9.1.5$ (cont'd)

Absolute Starting Number of Address of Space Associative_Begisters______Table____

> 16 4400[H1

$3 \cdot 1 \cdot 9 \cdot 1 \cdot 6$ Page Tab1e

The page table ls the complete table of associative words and includes both the AR and the soace table. These associative words define the pages currently al lotted space in central storage.

$3.1.9.1.7$ Absolute Address

The absolute address is the combination of the absolute page address from the associative word in the page table and the word, byte and bit identifiers from virtual addresses. The following figure ii lustrates the construction of the abolute address for each page size.

Absolute Page Address Identlfler Identifiers Word Byte and Bit 16 bits : 9 bits : 6 bits : 512 word page ---------------------~- --~---49 -.... ---: 14 bits ^I • 11 bits 6 bits 2,048 word oage -~--~--~~~~~~~~-~-~-~~- ---~---- *----.-:* 12 bits 1 13 bits : 6 bits : 8,192 word page ${...}$ 9 bits : 16 bits : 6 bits :65,536 word page

The maximum storage address capacity of each computer Jlmlts the number of bits used for storage reference. ConseQuently, a number of left-most bits of the absolute page address are ignored and must be set to zero. The following table shows the number of left-most bits that are ignored for various storage size.

(continued)

where σ is the contract of the contract of the contract of the contract of the σ

$3.1.9.1.7$ (cont^od)

When in Monitor Mode, all CPU addresses are absolute addresses.

 $3.1.9.1.8$ Lock

> A lock is a 12-bit quantity contained in an associative word used to associate a page of central storage with a job or jobs which will reference the page.

$3.1.9.1.9$ Keys

Each job has four 12-bit keys assigned to it by the Monitor. If a job is to use a virtual page, the job must have the key matching the lock associated with that page.

 $*0$, $*1$, $*2$, and $*3$ are four 4-bit usage lockout codes associated with Keys 0, 1, 2, and 3, respectively. These 4-bit codes have the following significance:

bit 0 - bit 0 of key 0 and 1 (bit 0 and 16) are used to define small page size (see Sec. 3.1.9.1.2) bit 0 of key 2 and 3 (bit 32 and 48) must be set to zero bit $1 - i$ f set, locks out CPU write operations bit 2 - if set, locks out CPU read operations bit $3 - i$ f set, locks out CPU instruction references

 σ , σ

$3.1.9.1.9$ (cont^od)

If a key matches the lock of an associative word, but the usage attempted is locked out by that key•s lockout bits, an access interrupt will occur.

See Section 3.1.10 for the location of a lob's keys within the Invlslble Package.

3.1.9.2 Operation of the Vlrtuat Addressing Mechanism

> A virtual address is sent from the cantral processor to the storage virtual addressing mechanism. The virtual addressing mechanism compares the virtual page identifier from the address against the virtual page identifier of each entry in the page table. If a match is found, and if the lock associated with the matching virtual page identifier is matched by one of the four keys possessed by the requesting Job, a hit has been made. If a hit ls made, the absolute page address associated with the hit-producing oage table entry is attached to the nord identifier from the central processor address. Thls combination forms the absolute address used to reference storage.

If the end of the page table is found and no hit has been made, a storage access interrupt occurs. If a hit is made, but the operation is prohibited by the usage lockout bits, a storage access interrupt occurs.

For a more detailed description of tne page table search, see individual model specification as listed in Section 2·0·

$3.1.9.3$ Access Interrupts

A storage access interrupt occurs whenever a page referenced by a CPU Job does not have its associative word in the page table or lf an attempt is made by a CPU Job to violate the usage code of a page as defined by the key matching the tock.

An access lnterruot may be caused by any storage reference made by the CPU, even in the middle of a vector or string instruction. The virtual address causing the interrupt and information bits as to the

$3.1.9.3$ (cont^od)

reason for the access Interrupt are stored (along with the current contents of the invisible flags and Invisible registers) into the Invisible Package.

An access interrupt will generate the following entry ln word address ECH> of the Job•s Invisible Packaget

lUnused:Cause:Vlrtual address causing *:11111111:* : blts:lnterrupt *:11111111:* 0 11 12 15 16 54 55 63

Bits 0 through 11 are not used and will be set to zeros.

Definition of cause bits:

81t 12 8it 13

Bit $14 = 1$
Bit $15 = 1$
Read instruction violation Read instruction violation attempted

*Note that that is the only case where more than one of the cause bits would be set.

Bits 55 through 63 are undefined and may not always be zero.

Blts 16 through 54 contain the virtual sword address whlch caused the access interrupt.

The CPU then reverts to Monitor Hade and a branch is made to the absolute address contained ln the right-most 48 blts of the Honitor•s register 7.

The Monitor program takes care of allocating space for and/or procuring the requested page. After this is done, the Monitor can start the job exactly where it left off via an Exit Force instruction.

------ SUPER COMPUTER OPERATI["]ONS--------

 $3 - 1 - 10$

Exchange Ooeratlons and Invisible Package

The purpose of the exchange ls to change the prime role of the CPU from Monitor Mode to Job Mode and from Job Hode back to Monltor Mode.

The exchange operation from Honltor to a Job is always accomplished with an Exit Force instruction. This causes the contents of the Invlslble Package to be loaded into the appropriate registers; the mode to be changed from Monitor to Job enabllng the virtual address mechanism and interrupts; and execution to be begun as soeclf ied by the Invisible Package. Note that thls may be the restarting of a previously lnterruoted program.

The Exit Force instruct Ion, the channel interrupt and the access interrupt are the three normal ways of getting from a Job In Job Mode to the Monitor orogram ln Monitor Hode. Attempting to execute a Monltor-tyoe lnstructlon in Job Mode or attempting to execute an undefined op-code comprises the fourth ~ay to get Into the Monitor mode. Except for the starting oolnt ln the Monltor program, the ooeration performed in getting to the Monitor are identical for the four. Suf ficlent information to restart this Job Is stored into the Invisible Package and the mode is changed from Job to Monitor. The Monitor program is changed from Job to Monitor. executed starting at the absolute address contained in the right-most 48 bits of the Monitor's register 3, 5, 6, or 7.

(continued)

 $*See section 3.1.4.2.2$

$[cont^{\bullet} d]$ $3.1.10$

The right-most ten bits of the absolute starting address of the Invlslble Package must be zeros.

The Monitor must set up an invisible package for each Job. There ls NO lnvislble package for the Monitor program itself.

To start a Job lnltlally, the Monitor must clear the entire Invisible Package area exceot for the Keys and the Program Address areas.

If a job is to be re-entered, the Monitor should not alter any of the Invisible Package except for possibly the Keys.

For a more detailed description of the exchange operation, and the slze of the lnvislble package (which may vary from model to model) see the aoollcable computer speclflcatlon as listed in Section 2.0.

$3.1.10$ (cont⁺d)

 α

 $\frac{1}{2}$, $\frac{1}{2}$, $\frac{1}{2}$

 $\bar{\gamma}$

 \sim

Each of the computers returns the same information ln the non-crosshatched areas. The definition of the crosshatched areas and size of the package are model dependent. For soecific detail see the aoplicable machine dependent, for specific detail see the.
specification as listed in Section 2.0.

and a strong control of

---------------E N G I N E E R I N G NO. 37100670 :CONTROL DATA I DATE Jan., 1980
PAGE 80 --------------- ICorporation | SPECIFICATION REV. A ~ ------ S U P E R C O M P U T E R[;] O P E R A T I O N S --------Performance Characteristics $3 \cdot 2$ 3.2.1 Instruction Descriptions The instruction titles $(3.2.1.1 - 3.2.1.256)$ are written in the following formats 3.2.1.XXX AA B CC DD NAME OF INSTRUCTION [AX] where $AA =$ the function code 00 -FF(H) $B =$ the format types, $1-C$ CC = the number of bits in the operand 1 single bit 8 bytes 32 half-words 64 words E either 32 or 64-bit B both 32 and 64-bit
NA operand size not a operand size not applicable $DD =$ the instruction type Blank Undefined BR Branch IN Index LS Logical String
MN Monitor Monitor NT Non-Typical RG Register ST String SV Soarse Vector VM Vector Macro VT Vector The G bif usage charts ln the table of contents use the fol Jowlng symbols. Positions ln the G bit usage charts without symbols are undefined and must be set to zero. G bit E - Either 32 or 64-bit operands 0 C - Control vector 1 $0 - 0$ ffset 2 8 - Broadcast 3, ⁴ S - Sign Control 5, 6, *⁷* X - Oef ined in Instruction Any

÷

$3.2.1$ $(cont[*] d)$

÷

:

 $9A \cdot E$

 $9B \tE C$

 $\overline{\mathfrak{L}}$

 \Box c

 $9C_1$

 $\frac{90}{95}$: E

 $9F$ 1

(continued)

 \overline{B} .

 B_{-}

 \overline{B}

 B B

 $\overline{8}$

 $\overline{\mathbf{x}}$

 \overline{x}

 x

 $\overline{\Omega_-}$

 Q_{-}

 Q_{-}

 $\overline{\Omega_-}$

$3.2.1$ $[control]$

 $\overline{\mathsf{X}}$.

 \overline{B} $\overline{\mathbf{B}}$

 \overline{B} \overline{B}

 $\overline{\mathsf{X}}$

 $\overline{\mathsf{X}}$

 $\overline{\mathsf{X}}$

X

 $\boldsymbol{\mathsf{x}}$

B9

 BA

 \overline{BB}

BE \cdot

BF : E

 \overline{E} \perp $BCLE$

 $-\frac{\chi}{\chi}$

 $1-E$

к.

 BD E

$3.2.1$ (cont⁺d)

$3.2.1.1$

00 4 NA MN IDLE

 $\sim 10^{-1}$

When in Monitor Mode, enable the external interrupts and idle until an external interrupt occurs. The R, S and T designators are undefined and must be set to zero.

Usage bits 61 and/or 62 may be set to specify the breakpoint function for CPU write operands and/or CPU read operands respectively.

USAGE BITS

61 - BREAKPOINT ON CPU WRITE OPERANDS 62 - BREAKPOINT ON CPU READ OPERANDS

 \sim \sim

Page Missing From Original

 $3.2.1.7$ (cont•d)

> This lnstructlon ls only enabled during Monitor Hode. In Job Mode it becomes a no op. \leftarrow

 $\mathcal{F}_{\mathcal{F}}$

The modes are set up by executlng this instruction with a " 1 " in the appropriate R designator bit and are cleared by executing the instruction with a "0" in the same bit location.

The R deslgnator blts are defined below:

R DESIGNATOR BII

 $9 - 15$ Checkword bits to be complemented.

Programmer Note: These bits must be set to zero before any Monitor to Job exchange Operation. If these bits are not set to zero vla an 06 instruction, the connection network could produce invalid data on the Read and lnvalld data could be written into memory.

The S and T designators are undefined.

A description of each of these faults can be found in applicable model specification under section 2.0.

Test Operation

SECDED FAULTS

The test ls initiated by executing an 06 instruction with bits 9 through 15 selected of the R designator to complement the respectlve checkword bits of half-words Q, 1, 2, and 3 on the Write Scalar bus to central memory. By appropriate selection of data blts and complementation of checkword bits when wrltlng in memory, one should be able to generate SECOEO faults on all Read buses. This should allow

$[cont^{\bullet} d]$ $3.2.1.7$

complete checking of the Read SECDED hardware and also the fault recording hardware for type and address of the fault.

The forced complementing of the checkword bits is discontinued by executing an 06 lnstructlon with bits 9 through 15 of the R designator.

$3.2.1.8$ 07 ILLEGAL

08 4 NA MN INPUT/OUTPUT PER R $3.2.1.9$

When ln Monitor Mode: Activate the channel flag designated by the R designator and exit to the next sequential instruction. If the R designator specifies a non-existent channel, the operation of this instruction is undef lned.

The S and T designators are undefined and must be set to zero.

09 4 64 BR EXIT FORCE $3.2.1.10$

From a job to the Monitor: Exchange to the Monitor program. A hardware branch is then taken to the address def lned by the right-most 48 bits of the Honitor•s register 5. For this case, the R, S and T designators are undef lned and must be set to zero.

From tha Monitor to a Job: Exchange to the job whose Invisible Package is located starting at the absolute bit address contained in register T and whose virtual page zero Cequlvalent to starting address of register flle to be loaded) starts at the absolute blt address contained in register s. For this case, the R designator is undefined and must be set to zero. If either the S designator or the contents of register S are equal to zero, the Job•s register file and the monltor•s register file are identical.

 σ and

 \sim

Translate the lowest numbered blt set ln the EIR into its associated five-bit code and transmit this code to the right-most five bits of register T. The left-most 59 bits of register T are cleared to zero.

Examine the EIR and if only one bit ls set, the branch conoltlon ls met. The branch, lf taken, *is* to (S) $+$ (R) where (S) is an index in half-words and CR> ls the base address.

The exit, be it a branch or not, clears the bit (and only that blt) in the EIR corresponding to the channel designator which was transmitted to register T.

If the T and S designators are equal, the interrupting channel designator will also be the branch lndex.

Bit zero of the EIR will never be set as it is reserved for maintenance purooses.

If no bit ln the EIR is set, this instruction sets T to all zeroes and no branch is taken.

 $3.2.1.16$

TO (T)

When in Monitor Mode load the four keys found in register R Into the virtual address key registers. The vlrtual address found ln register S is then translated into an absolute blt address using the four keys just loaded and the associative words of the page table. This absolute bit address ls stored In the right-most 48 bits of register r. If no translation is possible before the end of the page table ls encountered, the right-most 48 bits of T are set to zero. The associative word actually used to make the translation ls left In the top assoclative register (associative register zero). The page table is dynamically pushed down, if necessary, when searching for the associative word used to make the translation. This Instruction uses the page table as contained in the Associative Registers and the Space table ln memory. The locatlons ln memory corresponding to the Associative Reg lsters Csee the OC and 00 Instructions) wllf not be re ferenced during the execution of the OF Instruction. The left-most 16 bits of register S are transmitted to the corresponding oosltlon ln register T.

OF 4 64 MN LOAD KEYS FROM(R), TRANSLATE ADDRESS(S)

The 3-blt size, alteration and reference code ln the associative word is not changed by this instruction.

The entire address range {including bit addresses O through 3FFF base 16> are acceptable inputs to the OF lnstructlon.

Bits 0 and 16 of the key word must be appropriately set/clear to indicate the desired small page size.

 $3.2.1.17$ 10 A 64 RG CONVERT BOC TO BINARY, FIXED LENGTH

> Convert the oacked BCD number in register R to a signed (two's complement) binary number and place the result into the right-most 48 bits of register
T. The conversion is undefined for binary results The conversion is undefined for binary results greater than $+(2^{*+4}7)-1$ or less than $-(2^{*+4}7)$; thus the largest decimal number that may be converted ls ±140,737,488,355,327. The ASCII/E3DIC sign code for the BCD number ls In blts 60-63 of register R.

Data flag bit 39 will be set for numbers outside thls range.

If the input number ls not a val Id BCD number, the results are undefined. Bits 0-15 of Register T wil I be cleared to zero.

11 A 64 RG CONVERT BINARY TO BCD, FIXED LENGTH $3.2.1.18$

> Convert the right-most 48 bits (two's complement binary number) of register R to a packed BCD number and place the result ln register T. The result is a number having 15 digits <4 bits per digit plus the sign in the lower bits $-$ bits $60-63$). The binary range is + $(2^{*+4}7)-1$ too $-(2^{*+4}7)$. During job mode, the sign blts generated are condltloned by the ASCII/EBCDIC bit in the Job•s invisible package. During monitor mode, only ASCII codes will be generated.

³*•. z* .1.19 12 **7** 64 NT LOAD BYTE; (T) PER (S), (R)

 $3.2.1.20$

13 7 64 NT STORE BYTE; (T) PER (S), (R)

Load/store a byte from/into the address speclfled by $(R) + (S)$, where (R) is the base address and (S) is an item count of bytes lnto/from bits 56 through 63 of register T. The remalnlng blts of Tare cleared on a load and Ignored on a store.

14 7 1 NT BIT COMPRESS $3.2.1.21$

Compress bit field R per length S into bit field T.

The length in blts of segments in the source f leld to be transmitted to the destination field and the base address of the source fleld are found in the left-most 16 bits and the right-most 48 bits of register R, respectively. The length in bits of segments in the source field to be skipped is found In the left-most 16 bits of register S. The length and base acdress of the destination field are found in the left-most 16 blts and the right-most 48 bits of register T, respectively.

Transmit from left to right a portion of the R f ietd equal to length R to the T field and skip the number of R field bits equal to length S. This operation is repeated until the T field ls exhausted. If the field length specified by R or T is zero, the instruction is treated as a no op.

$3.2.1.22$ 15 *7* 1 NT BIT HERGE

R Flel

Merge bit fields Rand S into bit field T.

The length ln blts of segments of the R field to be merged and the base address of the R field are found

 $3.2.1.22$ (cont•d)

in the left-most 16 bits and the right-most 48 bits of register R, respectively. The length in bits of segments of the S field to be merged and the base address of the S field are found in the left-most 1& bits and the right-most 48 bits of the S register, respectively. The length in bits and the base address of the destination f ietd are found in the left-most 16 bits and the right-most 48 bits of register T, respectively.

Transmit from left to rlght a segment of the R field equal to length R followed by a segment of the S field equal to length S to field T. Thls ooeration is repeated until the T field is exhausted.

If blts 16 thru 63 of S are zero, logical zeros will be placed in their respective f lelds in the T field. If the field length specified by R, S or T is zero, the instruction ls treated as a no-op.

16 *7* 1 NT BIT MASK $3.2.1.23$

Mask blt fields R and S into bit field T.

The length ln blts of segments of the R field to be masked and the base address of the R f leld are found in the left-most 16 bits and the right-most 48 bits of register R, respectively. The length In bits of segments of the S field to be masked and the base address of the S field are found in the left-most 16 bits and the rlght-most 48 bits of the S register, respectively. The length in bits and the base address of the destination field are found in the left-most 16 bits and the right-most 48 blts of register r, respectively.

Transmit from left to rlght a segment equal to length R starting at the base address of field R to field T. Next transmit to field T a segment of Field S equal to length S starting at the base address of S plus length R. The next segment of R ls transmitted to field T from address R plus length R plus length S_{\bullet} ! This operation is repeated until the T field is exhausted.

If bits 16 thru 63 of S are zero, logical zeros will be placed ln thelr respective fields in the T field. If the field length specified by R_2 , S_3 , or T is zero, this instruction ls treated as a no-op.

The length Cln bits) of the string of zeros ls found in the left-most 16 bits of register R. The length (in bits) of the repeated mask is found in the leftmost 16 bits of register s. The 1ength Cin bits) and the starting address of field T are found in the left-most 1& bits and the right-most 48 bits of register T, respectively. The instruction terminates when the T field is exhausted. If length R is greater than length S, the instruction is undefined. If length R ls eQual to length s, a string of zeros is formed.

 σ is the stronger σ of the σ

 $\mathcal{L}_{\mathcal{A}}$ is a compact of the set of the set of the \mathcal{A} -set of \mathcal{A} , and \mathcal{A}

<---------------------- length T -------------------------->: \mathbf{r} 1

3.2.1.31 1E 7 1 NT COUNT LEADING EQUALS

The bits of field R, starting with the bit to the immediate right of the left-most bit of the field, are scanned from left to right until a bit unequal to the left-most blt ls encountered. The count of the number of blts eQual to the left most blt is stored in the rlght-most blts of register T.

The length (in bits) and the base address of the field are contained in the left-most 16 bits and the rlght-most 48 bits of register R, respectively. Register S contains an index in bits which is added to the base address to form the starting bit address

$(Cont^d)$ $3 \cdot 2 \cdot 1 \cdot 31$

of the field. The instruction terminates when either a bit unequat to the left-most field bit is encountered, or when the entire f ietd has been scanned. In the latter case, the count stored will be the field length minus one.

:-- STARTING ADDRESS
! (left-most bit) (I ^eft-most bit) v *:o* 0 0 1 1 1 1 1 11:1 1 1 1 1 1 1 1 1 1 1:0 1 1 0 1 :<--the count stored->: $(T) = 10000000$ -------------------> 0 0 B1 16 63

The entire T register is cleared before the count is stored lnto lt.

Data Flag bit 53 is cleared during initiation of this instruction and then set to a one if the left-most bit was a one.

$3.2.1.32$

1F *7* 1 NT COUNT ONES IN FIELD R, COUNT TO CT)

The bits of field R are scanned from left to right and the number of binary one bits counted. This count *is* stored in the right-most bits of register T.

The length (in bits) and the base address of the field are contained in the left-most 16 bits and the right-most 48 bits of register R, respectively. Register S contains an index in bits which is added to the base address to form the starting bit address of the field. The Instruction terminates when the entire fleld has been scanned.

The entire T register is cleared before the count is stored into it.

3.2.1.33 3·2·1·34 3.2.1.35 20 8 32 BR BRANCH IF (R) EQ (S) (32 BIT FP.)
21 8 32 BR BRANCH IF (R) NE (S) (32 BIT FP.) 21 8 32 BR BRANCH IF (R) NE (S) (32 BIT FP.) 22 8 32 BR BRANCH IF (R) GE (S) (32 BIT FP.)

(continued)

instruction word. Index S is an item count in bytes

 \sim

If the R or S designators equaf zero, register zero will contain machine zero.

 $\hat{f}_{\alpha\beta}$, $\hat{f}_{\alpha\beta}$, $\hat{f}_{\alpha\beta}$

 \bar{z}

reglster designated by R and stores the result into the register designated by T. The S designator specifies the type and amount of the shift. If the S designator is ln the range from 0 through 3F base 16 (0 through 63 base 10), the operand from register R ls shifted left end-around the number of specified

(continued)

<Cont•d) $3.2.1.49$

places and then stored in register T. If the S designator is in the range from FF through C1 base 16 C-1 through -63 base 10), the operand from register T ls shifted right wlth sign extension and then stored into reglster T. For thls case, bit zero of the ooerand from register R ls considered to be the sign blt of the shifted operand. The number of right shifts is equal to the two's complement of the S deslgnator. If for example, S ls equal to FE base 16, the operand from reglster R shifts right two places. If the S designator is greater than 3F base 15 or less than Ci base 16, the results of this instruction are undef lned.

If the R deslgnator is equal to zero, reglster zero will provide machine zero. This instruction does not test for machine zero or indefinite or set any data flags.

31 7 64 88 INCREASE(R) AND BRANCH IF(R) \neq 0 $3.2.1.50$

Increment the contents of the rlght-most 48 bits of register R by one. The upper 16 bits of register R are not altered and arithmetic overflow is Ignored.

If the result from above is 48 zeros, go to the next sequential instruction. If the 48-bit result from above is non-zero, branch to $(S) + (T)$ where (S) is an item count of half-words and (T) is the base address. The resulting address for the branch is undefined If the R designator ls equal to either the S designator or the T designator.

$3.2.1.51$ 32 9 1 BR BIT BRANCH ANO ALTER

Register S contains the address of the object bit. Thls Instruction reads up the word containing the ob]ect bit and examines the bit. The branch ls then made according to G bits g and 1:

GO G1

 $\langle \cdot \rangle$

(continued)

 $\ddot{}$

$3.2.1.52$ <Cont•d)

After the branch decision has been made and regardless of what that decision was, the object bit ls altered according to G blts 2 and 3 as follcwsi

G2 G3

Programmer Note: It is meaningless to try to alter bits in the product fleJd (bits 0-15) since the product field is strictly a function of the appropriate data flag and ftag mask blts.

If the branch is to be taken, the branch address will be determined as follows:

Slnce the 33 Instruction may begin execution without waltlng until the machine has completed all operations (for example, the scalar divide's data flags may not have reached the Data Flag Register), the data flag bits may set on any minor cycle during or after execution of the 33 instruction. Consequently, any data flag bits that set after the object bit is sampled will not affect the operation of the 33 instruction, but will be retained in the Data Flag Register for follow on sampling.

34 4 64 RG SHIFT(R} PER (S) TO (T) $3.2.1.53$

This Instruction shifts the 54-bit operand from the register designated by R and stores the result into the register designated by T. The register designated by S specifies the type and amount of the

(Cont•d) $3 \cdot 2 \cdot 1 \cdot 53$

shift. If the right-most byte of register S is in the the range from 0 through $3F$ base 16 (0 through 63 base 10), the operand from register R ls shifted left end-around the number of speclf led places and then stored into register T. If the right-most byte of reglster S ls ln the range from FF through Ci base 16 C-1 through -63 base 10}, The operand from register R ls shifted right with sign extension and then stored into register T. For this case, bit zero of the ooerand from register R ls considered to be the sign bit of the shifted operand. The number of right shifts is equal to the two's complement of the right-most byte of register s. If the right-most byte of register S ls greater than 3F or less than Ci base 16, the results of this instruction are undefined. The left-most seven bytes of reglster S are ignored.

If the R designator is equal to zero, register zero wiff provide machine zero. This instruction does not cause a test for machine zero or indefinite or set any data flags.

35 7 64 BR DECREASE (R) and branch IF $(R) \neq 0$ $3.2.1.54$

Decrement the contents of the right-most 48 bits of reglster R by one. The upper 16 bits of register R are not altered and arithmetic overflow ls ignored.

If the result from above is 48 zeros, go to the next sequential instruction. If the 48-bit result from above is non-zero, branch to $(S) + (T)$ where (S) is an ltem count of half-words and (T) is the base address. The resulting address for the branch ls undefined if the R designator ls equal to either the S deslgnator or the T designator.

 $3.2.1.55$

36 7 64 BR BRANCH AND SET(R)TO NEXT INSTRUCTION

After storing the address of the next sequential instruction into register R_1 , branch to $(S) + (T)$ where (S) is an item count of half words and (I) is the base address. Bits $\boldsymbol{0}$ through 15 of register R are forced to zeros. Blts 59 through 63 of register R are undefined. If the R designator is equal to the S designator the results of this instruction are undefined.

(continued)

 $3 \cdot 2 \cdot 1 \cdot 55$ <Cont'd)

> NOTE: If $S=0$, and $R=I$, this instruction sets register R to the ha If-word address· of the next instruction and the program continues at the next instruction. This ls a way to sample the program address reglster <Pl.

 ~ 200

37 A 54 NT TRANSMIT JOB INTEVAL TIMER TO <T> $3.2.1.56$

> Transmit the contents of the Job Interval Timer into bits 32-63 of register T. Bits 0-31 are cleared to zero. The R and S designators are undefined and must be set to zero. This instruction does not deactivate the timer.

> When executed in Monitor Mode, the operation of this instruction ls undef lned.

 $3.2.1.57$ 38 A &4 IN TRANSMIT <R BITS C00-15) ro r errs $(00 - 15)$

> Replace the left-most 16 bits of register T with the left-most 16 bits of register R.

3.2.1.58 39 A 64 NT TRANSMIT REAL-TIME CLOCK TO (T)

> Transmit the contents of the Real-Time Clock to bits 15 through 63 of register T. Blts 00 through 15 are cleared. R and S must be zero.

 $3 - 2 - 1 - 59$ 3A A 64 NT TRANSMIT (R) TO JOB INTEVAL TIMER

> When executed ln Job Mode, this lnstructlon transmits bits 32 through 63 of 64-bit register R to the Job Interval Tlmer. S and T must be zero. (See Sections $3.1.6.3$ and $3.1.8.3$.

When executed in Monitor Mode, thls lnstructlon performs as a no-op.

3.2.1.60 38 A 64 BR DATA FLAG REGISTER LOAD/STORE

> Transfer the contents of register R to the data f Jag register and the original contents of the data flag register to register T. The transfer to and from tha data flag register will not occur until all outstanding operations that affect the data flags are

$3.2.1.60$ $[Cont[*] d]$

completed. This is not true for the job interval
timer and breakpoint inputs. The S designator is timer and breakpoint inputs. undefined and must be set to zero. The R and T designators may be the same and this will swap data flag packages.

NOTES An Immediate data flag branch results at the termination of this instruction if the new contents of the data flag register meet the aoprooriate conditions.

$3.2.1.61$ 3C 4 32 NT HALF HORD INDEX MULTIPLYCR.)•(S) TO CT)

The right-most 24 blts of register R and S contain signed, two•s complement Integers. Their product ls formed and stored into the right-most 24 bits of reglster T. The left-most 8 blts of reglster T are cleared to zeros.

If the product or elther operand exceeds the value, \pm ((2^{**}23)-1) the result is undefined.

30 4 54 NT INDEX MULTIPLY CR)•(S) TO <T> $3.2.1.62$

The right-most 48 bits of registers R and S contain signed, two•s complement integers. Their product is formed and stored into the right-most 48 bits of register T. The left-most 16 blts of register T are cleared to zeros.

If the product of either operand exceeds the value, $+((2**47)-1)$ the result is undefined.

3.2.1.63 3E 6 64 IN ENTER(R) WITH I (16 BITS)

Clear register R and transfer the right-most 16 bits of thls instruction to the right-most 48 blts of register R (the slgn of the 16-bit immediate operand ls extended through bit 16).

$3.2.1.64$ 3F 6 64 IN INCREASE(R) BY I (16 3ITS)

Replace the right-most 48 blts of register R by the sum of those bits and the right-most 16 bits of this instruction (the sign of the 16-blt immedlate operand

 $\tilde{\mathcal{A}}$

 $\sim 10^{-11}$

4F 4 32 RG DIV s; (R)/(S) TO CT> $3.2.1.80$

> This Instruction performs a Dlv·lde Significant operation on the 32-blt f loatlng point operands contained In the registers designated by R and s. The result is stored in the register designated by T.

Oata flags: bits 41, 42, 43 and 46

50 A 32 RG TRUNCATE; (R) TO (T) $3.2.1.81$

> Transmit to destination register T the nearest integer whose magnitude is less than or equal to the 32-blt f loatlng point operand in origln register R. This integer is represented as an unnormalized 3z-blt floating point number having a positive exponent.

If the exponent of the source operand 'is positive (greater than or equal to zero), the operand is transmlttec dlrectty to the destination register.

If the exponent of the source operand is negative, the magnitude of the coefficient is shifted rignt end off, and the exponent is increased by one for each bit position shifted until the exponent becomes zero. Zeros are extended on the left during the shift. If the coefficient of the source operand is positive, the shifted coef flcient with zero exponent ls entered into the destination register. If the coefficient of the source operand is negative, the two's complement of the shifted coefficient with zero exponent ls entered into the destination register.

If machine zero ls used as an operand, 32 zeros are returned as a result.

Data flags bit 46

$3.2.1.82$ 51 A 32 RG FLOOR; (R) TO (T)

Transmit to destination register T the nearest integer less than or equal to the 32-blt floating point operand in origin register R. This integer is represented as an unnormalized 32-bit floating oolnt number having a positive exponent.

If the source operand's exponent is positive (greater than or equal to zero), the operand is transmitted directly to the destination register.

<Cont•d) $3.2.1.82$

If the exponent of the source operand is negative, the coefficient ls shifted right end off and the exponent ls increased by one for each blt position shifted untll the exponent becomes zero. Sign bits are extended on the left during the shlft. The shifted coefficient with zero exponent is entered lnto the destination register.

If machine zero ls used as an operand, 32 zeros are returned as a result.

Data flag: bit 46

$3.2.1.83$ 52 A 32 RG CEILING; (R) TO (T)

Transmit to destination register T tne nearest Integer greater than or equal to the 32-blt f loatlng point operand- in origin register R. This integer is represented as an unnormaf ized 32-bit f loatlng point number havlng a positive exponent.

If the source operand's exponent is positive (greater than or equal to zero}, the operand is transmitted dlrectly to the destination register.

If the exponent of the source operand ls negative, the two•s complement of the coefficient is shifted right end off and the exponent is increased by one for each bit position shifted until the exponent becomes zero. Slgn blts are extended on the left durlng the shift. The two's complement of the shifted coefficient with zero exoonent is entered into the destination register.

If machine zero is used as an operand, 32 zeros are returned as a result.

Data flagt bit 46

$3.2.1.84$ 53 A 32 RG SIGNIFICANT SQUARE ROOT; <R> TO CT>

Transmit to 32-blt register T the square root of a 32-blt floating point operand ln register R.

Data flags: bits 43, 45 and 46

$3 \cdot 2 \cdot 1 \cdot 85$ 54 4 32 RG ADJUST SIGNIFICANCE; (R) PER (S) TO <T)

AdJust the significance of the f loatlng point operand in register R and transmit it to result register T.

A slgned, two•s complement, integer is contained in the right-most 24 bits of register S. The absolute value of this integer is a shift count.

If the shift count ls posltlve, shift the operand•s coefficient left the number of places soecif iec by the shift count or by the number of shifts needed to normalize the coefficient, whichever is smaller. In either case, the exponent of the operand ls reduced by one for each place actually shifted. An all zero coefficient wll I be shifted left the number of places soeclf led.

If the shift count is negative, shift the operand's coefficient right the number of places specified by the shift count and Increase the exponent of the
operand by one for each place shifted. If R is operand by one for each place shifted. indefinite, T will be indefinite and data flag bit 46 ls set. If R ls machine zero, T wi 11 be machine zero and data flag bit 43 will be set.

This instruction is undefined if the absolute value
of the shift count is greater than 23 base 10. Note of the shift count is greater than 23 base 10 that the addition of the shift count can cause either exponent overflow or exponent underflow.

Data flags: bits 42, 43 and 46

 $3.2.1.86$

55 4 32 RG ADJUST EXPONENT; (R) PER (S) TO (T)

Transmit the adjusted operand from register R to result register T. The exponent of the result is set equal to the exponent of the operand ln register s. The coefflclent of the result ls formed by shifting the coefficient of the operand from register R_{\bullet}

The shift count used is the difference between the
exponents in registers R and S. If the exponent in exponents in registers R and S. register R ls greater/less than the exoonent in registers, the shift *is* to the left/right, respectively. For zero coefficients in register R, the exponent from register S ls copied to register T with an all-zero coefficient.

<Cont•d) $3.2.1.86$

If a left shift exceeds the number of places required for normalization, the result ls set to indefinite, and data flag blt 42 ls set. If either or both operands are indefinite or machine zero, the result ls set to Indefinite. In thls case, data flag bit 4G ls set and data flag bit 42 ls not set.

Data flags: blts 42 and 46

3.2.1.87

56 *7* 32 NT SELECT LINK

For certain vector operations (See Table 1), this instruction provides the ability to combine two vector operations into one single operation. The link instructlon accomplishes this by chaining the output of the first vector's function to one of the inputs for the second vector•s function. The link instruction must be fol lowed immediately by the two vector instructions to be linked such as:

: 56 : R l S I T $1 F_1$: G₁ : X₁ : A₁ : Y₁ B₁ Z₁ C₁ : (C+₁)₁ : :-----~-~~---------~~:~----~-~~-~~-----~~-: ~ ~ ~ - I F2 I G2 *: XZ* : A2 : Y2 ; B2 z2

The entire operation will be done as one vector with function Fi preceding function F2. Designators z2, $C2$, $(C+1)$ 2 and $C2$ bits 1 , 2 will be used to specify the output stream and designators Z_1 , C_1 , $(C+1)$ and Gi blts 1, 2 wl11 be ignored. Between the two vectors there can only be two input streams (one A and one 8) with one broadcast value or one Input stream with two broadcast values (one A and one B). Which streams and which broadcast values are selected are specified by G1 bits $3, 4$; G2 bits $3, 4$ of the vector instructions and R bits 3, 4 of the I ink Instruction. See Table 2 for possible combinations.

The two inouts to the first function Fi are Ai (selected by designators X_1 , A_1 and G_1 bit 3) and B_1 (selected by designators Y_1 , B_1 and G_1 bit 4). The two inputs $(I2 \t{and } J2)$ to the second function $(F2)$ are the cutout of Ft and either input A2 (selected by designators *xz,* A2 and G2 blt 3) or input 82

 $\hat{\mathcal{A}}$

 $\bar{\alpha}$

$3.2.1.87$ (Cont'd)

o G1 bit 0 and G2 bit 0 must be equal.

- o G1 bits 5-7 apply to F1.
- *^o*G2 blts 5-7 apply to F2.
- o S and T designators of link are undefined and must be set to zero.

TABLE₁

Instructions that can be used in a link operation.

• Functional unlt number wherei

- 1• Array shift
- 2. Pack, Exponents, Array Logical
- 3. Array Multiply
- 4. Array Add
- ^oThe operation is undefined if the instructions selected for F1 and F2 have the same functional unit number.

<continued)

3.2.1.93 5C A B RG EXTEND; 32 BIT(R) TO 64 BIT(T)

Extend the floating point number₋ from 32-bit register R lnto a 64-bit f loatlng point number and transmit the result to 64-blt register T. The value of the resulting 16-bit exponent is 24 less than that of the origin operand's exponent. The coefficient is obtained by transmitting the right-most 24 bits of the origin register into bits 16 through 39 of the destlnation register. The right-most 24 bits of the destination register are cleared to zero.

If R is indefinite, T will be indefinite and data flag bit 46 will be set. If R is machine zero, T will be machine zero and data flag bit 43 will be set.

Data f I *ag:* bit 43 and 46

3.2.1.94

50 A 8 RG INDEX EXTEND; 32 BIT CR> TO 64 BIT CT)

Extend the floating point number from 32-blt register R into a 64-blt f loatlng point number and transmit the result to 64-bit register T. The value of the resulting 10-blt exponent is the same as the origin operand•s exponent. The coefficient is obtained by transmitting the rlght-most 24 bits of the origin register into bits 40 through 63 of the destination register. Bits 16 through 39 of the destination register are set to the sign of the origin coefficient.

If R is indefinite, T will be indefinite and data flag bit 46 will be set. If R is machine zero, T will be machine zero and data flag bit 43 will be set.

Data flag: bit 43 and 46

3.2.1.95 $3.2.1.96$ SE 7 32 NT LOAD; (T) PER (S), (R)
5F 7 32 NT STORE; (F) PER (S), (R) STORE; (F) PER (S), (R)

Load/store 32-blt register T from/into the address specified by $(R) + (S)$ where (R) is the base address and (S) ls an item count of half-words. Note that S and R are 64-blt registers and that the item ccunt is shifted left five places before the addition. Overflow from this addition ls ignored, if it occurs.

stores the result in bits 16 through 63 of register T. Blts 16 through 63 are treated as. t+8-blt, oositlve unsigned integers. Arithmetic overflow ls ignored. Bits a through 15 of register R are transferred without modification to bits 0 through 15 of

 \sim

 $\ddot{}$

(continued)

 $\mathcal{L}^{\text{max}}_{\text{max}}$

zero will provide machine zero. If m plus n i greater than 64[DJ, or lf m is eQuaJ to zero, the results of thls lnstructlon are undefined.

3.2.1.111 6E 4 64 RG EXTRACT BITS; (R) TO (T) PER (S)

This lnstructlon extracts blts from the register designated by R and stores them into the right-most portion of the register specified by T. Register T is cleared before receiving the extracted bits.

 $3.2.1.111$ (Cont'd)

Bits 10 through 15 of the register specified by S contain the number (m) of bits to be extracted from register R. The right-most 6 bits of register S specify the left-most bit number of the extracted bits. Bits Q through 9 and 16 through 57 of register S are undefined and must be set to zero.

If the R designator is equal to zero, register zero will provide machine zero. If m plus n is greater than 64(0], or if m is equal to zero, the results of this instruction are undef lned.

6F 4 54 RG DIV s; (R)/(Sl TO <T> $3.2.1.112$

> This Instruction performs a Divide Signlf lcant operation on the 64-bit floating point operands contained in the registers designated by R and S. The result is stored in the register designated by T.

Data flags: bits 41, 42, 43 and 46

 $3.2.1.113$ 70 A 64 RG TRUNCATE; CR) TO (T)

> Transmit to destination register T the nearest Integer whose magnitude ls less than or eQual to the magnitude of the 64-blt floating point operand ln orlgln register R. The integer *is* represented as an unnormalized 64-bit floating point number having a positive exponent.

If the exponent of the source operand is positive (greater than or equal to zero), the operand is transmitted directly to the destination register.

If the exponent of the source operand is negative, the magnitude of the coef ficlent is shifted right end off and the exponent ls increased by one for each bit position shifted until the exponent becomes zero. Zeros are extended on the left during the shift. If the coefficient of the source operand is positive,

<continued)

(Cont⁺d) $3.2.1.13$

the shifted coefflclent with zero exponent ls entered Into the destlnatlon reglster. If the coeff lclent of the source operand is negatlve, the two•s complement of the shifted coefficient with zero exponent is entered lnto the destlnatlon register.

If a machine zero ls used as an operand, 64 zeros are returned as a result.

Data flag: blt 46

3.2.1.114 71 A 64 RG FLOOR; (R) TO (T)

> Transmit to destination register T the nearest integer less than or eQual to the 64-bit floating point operand in origln reglster R. Thls integer ls represented as an unnormal lzed 64-bit f loatlng point number having a positive exponent.

If the source operand[®]s exponent is positive (greater than or equal to zero), the operand is transmitted directly to the destination register.

If the exponent of the source operand is negative, the coefficient is shifted right end off and the exoonent is increased by one for each bit position shifted until the exponent becomes zero. Sign bits are extended on the left during the shift. The shifted coefflclent with zero exponent ls entered into the destlnatlon register.

If a machine zero ls used as an operand, 64 zeros are returned as a result.

Data flag: bit 46

$3.2.1.115$ 72 A 64 RG CEILING; (R) TO (T)

Transmit to destlnatlon register T the nearest integer greater than or equal to the 64-bit f loatlng polnt operand in orlgln register R. This integer ls represented as an unnormalized 64-bit floating ooint number having a positive exponent.

If the source operand•s exponent is oosltlve (greater than or equal to zero), the operand is transmitted directly to the destination register.

$3.2.1.115$ <Cont•d)

If the exponent of the source operand is negative, the two•s complement of the coefficient is shifted right end off and the exponent ls increased by one for each blt position shifted until the exponent becomes zero. Sign bits are extended on the left during the shift. The two•s complement of the shifted coefficient with zero exponent ls entered into the destlnation register.

If machine zero ls used as an operand, 64 zeros are returned as a result.

Data flag: bit 46

3.2.1.116 73 A 64 RG SIGNIFICANT SQUARE ROOT; CR> TO (T)

Transmit to register T the square root of the 64-bit floating point operand in register R.

Data flags: bits 43, 45 and 46

$3.2.1.117$ 74 4 64 RG ADJUST SIGNIFICANCE; (R) PER (S) TO (T)

AdJust the significance of the floating point operand in register R and transmit it to result register T.

A signed, two•s complement integer ls contained in the right-most 48 bits of register s. The absolute value of this integer is a shift count. The leftmost 16 bits of register S are ignored.

If the shift count ls posltlve, shift the ooerand•s coefficient left the number of places specified by the shlft count or by the number of shifts needed to normal lze the coefficient, whichever ls smaller. In elther case, the exponent of the operand is reduced by one for each place actually shifted. An all zero coefficient will be shifted left the number of places speclf led.

If the shift count is negative, shift the operand's coefficient right the number of places specified by the shift count and increase the exponent of the operand by one for each olace shlfted.

(continued)

$3 \cdot 2 \cdot 1 \cdot 117$ $(Cont'd)$

This instruction is undefined if the absolute value of the shift count ls greater than~47COJ. Note that the addltlon of shlft count can cause either exponent overflow or exponent underflow.

If R is indefinite, T will be definite and data flag bit 46 will be set. If R is machine zero, I will be machine zero and data flag bit 43 will be set.

Data flagst bits 42, 43 and 46

75 4 64 RG ADJUST EXPONENT: (R) PER (S) TO (T) $3.2.1.118$

Transmit the adjusted operand from register R to result register T. The exponent of the result is set equal to the exponent of the operand in register s. The result ls formed by shifting the coefficient of the operand from reglster R.

The shift count used is the difference between the exponents ls register R and s. If the exoonent in register R ls greater/less than the exoonent in register s, the shlft ls to the left/right, respectively. For zero coefficients in register R, the exponent from register S is copled to register T with an all-zero coefficient.

If a left shift exceeds the number of places required for normallzatlon, the result ls set to indefinite and data f fag 42 ls set. If either or both operands are lndef inite or machine zero, the result ls set to indeflnlte. In this case, data flag bit 4G is set and data flag bit 42 is not set.

 $3.2.1.119$

76 A 8 RG CONTRACT; 64 BIT (R) TO 32 BIT (T)

Contract the 54-blt f loatlng point number from register R into a 32-bit floating point number and transmit the result to 32-blt register T.

$3.2.1.119$ (Cont^od)

The 24-bit result coefficient is copied from the left-most 24 bits of the 48-bit source coefficient (bits 16 through 39). This has the effect of contracting all negative source coefficients, whose absolute values (neglecting the exponent} were less than or equal to $(2^{++}24)$, to a minus one.

Data flags: bits 42, 43 and 46

 $3.2.1.120$

 \mathcal{L}_{max}

77 A 8 RG ROUNDED CONTRACT; 64 BIT (R) TO 32 BIT (T)

Perform a rounded contract operation on the 64-bit floating point number in register Rand transmit the 32-blt floating point result to 32-blt register T. A oosltive one ls added to the origin operand in bit position 40. If overflow occurs the exponent ls increased by one and the coefficient is shifted right one place. The left-most 24 bits of this 48-bit sum

(continued)

$3.2.1.120$ (Cont^od)

are then transmitted to the 24-bit coefficient \mathbf{A} portion of register T. Each non-endcase result element^{*}s 8-bit exponent is 24[D] (25[D] If overflow occurred) greater than the corresponding source element's exponent.

Data flags: bits 42, 43 and 46

78 A 64 RG TRANSMIT; (R) TO (T) $3 \cdot 2 \cdot 1 \cdot 121$

> Transmit the 64-blt operand ln register R to register r.

79 A 64 RG ABSOLUTE; (R) TO (T) $3.2.1.122$

> Transmit the absolute value of the 64-bit floating point operand in register R to register T.

Data flags: bits 42, 43 and 46

3.2.1.123 7A A 64 RG EXP.; (R) TO (T)

> Transmit the exponent from the left-most 16-bit posltlons of orlgln register R to the right-most 16-bit positions of destination register T. The sign of the exponent ls extended through blt 16 of destination register T. The left-most 16 bits cf the destination register are cleared to zeros.

 $3.2.1.124$ 78 4 54 RG PACK; (R), CS) TO CT>

> Transmit a 64-bit floating point number to destination register T. The exponent of the number is obtained from the right-most 16-bit positlons of register R, and the coeff lclent ls obtained from the right-most 48-blt positions of register s.

7C A 64 RG LENGTH; (R) TO (T) $3.2.1.125$

Transmit the left-most 16-blt positions of origin register R to the right-most 16-blt oosltlons of destination register T. The left-most 48 bits of the destination register are cleared to zeros.

 $3.2.1.126$ 70 7 64 NT SWAP; S----->T ANO R----->S

> Hove to destlnatlon f leld T, a portion of the register file beginning at the 64-bit register soeclf ied by the right-most eight blts of register s. Transmit source field R to the register flle beginning at the 64-blt register specified by the right-most eight bits of reglster s.

> The left-most 16 bits of register R 3nd T specify the field length In words for the source and destination fields, respectively. The fleld lengths of the source and destination f iefds may be different but each must be even. A zero f leld length indicates no transfer for that field. Any transfer of words into or out of the register file that becomes exhausted of registers (i.e., beyond the bounds of the register file), causes the lnstructlon to become undef lned.

> The right-most 48 bits of registers R and T specify the base address of the source and destination fields, respectively. These addresses must specify an even 64-bit word ln central storage. Bits 57 through 63 of register Rand T are undefined and must be set to zero. Overlap of the source and destination fields is allowed only if the base addresses for both fields are equal.

Registers R, S, or T, may be in the range of the registers being swapped.

The starting register in the file specified by the right-most eight bits of the register specified by S must be an even register or thls instructlon wil I be treated as an undefined instruction. For additional material see Section 3.1.7 on the Register File.

3.2.1.127 3·2·1·128 7E *7* 6~ ?F *7* GZ+ NT LOAD; (T) PER CS), CR) NT STORE; (T) PER (S), (R)

> load/store G4-blt register T from/into the address specified by $(R) + (S)$ where (R) is the base address and (S) is an item count of words.

 $3.2.1.129$ 3.2.1.130 80 1 81 1 E VT ADD U; $A+B---->C$
E VT ADD L; $A+B--->C$ A DO L; $A+B----C$

82 1 E VT ADO N; A+B---->C $3 \cdot 2 \cdot 1 \cdot 1 \cdot 31$

These Instruct ions perform fhe~ Indicated f 1 oat Ing oolnt arithmetic operations on elements of vectors A and 8. The results are stored into vector c.

U Signifies that the upper result of the operation is returned; L signifies the lower result and N
signifies the normalized upper result. Sign Control signifies the normalized upper result. ls permitted, see 3.1.4.9 for details.

Data flags: bits $42, 43$ and 46

83 1 54 VT ADD ADDRESS; A+B---->C $3.2.1.132$

This instruction adds bits 16 through 63 of the elements of the B vector to bits 16 through 53 of the elements of the A vector and stores the results In bits 16 through 63 of the elements of the C vector. Bits 16 through 63 are treated as 48 bit, positive, unsigned integers. Arithmetic overflow is ignored. Sits 0 through 15 of the elements of the A vector are transferred without modification to bits 0 through 15 of the elements of the C vector. Blt a, 5, 5, and 7 of the G designators must be set to zero.

These ooerations perform the indicated floating point arlthemtic operations on elements of vectors A 3nd 8. The results are stored into vector C.

U slgnlfles that the upper result of the operatlon ls returned; L signifies the lower result; and N slgnlfles the normalized upper result. Sign Control ls permitted, see 3.1.4.9 for details.

Data flags: bits 42, 43 and 46

87 1 64 VT SUB ADDRESS; A-B---->C $3.2.1.136$

This instruction subtracts bits 16 through 63 of the elements of the 8 vector-from bits 15 through 63 of the elements of the A vector and stores the results In bits 1& through 63 of the elements of the C vector. Bits 16 through 53 are treated as 48 bit, oosltlve, unsigned integers. Arithmetic overflow ls ignored. Bits 0 through 15 of the elements of the

A vector are transferred without modification to bits 0 through 15 of the elements of the C vector. Bit $0, 5, 6$ and 7 of the G designator must be set to zero.

3·2·1·137 3·2·1·138 88 89 1 1 E VT
E VT VT MPY U ; $A*B---D$ $MPY L$; $A*B---D C$

> These instructions perform the indicated floating point arithmetic operations on elements of vectors A and 8. The results are stored lnto vector c.

U signifies that the upper result of the ooeratlon is returned; L slgnlfles the lower result; and S signifies the significant result. Sign Control is permitted, see 3.1.4.9 for details.

 \sim \pm

Data flags: bits 41, 42, 43 and 46

 $3.2.1.139$

8A 1 64 VT SHIFT; A PER 8----> C

This instruction shifts the G4-blt elements from source vector A by corresponding elements from source vector Band stores them into result vector c. If the rightmost byte of the element in vector B is in the range from 0 through 3F base 1G CO trhough 63 base 10), the element from vector A is shifted left end-around the number of specif led places. If the rlghtmost byte of the element in vector B ls ln the range from FF through C1 base 16 (-1 through -63 base 10), the element from vector A ls shifted rlght with slgn extension. Blt 0 of operands ln vector A is the sign bit for extension and the number for right shifts is equal to the two's complement of the rightmost bytes of operands in vector B. If the rightmost byte of elements from vector 8 ls greater than 3F or less than C1 base 16, the results are undefin~d. The leftmost seven bytes of elements in vector 3 are Ignored.

If the source element's exponent *is* oosltlve (greater than or equal to zero), the element is transmitted directly to the result field.

an unnormalized floating point number having a

posltlve exponent.

If the exponent of the source element ls negative, the magnitude of the coef flcient ls shifted right end off and the exponent ls Increased by one for each blt position shifted until the exponent becomes zero. Zeros are extended on the left during the shift. If the coefficient of the source element ls positive, the shifted coefficient with zero exponent is transferred to the result field. If the coef ficlent of the source element is negative, the two's complement of the shifted coeff lcient with zero exponent is transferred to the result field.

The Y and 8 designators and bits 4-7 of the G designator are undef lned and must be set to zeros.

 $3.2.1.145$ (Cont⁺d)

If machine zero is used as an operand element, the result element will be all zero.

Data flag: Blt 46

$3.2.1.146$ 91 1 E VT FLOOR;A--->C

Each element of result vector C ls the nearest integer less than or equal to the corresponding floating polnt element of source vector A. This integer is represented by an unnormalized floating point number having a positive exponent.

If the source element's exponent ls positive (greater than or equal to zero), the element is transmitted directly to the result field.

If the exponent of the source element is negative, the coefficient is shifted rlght end off and the exoonent ls increased by one for eacn bit position shifted until the exponent becomes zero. Sign bits are extended on the left during the shift. The shifted coefficient with zero exponent ls transferred to the result field.

The Y and B designators and bits $4-7$ of the G designator are undefined and must be set to zeros.

If machine zero ls used as an operand element, the resulting element will be at1 zero

Data flag: bit 46

$3.2.1.147$ 92 1 E VT CEILING;A--->C

Each element of result vector C ls the nearest integer greater than or equal to the corresponding ^floatlng point element of source vector A. This integer ls represented by an unnormal lzed floating polnt number having a oositlve exponent.

If the source element^{*}s exponent is positive (greater than or equal to zero), the element is transmitted directly to the result field.

(continued)

$3 - 2 - 1 - 147$ $[Con[*]]$

If the exponent of the source element is negative, the two's complement of the coefficient is shifted right end off and the exponent ls increased by one for each blt posltlon shifted until the exoonent becomes zero. Sign bits are extended on the left during the shift. The two•s complement of the shifted coefficient with zero exponent is transferred to the result field.

The Y and B designators and bits 4-7 of the G designator are undef lned and must be set to zeros.

If machine zero ls used as an operand element, the resulting element will be all zero.

Data flag: blt ⁴⁶

$3.2.1.148$ 93 1 *E* VT SIGNIFICANT SQUARE ROOT; A--->C

This instruction forms the square root of each element of vector A and places the result in vector c.

The Y and 8 designators and bits 4 and 7 of the G deslgnator are undef lned and must be set to zero. Sign Control ls permitted, see 3.1.4.9 for details.

Data flag: bits $43, 45$ and 46

 $3 - 2 - 1 - 149$ 94 1 E VT ADJUST SIGNIFICANCE; A PER B--->C

> Adjust the significance of the f loatlng point elements from vector A and transmit them to result vector c.

> Signed, two•s complement integers are contained In the rightmost 48 (24> bits of the elements from vector 8. The absolute value of these integers are shift counts.

If a shift count is positive, shift the coefficient from vector A left the number of places specified by the shift count or by the number of shifts needed to normalize the coefficient, whichever is smaller. In either case, the exponent of the element is reduced

(continued)

$3.2.1.149$ $[Cont^d]$

by one for each place shifted. An all zero coefflclent will be shifted 1eft the number of ofaces speclf *ied.*

If the shift count is negative, shift the element's coefficient right the number of places specified PY the shift count and Increase the exponent of the element by one for each place shifted.

The result stored in vector C is undefined if the absolute value of the shift count is greater than 47(0] <23[0] for 32-blt operands). Note that the addition of the shift count to the exponent can cause either exponent overflow or exponent underflow.

If A is indefinite, C will be indefinite and data flag bit 46 is set. If A ls machine zero, C wilt be machine zero and data flag bit 43 will be set.

Bits $5-7$ of the G designator are undefined and $must$ be set to zeros.

 \mathbf{A}

Data flags: bits 42, 43 and 46

95 1 E VT ADJUST EXPONENT;. A PER 8--->C $3.2.1.150$

Transmit ad]usted elements from yector A to result vector c. The exponent of a result element ls set eQual to the exponent of the associated element from vector s. The coefficient of the result elements are formed by shifting the coefficients of the operand elements from vector A.

The shift count used is the difference between the exponents of associated elements from A and B. If exponents of associated elements from A and B. the exponent of the element from A is greater/less than the exponent of the element from 9, the shift ls to the left/right, respectively. For zero coefficients in vector A, the exoonent from $vector$ B is copied to vector C with an all-zero coef flclent.

If a left shift exceeds the number of olaces required for normalization, the result ls set to indefinite, and data flag bit 42 ls set. If either or both operands are lndef inite or machine zaro, the result ls set to Indefinite. In this case, data flag bit 46 is set and data flag blt 42 ls not set.

Bits 5-7 of the G designator are undefined and must be set to zeros.

Data flags: bits 42 and 46

$3.2.1.151$

96 1 8 VT CONTRACT; 64 BIT A--->32 BIT C

Each 32-blt f loatlng point element of result vector ^Cis formed by contracting the corresoondlng 64-blt floating point element of source vector A. Each non-endcase 8-bit result element's exponent is 24[0] greater than its source element 's exponent. See the 76 Instruction (Register Contract) for detail.

Each 24-bit result coefficient ls cooled from the left-most 24 blts of its 48-blt source coefficient (bits 10 through 39). This has the effect of contracting all negative source coefficients, whose absolute values (neglecting the exponent) were less than or equal to $(2^{x} * 24)$, to a minus one.

The Y and B designators and bits $0, 4, 5, 6$ and 7 of the G designator are undefined and must be set to zero.

Data flags: bits 42, 43 and 46.

the exponents from lnout vector A into the right-most portion of the coefficients of vector c. The sign of

CCont•d) $3.2.1.155$

the exponent ls extended left to the coefflclent sign blt positlon. The exponent portion of each e1ement of vector C is cleared to zero.

The Y and 8 deslgnators and blts 4-7 of the G designator are undef lned and must be set to zeros.

98 1 E VT PACK;A, 8--->C $3.2.1.156$

> Transmit to result vector Ca 64/32 blt floating point number produced as follows. The result is formed by transmlttlng the right-most 16/8 blt positions of an element of source vector A (exponent) to the left-most 16/8 bit positions of result vector C and tne right-most 48/24 bit positions of an element of source vector B Ccoef flclent) to the rlght-most 48124 blt positions of result vector c.

9C 1 B VT EXTEND; 32 BIT A--->64 BIT C $3.2.1.157$

> The elements of result vector C are formed by extending the 32-blt floating point operands of vector A into. 64-bit floating point operands. The value of each of the resulting 16-blt exponents is 24[0] less than that of the corresponding source element^{*}s exponent. The coefficient of each result ls obtained by transmitting the right-most 24 bits of the corresponding source element Into bits 16 through 39 of the result element. The right-most 24 bits of each result are cleared to zeros.

If bit 3 of the G designator ls set, indicating broadcast of the A register, the 8-bit A deslgnator will be interpreted as a 32-bit register designator.

If an elemant of vector A is indefinite, the corresponding element of vector C will be set to lndeflnlte and data flag blt 46 set. If an element of vector A is machine zero, machine zero will be stored in vector C and data flag bit 43 will be set.

The Y and 8 designators and bits $0, 4-7$ of the G designator are undefined and must be set to zeros.

Data flag: bit 43 and 46

These instructions perform the indicated floating point operation on elements of sparse vectors A and B and return the results to sparse vector C. An element is read from sparse vector A whenever a one bit is encountered in order vector X. An element is read from sparse vector B whenever a one bit is found in onder vector Y. A zero bit in source onder vector causes machine zero (normalized one for multiplies and divides) to be used as the associated A and/or B element.

 \mathbf{v}

--------------CONTROL DATA : ENGINEERING NO. 37100670
DATE Jan., 1930 ---------------: Corporation : SPECIFICATION PAGE 137 REV. A --------------------- SUPER COMPUTER OPERATIONS -------- $3.2.1.176$ (Cont^od) NOTE: Data flags are set only for output elements of spanse vector C. $\mathcal{L}(\mathbf{r})$ G bits 3 and/or 4 are used to broadcast A and/or B, respectively. Data flags: blts 41, 42, 43 and 46 Sparse Vector Floating Add Example F G X A Y B Z C **:A 0:8 0:0 3:0 4:0 5:0 6:0 7:0 8:** -----------------------------------Before Execution Register $03 = 0007000000003000$ $04 = 0000000000004000$ $05 = 0008000000005000$ $06 = 0000000000006000$ $07 = 0009000000007000$ $08 = 0000000000008000$ Address $4000 - 4040$ \overline{z} -----------*-------* $\begin{array}{cccccccccccccc} & \textbf{1} & \textbf{A} & & \textbf{1} & \textbf{A} & & \textbf{1} & & \textbf{1} \\ & \textbf{2} & \textbf{3} & & \textbf{1} & & \textbf{1} & & \textbf{1} & & \textbf{2} & & \textbf{3} \\ & \textbf{3} & & \textbf{0} & & \textbf{1} & & \textbf{1} & & \textbf{1} & & \textbf{2} & & \textbf{3} \\ \end{array}$ ----------*--------*- $3000 - 3006$ \mathbf{I} and \mathbf{I} ÷ 111010111010111 $6000 - 60A0$ -----------------------**1 B 1 B 1 B 1 B 1 B 1 B** \mathbf{L} 1 0 1 1 1 2 1 3 1 4 1 5 1 ------------------------------- \mathbf{V} 32 bits

 $\ddot{}$

 $\Delta \sim 1$

(continued)

 $\bar{\mathbf{v}}$

(continued)

 \sim

If the specified compare condition is not met, the instruction performs as follows:

> Store into register Y and 54-blt quantity $(32-bit if G bit 0 = 1) 000---000$ and contlnue execution at the next sequential lnstructlon.

- 4. Comoare the sum formed In step 1 with register Z as fol lows:
	- \circ G bit $3 = 0$ The integers compared are the 48-blt (24 bits if G bit O *=* 1> result of step 1 and the rightmost 48 bits (24 blts if G bit $0 = 1$) read from register Z in step 2·
	- $0 \t 6 \t 0$ it $3 = 1$ The integers compared are the 64 bits that are stored into register c in steo 3 and 54 bits read from reglster z ln step 2.

Thls compare ls defined only for the BO and 81 instructions <EQ and NE).

When both G bit 0 and G bit 3 are 1 the instructions are undefined.

 \circ G bit 4 = 0 The integers compared are Interpreted as signed two's complement numbers.

operands from registers A and X according to the ^fJoating point compare ruJes in Section 3.1.4.5.

If the specified compare condition $\overline{1s}$ met, the instructions perform as follows:

o G bit 5 *=* 0 Branch to the address formed by adding the halfword Item count from register Y, left shifted 5 places, to the base address from register 8.

o G bit 5 *=* 1 Branch to the address formed by adding $(6 \text{ bit } 6 = 0)$ or subtracting $(G \text{ bit } 6 = 1)$ the halfword item counts from the 8 and Y designators 15 bits), left shifted 5 places, to the program address of thls instruction.

If the specified compare condition <u>is not</u> met, the Instructions will continue execution at the next sequential instruction.

If any of the following conditions occur, the ooeratlon of these lnstructlons is undefined:

0 G bit $3 = 1$, G bit $4 = 1$ or G bit $7 = 1$

o Designaar Z and/or C not equal to zero

o G bit $5 = 0$ and G bit $6 = 1$

Data Flag: bit 46.

```
BO c E NT 
Bi c ENT 
82 c E NT 
83 c ENT 
     E NT
85c E NT 
             COMPARE F.P, SET CONDITION IF (A) EQ CX) 
             COMPARE F.P, SET CONDITION IF (A) NE ( x) 
             COMPARE F.P, SET CONDITION IF CA) GE { x) 
             COMPARE F.P, SET CONDITION IF (A) LT (X)
             COMPARE F.P, SET CONDITION IF (A) LE (X)
             COMPARE F.P, SET CONDITION IF (A) GT (X)
```
If bit g of the G designator is cleared/set, registers A, x, and Y ae 64/32 blts respectively. Registers 9, C and Z are not used and must be set to zero.

A dlrect branch ls taken to the base 3ddress from the instruction word if the R designator is zero or if the right-most 43 bits of reglster R are zeros.

overflow, if any, is ignored).

87 1 E VH TRANSMIT LIST--->INOEXEO C $3.2.1.184$

This instruction scatters groups of elements from vector B into vector c. The locations of the element groups In vector C are specified by the item counts contained ln the right-most 48 blts of each element of vector A. The f lrst group of elements from vector B ls transmitted to vector C beginning at the address formed by adding the first item count from vector A to the base address ln register c. The second grouo of elements from vector B is then transmitted to vector X beginning at the address formed by adding the second item count from vector A to the base addressin register c. This continues until vector A ls exhausted.

The elements of vector A are always 54-blt elements, while the elements of vectors B and C are $64-bi$ t or 32-bit as a function of G-bit o. Before the addition of the item count from A to the base address in register c, the item count is left-shifted 5 places for 32-bit operands and 6 places for 64 bit operands.

When G bit 5=1 vector A is replaced by a fixed increment specif led by the rightmost 48 bits of register A. The addressing of vector C is then; C, CA, C+2A...., C+(N-1)A where N is the field length specified by the leftmost 16 bits of register A and still determines the total number of groups. The fixed increment A is shifted left 6 (G bit $0=0$) or 5 (G bit 0=1> places before it is added to c.

The Y and Z designators are undefined and must be set to zero, thus there can be no offset for the B ^fietd nor control vector fo the C flald. There are no field lengths for vectors 9 and c. The left-most 16 bits of register C are ignored exceot when used, as described below, to specify the number of elements in each group to be transmitted. Note that all groups contain the same number of elements.

$3.2.1.184$ (Cont⁺d)

- * If both G-bit 4 and 6 are set, this instruction is undefined.
- ~• If both G-blt 6 and *7* are set, this instruction ls undef lned. \mathcal{L}

 \sim \sim

88 1 E VH TRANSMIT REVERSE;A--->C

Transmit, ln reverse order, vector A to vector c. The last element of vector A is the first element of vector c, the next to 1st element of vector A ls the second element of vector C, etc.

Any overlap causes thls instruction to be undefined.

The Y and 3 designators and bits 3-7 of the G designator are undef lned and must be set to zeros.

This instruction terminates when vector C is exhausted.

Inansmit Reverse Example

• Vector A ls exhausted before vector c, so machine zeros are transferred to fill out the remainder of vector c.

For the above example, assume the Z designator was zero (no control vector used).

3.2.1.186 B9 ILLEGAL

BA 1 E VH TRANSMIT INDEXED LIST--->C $3.2.1.187$

This instruction gathers groups of elements from vector B into vector C. The locations of the element groups in vector B are speclfied by the item counts contalned ln the right-most 48 bits of each element of vector A. The first group of elements transmitted to vector C come from vector B beginning at the address formed by adding the first item count from vector A to the base address in register B. The second aroup of elements transmitted to vector C come from vector B beginning at the address formed by adding the second item count from vector A to the base address in register B. The groups of elements are stored in vector C in consecutive order. This continues unti1 vector A is exhausted.

The elements of vector A are al ways 54-bit elements, while the elements of vectors 8 and Care 64-blt or 32-blt as a function of G-bit o. Before the addition of the item count from A to the base address in register B, the item count is I eft-shlfted 5 o13ces for 32-blt operands and 5 places for 64-blt operands.

When G bit $5=1$ vector A is replaced by a fixed increment specified by the rightmost 48 bits of register A. The addressing of vector B is then; B , $B+A$, $B+2A$,...., $B+(N-1)A$ where N is the field length soecified by the leftmost 16 bits of register A and still determines the total number of groups. The fixed increment A is shifted left 6 (G bit $p = 0$) or 5 CG bit 0=1> places before it is added to s.

The Y and Z designators are undefined and must be set to zero, thus there can be no offset for the 8 field nor control vector for the C field. There are
no field lengths for vectors B and C. The left-most no field lengths for vectors B and C. 16 bits of register B are ignored except when used, as described below, to specify the number of elements In each group to be transmitted. Note that all groups contain the same number of elements.

Broadcasting ls not used by this instruction.

(Cont•d)

 \bar{z}

 $\ddot{}$

• If both G-bit 6 and *7* are set, this instruction ls undef lned.

سي

 $\bigoplus_{i=1}^n \mathbb{E}[\mathcal{A}_i]$ is a second contribution of the contribution of

83 2 E NT MASK; A, 8---->C PER Z $3.2.1.188$

Elements of vector A and elements of vector B are merged to form result vector C as directed by order vector z. When a binary one ls encountered in order vector z, the next element of vector A ls inserted Into result vector C and an element of vector 8 is skipped. When a binary zero ls encountered in order vector z, the next element of vector B ls inserted into result vector C and an element of vector A is skipped. The resulting length of vector C is transmitted to the length specification portion of register c.

If bit 0 of the G designator is cleared/set, the operand size ls 64/32, respectively. The X and Y designators and bits $1, 2, 5, 6,$ and 7 of the G designator are undefined and must be set to zero. Bits 3 and 4 of G are used to broadcast the constants (A) and (8) respectively.

This instruction terminates when order vector Z is exhausted. No lengths are recognized on vectors A and 8.

3.2.1.189 BC 2 E NT COMPRESS; A---->C PER Z

Vector A is compressed by forming sparse data vector C which is composed of the elements of vector A associated with binary ones in sparse order vector z, i.e., those elements of vector A in positions of binary ones <G bit 1 eQual O) in sparse order vector Z are selected and inserted, ln order, into sparse data vector C. If G bit 1 is set, the elements of vector A in positions which correspond to the positions of binary zeros in soarse order vector Z are Inserted ln sparse data vector c.

The resulting length of sparse data vector C is transferred to the length spec! flcation portion of register C. If bit g of the G designator is cleared/set, the operand size is 64/32 bits, respectively. The X, Y and B designators and bits 2-7 of the G designator are undefined and must be set to zero.

(Cont•d) $3.2.1.189$

> This Instruction terminates when sparse order vector Z is exhausted. The length specification portion of registers A and C ls Ignored.

80 2 E NT MERGE; A, 8---->C PER Z $3.2.1.190$

Elements of vector A and elements of vector 8 are merged to form result vector C as directed by order vector z. When a binary one ls encountered ln order vector z, the next element of vector A is inserted into result vector c. When a binary zero ls encontered ln order vector z, the next element of vector B is inserted lnto result vector c. Note that no elements of A or 8 are skipped if G bit 7 is a zero. If G bit 7 ls a one, the correspondlng operand of B ls skipped for each A operand stored, but A ls not skipped on 8 stored. The resulting length of vector C ls transmitted to the length soeciflcatlon portion of register c.

If bit g of the G designator is cleared/set, the operand size is 64/32, respectively. The X and Y designators and bits 1 , 2 , 5 and 6 of the G designator are undefined and must be set to zero. Bits 3 and 4 of G are used to broadcast the constants (A) and (B), respectively.

If G-bit 7 is a zero, the operation is called merge. If G-bit 7 is a one, the operation is called decompress.

If G -bit J or 4 is a one, the operation is called expand.

This instruction terminates when order vector Z ls exhausted. No lengths are recognized on vectors A and B_o

 \mathcal{L}_{max}

 $\left\langle \cdot \right\rangle$

╭

 $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ 8 1 90 1 81 1 82 1 83 1 84 1

 $\mathcal{L}^{\mathcal{L}}(\mathcal{L}^{\mathcal{L}})$ and $\mathcal{L}^{\mathcal{L}}(\mathcal{L}^{\mathcal{L}})$ are the contribution of the contribution of the contribution of $\mathcal{L}^{\mathcal{L}}$

 \mathbf{I}

 \mathbf{r}

 ~ 100 km $^{-1}$. For any

 $\hat{\mathbf{v}}$

 $\sim 10^{11}$

 $\overline{1}$

 \sim

proceeds until the compare condition $(A = , \neq , \geq , \leq$ B> ls met or until the shorter of the two vectors is exhausted. If broadcast is selected for field A or fleld 8 (but not both) the Instruction will terminate when the non-broadcast field terminates.

If the compare condition is met, the item count is equal to the number of pairs of elements encountered up to (but not inctudlng the pair meeting the condition). If the compare condition is not met, the item count ls eoual to the length of the shorter vector (where the shorter vector's length is determined after the offset adjustment). The item count ls stored into the right-most 48 bits of a cleared register c.

The control vector, if used, determines which pairs of elements are compared. The item count, as described above, lnc1udes all pairs of elements encountered, not only those which were compared. If a control vector ls used and either vector A or 8 is exhausted before a permissive control vector element is encountered, no compares 3re made. In this case, the item count stored is the length of the shorter vector minus Its offset.

$3.2.1.196$ <Cont•d)

Each element of vector B is subtracted from the corresponding element of vector A. The operational declslon ls made on the resutt of this subtract according to the "floating point compare rules" in $3.1.4.5$

Bits 2 , and $5-7$ of the G designator are undefined and must be set to zero.

If the c designator ls zero, the results of this instruction are undefined.

Data flags: bits 37 and 46.

Successive elements of vector A are compared with successive elements of vector 8. If the compare condition $(A =, \neq, \geq, \leq B)$ specified by the Instruction is met, the corresponding bit pf the result order vector A ls set. If the compare condition ls not met, the corresponding bit of Z ls cleared. The instruction terminates when the Z field ls filled.

The bits of the *G* designator are interpreted as fol lowst

The C designator and bits $1, 2, 5, 6$ and 7 of the G designator are undefined and must be set to zero.

Ccontlnued)

a company of the company special property is a company of the company of

$3.2.1.200$ (Cont'd)

Registers X and Y contain offsets for vectors *A* and a, respectlvety. When a constant is broadcast for either vector, that vector has no length and the offset ls Ignored.

The lengths and base addresses of vectors A, 8 and Z are contained ln registers A, 8, and z, resoectlvely. The lengths of vectors A and Bare ln words or half- ~ords. The length of vector Z is in bits.

Each element of vector B is subtracted from the corresponding element of vector A. The operational decislon *ls* made on the result of this subtract according to the "floating point compare rules" ln 3.1.4.S.

Data flag: blt 46

For each element of vector A , search and compare against the successive elements of vector B. Terminate each search iteration when a Hit $(A =, *),$ \geq , < B) is made or when vector B has been exhausted. After each iteration, clear the element in result vector C and transmit to lt the index of the element in vector B which caused the search iteration to terminate. Regardless of whether 32 or 64-bit ooerands are used, the resulting indax is a 64-blt word with the Index In the right-most 48 bits. The left-most 16 bits are cleared to zero. For examole, the sixth index ln vector C appropriately shifted and added to the address of the first element of vector B will form the address of that element of vector B which caused the search iteration associated with the slxth element of A to terminate. The Instruction terminates when vector A ls exhausted.

G Designator Bits

 $3it$ State

Interpretation

- 0
- 0 1 A and B operands are 54 bits long. A and B operands are 32 blts long.

 $3.2.1.204$ CCont•d)

$B11$ Siaie Interpretation

- 1 0 Control vector operates (allows store into the C vector) on binary ones. 1 Control vector operates on binary zeros.
- 2 0 1 Start each search iteration at the beginning of vector 9. Start each search iteration at the location of the hit found in the previous search iteration.

A control vector (see Section 3.1.1.2.4) may be soecif ied by the Z designator with each bit of the control vector associated wlth a slngte element of vector C (thus controlling the storage of an index into that specific element). No length nor offset ls recognized for the control vector. This lnstruction performs as 1f a search iteration is performed for each element of vector A regardless of the control vector.

The end of vector B acts like a hit, thus the index stored for a search iteration which exhausts vector 8 will be equal to the length of vector B. Note that If G bit $2 = 1$, all following search iterations will start and end at the end of vector 8. If the length of vector 8 is Initially zero, all indices stored will be zero.

For either the case of vector 8 being exhausted with G bit 2 *=* 1 or the length of vector B being initially zero, search iterations for each element of vector A will continue to be performed until vector A is exhausted. Thus, an indefinite element anywhere In vector A will always cause Data Flag Bit 46 to be set.

The X and Y designators and bits 3-7 of the G designator are undefined and must be set to zero. No lengths nor offsets are recognized on vectors C and Z .

Each element of vector B is subtracted from the corresponding element of vector A. The operational

 $3.2.1.204$ $[Cont'd]$

> decision is made on the result of this subtract according to the "floating point compare rules"? in $3.1.4.5$.

Data flags: bit 46

 $3.2.1.205$

CC 3 64 NT MASKED BINARY COMPARE: A EQ/NE (8)

PER (C)

This instruction searches source field A (Reference Field) for a match with the contents of the register specified by the B designator. The contents of the register specified by the C designator serves as a word mask such that the instruction makes a word-byword comparison only when there are ones in the corresponding bit positions of the mask. Bits of the reference field and the contents of 8 are considered to match wherever there is a zero bit in the mask word.

The Y and Z designators and G-Bits n-5 are not used and must be zeroes. $G-Bi\tau$ 7 = 0 and 1 to search for equality and inequality, respectively. Registers B and C are 64-blt quantities.

The A index is incremented by one after each word searched not resulting in a match. However, if no match is found, the A index is increased by the length of the A field. When a match is found, the A Index provides a means of locating the word of the reference field matching the contents of B.

Index increments for mask binary compare.

Data flag: bit 37

 $3.2.1.206$

 CD 5 IN HALF WORD ENTER (R) WITH I(24 BITS) $32⁷$

Clear register R and transfer the right-most 24 bits of this instruction to the right-most 24 bits of register R.

CE 5 32 IN HALF WORD INCREASE (R) BY I(24 BITS) $3.2.1.207$

> Replace the right-most 24 bits of register R by the sum of those bits and the rlght-most 24 bits of this instruction word. Arithmetic overflow is ignored.

 $3.2.1.208$

CF 1 E NT ARITH. COMPRESS; A---->C PER B

Soarse data vector C and lts associated sparse order vector Z are formed by performing a f loatlng point compare operatlon between elements of vector A and elements of vector B. For elements of vector A whose value is greater than or eQuat to the associated element of vector 8, the element of vector A becomes an element of soarse data vector C and the associated sparse order vector bit is made a one. For elements of vector A whose value ls less than the associated element of vector a, no element is stored {or skipped) in sparse data vector^{*}C and the associated soarse order vector bit is cleared to zero. Note that the sign control bits of the G field may specify operations on the elements of vector A and/or 8 before the "floating point compare" is made; however, the element of A_{θ} if stored into C_{θ} will be the orlginal element as read from vector A. Registers X and Y contain offsets for the A and B vectors respectively.

If blt o of the G designator *is* cleared/set, the operand size ls 64/32 bits, respectively. If blt [~]of the G deslgnator ls set, register B contains a constant which ls broadcast for vector B. In this case, the Y designator ls ignored. Bits 5, 6 and *7* of the G designator specify slgn control; see section 3.1.4.9 for details. Bits 1, 2, and 3 of the G designator are undefined and must be set to zero.

This instruction terminates when vector A is exhausted. Upon termination, the number of operations performed {the bit length of the generated sparse order vector) is stored into the length portion of register Z and the number of operands copied into soarse data vector C is stored into the length portlon of register c. The Zand C register results are undef lned if the Z and C designators are eaual.

The B field is extended with machine zero when the ^Bf leld length is exhausted.

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$

ENGINEERING NO. 37100670 ICONTROL DATA I DATE Jan., 1980 ---------------: Corporation : SPECIFICATION PAGE 163 REV. A --------------------- SUPER COMPUTER OPERATIONS -------- $3.2.1.208$ (Cont^od) $|A| > 8$ $1 \t61 -$ After execution Register 05, 06 and 07 are unchanged. $08 = 0006000000020000$ $09 = 0004000000030000$ Bit address 20000 - 20005 1110111011111 _ _/ \mathbf{v} 1 bit Bit address 30000 - 300C0 la la la la l $1 1 3 1 5 1 6 1$ ---------------------_ __/ 64 bits $3.2.1.209$ DO 1 E VM AVERAGE (A(N)+B(N))/2---->C(N) The Nth element of result vector C is the normalized sum of the Nth elements of vectors A and B divided by two. Dividing by two is accomplished by reducing the exponent of the sum by one. Bits 5-7 of G designator are undefined and must be set to zero. Data flags: Blts 43 and 46 $3.2.1.210$ $01 1 E UN ADU. MEAN (A(N+1)+A(N)) / 2--- > C(N)$ The Nth element of result vector C is the normalized sum of the Nth and Nth + 1 elements of vector A divided by two. Dividing by two is accomplished by reducing the exponent of the sum by one. The Y and B designators and bits 3-7 of the G designator are undefined and must be set to zero. Data flags: bits 43 and 46

...............

If an indefinite element is encountered and examined, register C is set to indefinite and data flag bit 46 is set. In this case, the contents of register B and data flag bit 54 are undefined.

 \sim

(Cont•d) Bit. a 1 5 State 0 1 0 1 0 G Designator Bits Interpretation A operands and register C are 64 blt A operands and register C are 32 bit Control vector operates (causes the element of A to be examined) on binary ones Control vector operates on binary zeros

> A control vector may be soecified by the Z desisnator with each bit of the control vector associated with a single element of vector A (thus controlling the elements of vector A whlch are examined). No offset nor length is defined for the control vector. If the control vector ls used and lt has *no* permissive elements ln lt, no elements of vector A are examined and the contents of register C are undefined. In this case, the item count in register 8 is the length of vector A minus the A offset.

Sign control (see section 3.1.4.9)

The length and base address of vector A are in register A. Register X contains the offset for vector A.

One of the Sign Control (section 3.1.4.9) operations ls avallab1e by the use of G-bit 5. By setting this bit, the magnitude of the elements of vector A are compared. The unaltered element as read from vector A wllt be stored lnto register c.

The Y designator and bits 2 , 3 , 4 , 6 and 7 of the G designator are undefined and must be set to zero.

The 8 and C Register results are undefined if the B and C designaors are equal.

The 09 CMlnlmum of A to C) lnstructlon ls identical to the preceding description with the word minlmum substituted for maximum.

Data flags: bits 46 and 54.

1

$3 \cdot 2 \cdot 1 \cdot 219$ DA 1 E VM SUM (A0+A1+A2...AN) TO CAND C+1

The double precision unnormalized floating polnt sum of all the elements of vector A is placed
into the registers designated by C and C+1. The into the registers designated by C and $C+1$. Upper Result and the Lower Result are stored into registers C and C+1, respectively. The instruction termlnates when vector A is exhausted. Register ^C must be even. If register C is odd or zero, the instruction results are undefined.

Data flag bit 43 is determined only oy the final result and will be set if the Lower Result is machine zero, regardless of the value of the upper result. If the Upper Result ls indefinite, the Lower Result is undefined. Data flag bits 42 and 46 will be set normally as required on any one of the Add ooeratlons.

If a control vector ls soeclfled and contains no permlsslve elements, the result ls machine zero and Data Ftag 43 ls set.

The Y and 8 designators and bits 2-7 of the G designator are undefined and must be set to zero. There is no length soeclflcatlon nor offset for control vector A.

Data flags: bits 42 , 43 and 46

$3.2.1.220$

DB 1 E VM PRODUCT; (A0, A1, A2...AN) TO C

This instruction forms the Slgnlflcant Product of the successive elements of vector A and stores it into reglster c. The number of slgnlf lcant bits in the partlal product is ad)usted after each multiplication.

Data flag bits 43 and 46 are determined only by the final result. Data flag bit 42 will be set if any multiply operation overflows.

The Y and 8 designators and bits 2-7 of the G designator are undefined and must be set to zero. There ls no length soeclf icatlon for control vector z. The instruction terminates when vector Z ls exhausted.

 $3 \cdot 2 \cdot 1 \cdot 220$ $[Cont^*d]$

> If the C designator is equal to zero, the results of thls instruction are undefined.

If the control vector contains no permisslve elements the result is a normalized one.

Data flags: bits 42, 43 and 46

 $3.2.1.221$ DC 1 E VM DOT PRODUCT TO (C) AND (C+1)

> HuJtioly vector A by vector Band form the sum of the products. Double precision, unnormalized arithmetic is performed. Bits $2-7$ of the G designator are undefined and must be set to zero.

The Upper Result and the Lower Result are stored in The registers designated by C and $C+1$, respectively.

Data flag bits 43 and 46 are determined only by the final Upper and Lower Result. If the Upper Result is indefinite, the Lower Result ls undefined. Data flag bit 43 will be set if the Lower Result is machine zero, regardless of the value of the upper result. Data flag bit 42 will be set if any multiply or addition operation overflows.

There *is* no length specification for control vector z.

Register C must be even. If register C is odd or zero, the Instruction results are undefined.

If the control vector contains no permissive elements the result ls machine zero and Data flag ⁴³ is set.

Data flags: bits 42, 43 and 46

E VM INTERVAL;A PER B---->C $3.2.1.224$ $OF \t1$

This instruction forms a result vector C whose initial element is the constant from register B and whose succeeding elements are greater than the preceding element of vector C by the constant contained in register B. Thus, the second element equals the first element of C plus the contents of B; the third element equals the second element plus the contents of B, etc. Arithmetic is unnormalized.

If a control vector is used, the "last element" is the last element formed even though it was not stored Into the destination field.

If a non-permissive bit in the control vector is encountered, the addition operation is performed and the result retained but not stored in the result vector. If the result of this operation is indefinite, the appropriate data flag will not be set until a permissive bit is encountered in the control vector thus allowing a result to be stored in the result vector. Overflow will be set on the next permitted store even if the iterative step which overflowed was not stored.

If the A designator is zero, this is treated as a broadcast register and 8000----0 is read from the register zero. The X and Y designators and bits 3 through 7 of the G designator are undefined and must be set to zero.

Data flags: bits 42, 43 and 46

..............

bit logical functions on binary fields A and B and store the result into field C.

TRUTH TABLE

Binary field A, B and C are strings of bits. The operation proceeds from left to right and terminates when the C field is exhausted. Item counts are bit counts.

Fields A and/or B are extended automatically with binary zeros if they are shorter than field C.

The G designator is undefined and must be set to zeros.

Data flags: Result field all zeros bit 53, result field mixed bit 54, and result field all ones bit 55.

$F8$ 3 8 ST MOVE BYTES LEFT; A---->C $3.2.1.249$

This instruction moves source field A to result field C. The bytes in the field are considered from left to right. Thus, the most significant byte of the source field is moved to the most significant byte position of the result field.

 $\mathcal{F}^{\text{max}}_{\text{max}}$

 $\sim 10^{-1}$

 $\mathbb{Z}^{\mathbb{Z}}$

 $\hat{\mathcal{L}}$

 $\frac{1}{2}$

 \mathcal{L}_{max}

Ź

ASCII REFERENCE CHART

 $\hat{\boldsymbol{\beta}}$

 $\mathcal{L}^{\mathcal{L}}$

 $\mathcal{L}_{\mathcal{A}}$

 $\mathcal{A}^{\mathcal{A}}$

 ω

 $\mathcal{L}^{\mathcal{L}}$

EBCDIC REFERENCE CHART

 $\mathcal{L}^{\mathcal{L}}(\mathbf{w})$, where $\mathcal{L}^{\mathcal{L}}(\mathbf{w})$ $\sim 10^7$ $\sim 10^{-1}$.

 \blacksquare

 \bullet \blacksquare

 $\label{eq:2.1} \frac{1}{2} \int_{\mathbb{R}^3} \frac{1}{\sqrt{2}} \, \frac{1}{\sqrt{2}} \,$

 \sim

 $\sim 10^{-1}$

 \sim

 $\sim 10^{-1}$

والمتهار المتاري

LEGEND

 α

 $\bar{}$ $\frac{1}{3}$

A.

Ŧ

 \mathbf{u} \mathbf{I} -1 $+201$
 $+211$
 $+211$
 $+211$
 $+211$
 $+211$
 $+211$

- 1 \bullet $\ddot{}$ \cdot \blacksquare $\ddot{}$ Ω

 \subset

 σ m $\boldsymbol{\pi}$

 Ω

 \circ

 \mathbf{z}

U

 C

 \rightarrow

 m

 $\boldsymbol{\pi}$

 $\mathcal{C}^{\mathbb{C}}$

 σ

 \blacksquare

 $\boldsymbol{\pi}$ \triangleright

 \rightarrow

 \blacktriangleright

 \circ

 \boldsymbol{z}

S

 \cdot

 \mathbf{I}

 \blacksquare \mathbf{I}

 \mathbf{L}

 $\pmb{\cdot}$

 $\pmb{\cdot}$

 \mathbf{L}

 $\boldsymbol{\omega}$ \boldsymbol{z}

 \blacktriangleright Ω

 \circ

 \bar{E}

 \sim

 $\boldsymbol{\mathsf{\Omega}}$ σ m m \boldsymbol{z} Ω Ω \blacktriangleright $\mathbf{\mathbf{H}}$ $\mathbf{\tau}$ \pmb{z} ${\bf m}$ \mathbf{H} m Ω \blacktriangleright $\boldsymbol{\pi}$ \rightarrow \blacktriangleright \boldsymbol{z} \blacktriangleright Ω

37106
Jan +
A
A
A
A -90

 \overline{r} ω ϕ

 $\mathbf{0} \, \mathbf{0}$

 \circ \boldsymbol{z} \sim ϵ $\begin{array}{c} 2000 \\ 0.400 \\ -1.000 \\ -1.000 \\ -1.000 \\ \end{array}$

LEGEND

 $\langle \rangle$

Ŷ,

 $\frac{1}{2}$

 ϵ

ENGINEERING SPECIFICATION

INO. 37100670 DATE JAN, 1980 PAGE 176 REV. A

SUPER COMPUTER OPERATIONS

 $\frac{1}{2}$

