


C-800

digital

SMALL COMPUTER HANDBOOK 1967

digital

# SMALL COMPUTER HANDBOOK



DIGITAL EQUIPMENT CORPORATION

THE

**digital**

**SMALL COMPUTER HANDBOOK  
1967 EDITION**

Copyright 1967 by  
Digital Equipment Corporation

PDP is a registered trademark  
of Digital Equipment Corporation.

**PART I: SMALL COMPUTER PRIMER**



**PART II: APPLICATION PROGRAM EXAMPLES**



**PART III: FAMILY-OF-EIGHT USERS HANDBOOKS**

**PDP-8 USERS HANDBOOK**



**PDP-8/S USERS HANDBOOK**



**LINC-8 USERS HANDBOOK**



**PART IV: PRODUCT CATALOG**





## FOREWORD

The computer revolution is here in the sciences and engineering. No discipline will remain the same. Computers open up too many new ways of knowing and doing. Computers offer too much power for control and analysis.

Small general purpose computers have become an important part of this revolution. They give the scientist and engineer a way to have computer power under their direct control; they are personal approachable tools.


Research scientists use small computers to automatically control experiments and to collect and condense data. The small computer allows the researcher to use emerging data to creatively vary experiment sequences and parameters, and of course, to perform mathematical operations. Where massive computation is required, small computers are easily connected to the facilities of large scale computer systems.

Small computers are also used by the engineer as the control element in large data handling or process control systems and instruments. In these applications, small computers not only have cost advantages as compared with specially designed, fixed-purpose, sub-systems, they have almost unlimited flexibility and they can be readily expanded if the system has to grow.

There is an investment to be made by the scientist and engineer. If they are to get the most out of their machine, they have to learn how to use it. The study of the computer fundamentals outlined on the following pages is a good start. The payoff for this learning investment is high. Dividends come in terms of an entire career; the computer discipline is added to the discipline of science or engineering.

The computers described in this handbook are members of a family of machines with the same word-length, instructions and programs. The family of PDP-8 computers are in use at over 500 applications. The family includes the PDP-8, the most popular computer ever made for the scientific community; the new PDP-8/S, the first full scale, general purpose computer selling for under \$10,000; the DISPLAY-8, the only programmed buffered Cathode Ray Tube display with a built-in computer; and the LINC-8, combining the features of the MIT inspired LINC and the PDP-8 into one completely integrated laboratory data handling system.

Digital Equipment Corporation is a leading manufacturer of small to medium scale computers and associated peripheral equipment. FLIP-CHIP digital logic modules, also manufactured by the company, are available for interfacing specialized equipment to DEC's computers. These products are described in Part IV of this handbook.



Digital's PDP-8 computer, shown here undergoing final production testing, is one of the most popular on-line computers for physics and biomedical analysis and process control.



FLIP CHIP assembly line combines automated manufacturing steps with computer controlled checkout for lower cost, more reliable circuits.

# TABLE OF CONTENTS

FORWARD .....	IV
<b>PART I SMALL COMPUTER PRIMER .....</b>	<b>1</b>
INTRODUCTION .....	2
PATTERNS IN SWITCHES .....	3
FLOW DIAGRAMS .....	4
BINARY COUNTING .....	6
BINARY ADDITION .....	8
WHY BINARY? .....	10
OCTAL REPRESENTATION .....	10
STORAGE AND RETRIEVAL OF BINARY PATTERNS .....	11
ORGANIZATION OF THE COMPUTER .....	13
PROGRAMMING THE PDP-8 .....	18
SYMBOLIC MACHINE LANGUAGE .....	21
PROGRAMMING EXAMPLES .....	22
ADDRESS MODIFICATION .....	24
SETTING UP INITIAL VALUES .....	26
SUBTRACTION .....	27
INDIRECT ADDRESSING .....	30
DEALING WITH THE PRINTED CHARACTERS .....	33
<b>PART II APPLICATION PROGRAM EXAMPLES .....</b>	<b>37</b>
INTRODUCTION .....	38
REAL TIME TECHNIQUES FOR OCEANOGRAPHIC APPLICATIONS .....	39
A BASIC PROGRAM FOR PULSE HEIGHT ANALYSIS .....	51
A PROGRAM TO GENERATE AND DISPLAY A TIME-INTERVAL HISTOGRAM .....	58
COMPUTER-DIRECTED PROCESS CONTROL TECHNIQUES .....	72
<b>PART III FAMILY-OF-EIGHT USERS HANDBOOKS</b>	
PDP-8 USERS HANDBOOK .....	81
Chapter 1: System Introduction .....	83
Chapter 2: Memory and Processor Basic Programming .....	92
Chapter 3: Memory and Processor Instruction .....	100
Chapter 4: Data Break .....	110
Chapter 5: Optional Memory and Processor Equipment and Instructions .....	114
Chapter 6: Input/Output Equipment and Instructions .....	128
Chapter 7: Standard PDP-8 Operation .....	203
Chapter 8: Interface and Installation .....	211

PDP-8/S USERS HANDBOOK .....	241
Chapter 1: System Introduction .....	243
Chapter 2: Memory and Processor Basic Programming .....	251
Chapter 3: Memory and Processor Instructions .....	260
Chapter 4: Optional Memory and Processor Equipment and Instructions .....	271
Chapter 5: Input/Output Equipment and Instructions .....	273
Chapter 6: Standard PDP-8/S Operation .....	284
Chapter 7: Interface and Installation .....	292
LINC-8 USERS HANDBOOK .....	299
Chapter 1: Introduction and Description .....	301
Chapter 2: Memory and Processor Basic Programming .....	310
Chapter 3: LINC Processor Instructions .....	315
Chapter 4: LINC Tape System .....	327
Chapter 5: Display System .....	334
Chapter 6: Analog-to-Digital System .....	337
Chapter 7: LINC-8/PDP-8 Intercommunication .....	338
Chapter 8: LINC-8 Operation .....	352
Chapter 9: Interface and Installation .....	358
APPENDICES .....	364
Appendix 1 Program Abstracts .....	365
Family-of-Eight Programs .....	365
LINC (LINC-8) Programs .....	387
Appendix 2 Tables of Instructions .....	396
PDP-8 Memory Reference Instructions .....	396
PDP-8 Group 1 Operate Microinstructions .....	398
PDP-8 Group 2 Operate Microinstructions .....	399
PDP-8 Extended Arithmetic Element Microinstruc- tions .....	400
PDP-8/S Basic Execution Time and Indicators .....	402
Basic IOT Microinstructions .....	403
Appendix 3 Tables of Codes .....	414
Model 33 ASR/KSR Teletype Code (ASCII) in Binary Form .....	415
Card Reader Code .....	416
Automatic Line Printer Code .....	417
LINC ASCII Teletype Code .....	418
LINC Order Code Summary .....	419
PDP-8 IOT Order Code Summary (To control LINC Section) .....	421
Appendix 4 Family-of-8 Input/Output Interface Descrip- tion .....	423
Appendix 5 Perforated-Tape Loader Sequences .....	451
Appendix 6 Logic Symbols .....	455
Appendix 7 Scales of Notation .....	457
Appendix 8 Powers of Two .....	458
Appendix 9 Octal-Decimal Conversion .....	459
<b>PART IV PRODUCT CATALOG .....</b>	<b>467</b>

# **PART I: SMALL COMPUTER PRIMER**



## INTRODUCTION

Robert Benchley once wrote that although he realized that a modern bridge was indeed a very large and complex structure, he nevertheless felt quite sure he could build one himself, if only he could think of the very first thing that had to be done. Once over this initial hurdle, he thought, the remaining steps would fall readily into place one after the other until the bridge was complete. It was just his inability to discover that first step that prevented him from becoming a master bridge builder!

You, perhaps, have been trying to discover the first step to be taken in building a knowledge of just what a high-speed digital computer system is, how it operates, and in what ways it might be useful to you in your work. You have heard that the computer can be an extraordinarily powerful tool, that it can somehow remember an enormous number of facts, make decisions automatically, and solve arithmetic problems at incredible speeds, doing in a matter of seconds an amount of work it would take you days or weeks to accomplish by hand. Perhaps you have a large, difficult, or complex experimental problem that is already beyond your scope without the aid of a computer. Or, you are trying to find a way to capture and analyze an elusive signal, the slight variation of the salinity of the ocean, the response of the human brain to a flash of light, or a faint and fuzzy image on a photographic plate. It has become important to you to know how to make use of the power and versatility that have characterized the computer's astonishingly rapid development in recent years.

That the modern computer is vastly more complex than Benchley's bridge should not discourage you, for it is by no means necessary to learn all there is to know about the computer before it can be put to work. Indeed, its basic operating principles are really very simple, few in number, and can be learned easily. Of course, the greater the extent and depth of your knowledge of the computer and its application, the greater will be the computer's usefulness to you as a tool. Starting with basic principles as they are applied in simple situations, you will be able to extend your knowledge gradually to include more and more complex ones. If only you could discover that first step. . .

It turns out that the first step is surprisingly simple. It involves no more than a consideration of the kinds of on-off or up-down patterns you might find represented by a row of simple switches. For the digital computer, with all its power and versatility, is basically little more than an automatic device for manipulating just such patterns at high speed according to simple fixed rules. The computer converts signals from its environment into switch patterns; it changes one set of patterns into another in arithmetically useful ways; it stores patterns away for further use, interprets them, combines them, translates them into characters on a printed page, or into pictures, or sounds, or mechanical movements. Master the motion of switch patterns, and you have made an important start in understanding how the digital computer works. Not that you must understand how the computer works in detail to use it to solve your problem. Not at all! Your *main concern* is going to be rather the careful formulation of your problem in symbolic terms using pencil and paper. Oh, occasionally you may want to flip a switch or two to modify or control the behavior of the computer, and there may be times when interpreting switch patterns as they are displayed in rows of indicator lights on a console will be helpful. But by and large you will be content simply to "feed" the computer your problem and its data in symbolic or electrical form, and have the results returned to you with as little fuss as possible on some kind of printing, plotting, or display device. You won't care how much pattern manipulation the

computer carries out in the process. The fact remains, however, that switch patterns and their manipulation underlie and define everything that the computer is capable of doing, and it is therefore a good idea to know something about them.

## PATTERNS IN SWITCHES

Consider a row of three switches as shown in figure 1. Think of each switch as being in either an UP or DOWN position. For the present, suspend your interest in which position corresponds to on and which to off and describe the pattern of switch settings by means of the letters U and D strung together in the right way. Thus, you can write down the pattern represented in figure 1 as U D U.




Figure 1 A Pattern of Three Switches

Now, you might ask some simple questions about these patterns. For example, how many different patterns can be represented with three such switches? With four switches? With no switches?

It is clear that with three switches you can represent twice as many as you can with two switches, and with two switches, twice as many as with one switch. One switch provides for the two patterns U and D; two switches, therefore, provide for  $2 \times 2 = 4$  patterns; and three switches, for  $2 \times 2 \times 2 = 8$  patterns. Adding a fourth switch doubles the number of possible patterns again, giving  $2 \times 2 \times 2 \times 2 = 16$  patterns, and so on. Clearly, the rule is simply that the number of patterns which can be represented by  $n$  switches is  $2^n$ .


Is there a systematic way of writing down all of the  $2^n$  patterns possible with  $n$  switches? Yes, there are many systematic methods, the most important of which can be summarized by means of the following step-by-step procedure stated in the all too familiar style of an income tax return:

LINE	STEP
1	PUT ALL $n$ SWITCHES DOWN
2	RECORD THE PATTERN
3	IF ALL $n$ SWITCHES ARE UP, THEN STOP, IF NOT, GO ON TO LINE 4
4	NOTE THE SETTING OF THE RIGHTMOST SWITCH
5	IF THIS SWITCH IS DOWN, PUT IT UP AND GO BACK TO LINE 2. IF THIS SWITCH IS UP, PUT IT DOWN AND GO ON TO LINE 6
6	NOTE THE SETTING OF THE NEXT SWITCH TO THE LEFT AND GO BACK TO LINE 5

Figure 2 A Procedure for Systematically Producing All  $2^n$  Patterns Represented by  $n$  Switches



Try this step-by-step procedure. Imagine a row of three switches and mentally carry out the specified actions. You will find that the sequence of settings and the corresponding patterns will turn out to be:



Note that if step 3 is modified slightly to read, "If all  $n$  switches are UP, go back to line 1, if not, go on to line 4," the set of patterns will be repeated endlessly. Each pattern then specifies its successor, with pattern DDD being the successor to pattern UUU. You might, in fact, think of the whole procedure as one for finding successors according to a simple fixed rule. Start at line 3 with any pattern whatever, and the procedure will give you the successor to that pattern.

## FLOW DIAGRAMS

No doubt you have had at one time or another, some difficulty in following the line-by-line tabular instructions on your income tax form. You will be pleased to know, therefore, that there is another way to represent systematic procedures, a way which emphasizes the flow from step to step. Such a representation is called a flow chart or flow diagram. You are going to find this flow diagram technique extremely useful when you are ready to formulate your problem in symbolic terms for the computer, and you will be making frequent use of it. Let's recast the table of figure 2 in flow diagram form so that you can see just what a flow diagram looks like:




Figure 3 Flow Diagram of the Procedure for Systematically Producing All  $2^n$  Patterns Represented by  $n$  Switches

The dotted line indicates the modification of the procedure which, if the STOP is omitted, provides for continuous pattern sequencing. Although not as compact as the tabular form of figure 2, the flow diagram is considerably more graphic and is therefore easier to comprehend, especially in the case of procedures involving many alternative steps. The shapes of the boxes are not of primary importance, of course; the ones shown, however, are convenient and more or less standard.

## BINARY COUNTING

Counting is one of the most basic operations of arithmetic. The procedure of figure 2 or figure 3 is one which generates patterns by a process of counting in a two-valued system. If you substitute the digit "0" for "D" and "1" for "U," the resulting patterns take the form of binary numbers. Unlike a decimal number, which uses the ten digits 0 through 9, a binary number uses only the two bits 0 and 1. Figure 4 shows the first four binary numbers and their decimal equivalents generated by our counting procedure:

Count in Decimal	Count in Binary
0	00
1	01
2	10
3	11


Figure 4 The First Four Binary Numbers and Their Decimal Equivalents

To keep the notation straight, it will be a good idea to use the subscripts 2 and 10 in any statements of equivalence that you might want to write:  $00_2 = 0_{10}$ ;  $01_2 = 1_{10}$ ;  $10_2 = 2_{10}$ ;  $11_2 = 3_{10}$ .

The generating procedure we have chosen is one in which binary patterns are "counted out" in a way similar to the purely symbolic one you learned in grade school for decimal numbers. You learned to say "ZERO plus ONE equals ONE; ONE plus ONE equals TWO; etc.; NINE plus ONE equals ZERO with ONE to carry." In binary terms you would say "ZERO plus ONE equals ONE; ONE plus ONE equals ZERO with ONE to carry." Much simpler. The above sequence of four binary numbers was generated in just that way by our procedure. The counting went like this:

$$\begin{array}{r}
 0 \rightarrow \quad \quad \quad \begin{array}{r} 00 \\ 00 \\ + 1 \\ \hline \end{array} \\
 \\
 1 \rightarrow \quad \quad \quad \begin{array}{r} \phantom{00} \\ 01 \\ \hline \end{array} \\
 \\
 2 \rightarrow \quad \quad \quad \begin{array}{r} 1 \text{ carry} \\ 01 \\ + 1 \\ + 1 \\ \hline \end{array} \\
 \\
 3 \rightarrow \quad \quad \quad \begin{array}{r} 10 \\ 10 \\ + 1 \\ \hline \end{array} \\
 \\
 \phantom{3 \rightarrow} \quad \quad \quad \begin{array}{r} 11 \\ \hline \end{array}
 \end{array}$$


You can see that if there were more than two switches, the next number generated would be



and so on, the sequence continuing with 101, 110, 111, 1000, etc. Symbolic procedures of the sort we have been using are known as algorithms (after the ninth century Arabian arithmetician al-Kuwarizmi, to whom the credit is due for this method of calculating by means of symbol manipulation, a vast improvement over the method of counting pebbles). Thus you would speak of the procedure of figure 3 as the binary counting algorithm, or of the familiar grade school decimal counting algorithm, and so forth. All of the fixed rules followed by a digital computer as it goes about solving a problem are, in fact, algorithms of one kind or another.


What is the meaning of a binary number, anyway? What is the quantity of pebbles represented by a given binary number? The answer is that each bit within the string of bits stands for a different portion of the whole quantity, depending upon its position in the string, just as in decimal notation.

Recall that in the decimal system, a number such as 349, for example, has the meaning "nine ones + four tens + three hundreds." The values one, ten, hundred, and so forth are the consecutive powers of ten; that is,  $10^0$ ,  $10^1$ ,  $10^2$ , etc.



In the binary system, a number such as 10110 has the meaning (again reading from the right) "zero ones + one two + one four + zero eights + one sixteen," or twenty-two. The values one, two, four, eight, sixteen, and so forth are the consecutive powers of two; that is,  $2^0$ ,  $2^1$ ,  $2^2$ ,  $2^3$ ,  $2^4$ , etc. The binary digits 0 and 1 are called bits (for binary digits), and just as we say that 349 is a 3-digit decimal number, we say that 10110 is a 5-bit binary number. Representing 349 pebbles requires a 9-bit binary number:

$$101011101_2 = 349_{10}$$



## BINARY ADDITION


You may be wondering how addition of two binary numbers is accomplished directly in binary. Very simple, really. The addition algorithm is just an extension of the counting algorithm. The bit strings of the two numbers, the ADDEND and the AUGEND, are lined up one over the other, and for each column, the rule "ZERO plus ONE equals ONE; ONE plus ONE equals ZERO with ONE to carry" is applied, starting from the rightmost, or least-significant bit column. You might try the following example for 12-bit numbers yourself.

Carries		1	11	11	
		↑	↖ ↗	↖ ↗	
ADDEND	000	010	101	101	( 173 <sub>10</sub> )
AUGEND	011	010	001	011	(+ 1675 <sub>10</sub> )
SUM	011	100	111	000	( = 1848 <sub>10</sub> )

In the fourth column from the right, you will notice that three ONES had to be added together. Of course, you simply add two of them together first, getting "ZERO with ONE to carry," and then add the third ONE to this, getting finally "ONE with ONE to carry." If the sum is also supposed to be a 12-bit number, any carry produced in the leftmost column, the end-carry, can simply be discarded.

But discarding the end-carry means, doesn't it, that the sum is incorrect? Yes, it does in a way, but it also makes possible a simple representation of negative numbers within certain limits. For if the sum turns out to be zero, i.e., 000 000 000 000, either the ADDEND and AUGEND are both zero, or, more to the point, the ADDEND and AUGEND can be thought of as having values which are equal in magnitude but opposite in sign since these are the only kinds of values which add up to zero. For example, in the addition

end carry



you recognize the ADDEND as having the value "1" and it must be, therefore, that the AUGEND has the value "-1."

We say that the numbers 111 111 111 111 and 000 000 000 001 are 2's complements of one another; addition in which the end carry is discarded is called 2's complement addition.

We can arrange the set of 12-bit numbers in a way which shows all of the 2's complement pairs, and assign corresponding decimal values and their signs as in figure 5.

PAIRING	BINARY (TWO'S COMPLEMENT)	SIGNED DECIMAL
	011 111 111 111	+2047
	⋮	⋮
	000 000 000 100	+4
	000 000 000 011	+3
	000 000 000 010	+2
	000 000 000 001	+1
	000 000 000 000	0
	111 111 111 111	-1
	111 111 111 110	-2
	111 111 111 101	-3
	111 111 111 100	-4
	⋮	⋮
	100 000 000 001	-2047

Figure 5 Two's Complement 12-Bit Binary Numbers and Their Signed Decimal Number Equivalents

The leftmost bit, you will notice, is ZERO for all the positive numbers and ONE for all the negative numbers. It is called, therefore, the *sign bit* of the number. Actually there is one more "negative" number not shown in the table. It is 100 000 000 000<sub>2</sub> = 2048<sub>10</sub> — a bonus or a nuisance depending on your point of view.

You may have perceived that the way to negate either a positive or negative number is to change all its bits from ONE to ZERO and vice versa (a process called complementing) and then add 1 to the result.

The whole business is getting to be a bit tedious, isn't it? Bear in mind, though, that the computer is going to take care of practically all of these binary details for you automatically, and that you can work with the decimal number system directly if that is what you wish to do. Conversion between the two systems can be achieved by means of suitable algorithms, and at this point perhaps, that's all you want to know about that.

## WHY BINARY?

You can see that binary numbers are much less compact than decimal numbers. They are, however, quite the right sort of numbers to represent in two-state devices as two-position switches. The reason that the binary rather than the more compact decimal system is used in electronic digital computers is primarily that two-state devices have been found to be technically and economically sounder than ten-state devices in computer construction.

Two-state devices of various kinds are used extensively. The electronic version of the two-position switch is picturesquely known as a flip-flop. The computer is able to put a flip-flop into either of its two states by means of electrical signals, just as you are able to put a switch into either of *its* two states by hand. Computer memory units are composed of a large number of tiny, magnetizable doughnuts misnamed cores, wired together in geometrical arrays and arranged so that each core can be magnetized in one of two ways. Binary numbers can also be stored in the form of two-state magnetized spots on tapes, discs, or drums coated with magnetic material, or in the form of holes punched in paper tape or cards (the two states being "hole" and "no hole"). A set of  $n$  two-state, i.e., binary, devices used in the representation of an  $n$ -bit number is called an  $n$ -bit register. Thus, a row of twelve two-position switches is called a 12-bit switch register, and a set of twelve flip-flops, a 12-bit flip-flop register. A 12-bit register can represent or "hold"  $2^{12}$ , or 4096, different binary numbers.


## OCTAL REPRESENTATION

Even though you may be talking about or writing down a 12-bit binary number very rarely, it is still quite a nuisance to have to deal with binary digit strings like 101101110010 or 001100101101. You will be relieved to learn that there is a simple shorthand that can be used instead. It involves yet another system, the octal number system, in which numbers are based on powers of eight, and the digits 0 through 7 are used. But do not despair, for it is the notational rather than the arithmetic aspects of the octal system that will concern you. To use it as a shorthand notation for a 12-bit binary number, for example, you simply divide the twelve bits into four groups of three bits and assign in place of each group its octal equivalent taken from the 3-bit table of figure 6, which you can surely memorize:

OCTAL	BINARY
0	0 0 0
1	0 0 1
2	0 1 0
3	0 1 1
4	1 0 0
5	1 0 1
6	1 1 0
7	1 1 1


Figure 6 Octal-Binary Equivalents

For example, if you find it necessary to deal with the number 101101110010<sub>2</sub>, you can subdue it as indicated below:



$$101101110010_2 = 5562_8$$

It's easy to see that the process can be reversed. Given an octal number such as 1347<sub>8</sub>, you use figure 5 to find the 3-bit binary equivalents of each octal digit and string these together.



Handy. Almost as compact as decimal, furthermore.

## STORAGE AND RETRIEVAL OF BINARY PATTERNS

By now you have the idea that a register can be thought of as "holding" a number. A given 12-bit register can hold only one 12-bit binary number at a time, but any of the 4096 possible 12-bit numbers can be accommodated. A number can be copied or transferred electronically into any flip-flop register large enough to accommodate it, and a computer, in fact, makes many such transfers in the course of a calculation. To accomplish a number transfer, the state of each flip-flop or switch within the source register is represented as an electrical signal which is then transmitted to the destination register where it sets a corresponding flip-flop into a matching state. If all  $n$  bits are copied simultaneously, the transfer is said to be a parallel one; if the bits are copied one at a time, a serial one.

One of the most important functions of a computer is the storage and retrieval of information—facts, dates, measurements, names, messages, instructions, data—all representable as binary patterns of one kind or another. Before the computer can solve your problem, you must supply it with all the information relevant to the problem, the procedures for solution as well as data. To do its job the computer must have rapid access to many, many numbers, far too many to hold entirely in flip-flop registers, which are relatively large and elaborate devices. Instead, a special storage unit, the core memory, is used. In a core memory, the two-state elements are the magnetic cores mentioned earlier, rather than flip-flops. These cores are arranged to function as sets of identical  $n$ -bit registers, into and out of which parallel  $n$ -bit transfers can be made one register at a time.

The registers within a core memory have identifying numbers associated with them, much the way houses on a street have addresses. These numbers, in fact, are called addresses, and you can speak of "storing a number at a cer-



tain address" in the memory. Addresses are also referred to as "patterns" or "words."

This process is so fundamental that you will want to see a specific example, perhaps one in which the address and pattern are copied from switch registers even though in a typical computer situation other kinds of number-input devices will be used. A simple 64-word 12-bit memory system and a 6-bit address register are shown in figure 7.




Figure 7 A Simple 64-Word 12-Bit Memory System

You will notice that because there are 64 addresses, the binary address register must have 6 switches:  $2^6 = 64_{10}$ . To store patterns or "words" in this simple memory, you set the switches of the address register to represent the binary form of the address designating the core register you want to use, set the switches of the pattern register to hold the pattern you want to store, and push the STORE push button. You can repeat this process with other addresses and patterns, if you wish, until all 64 registers are "full." The registers may be used in any order whatever, sequentially, if you wish, or completely at random. The core memory system is said to provide random access to its registers.

To retrieve a pattern you have stored, you again set the address switches to the address of the register holding the pattern and then push the RETRIEVE push button. The pattern held in the designated core register is copied into a special 12-bit flip-flop register, which is connected to a set of twelve lights for you to look at. Lights which are on correspond to ONES in the binary pattern. Simple? Logically yes, but electronically, no. The process of tuning electrical signals into magnetic states and vice versa is one requiring many electronic devices and circuits.

So, in a memory system like the one above you can store a set of quite arbitrarily chosen patterns. In figure 7, the switches are set to store the number  $5123_8$  in the register whose address is  $76_8$ . You can summarize the state of affairs at any point by listing the patterns and their address locations in octal

notation (using the table of figure 6 which you have, of course, memorized). You might have something like this:

LOCATION (OCTAL)	CONTENT (OCTAL)
00	4321
01	0000
02	7777
03	5123
04	0510
05	7401
06	2111
07	3043
10	6571
11	1234
⋮	⋮
76	5123
77	1234

Figure 8 The Contents of a 64-Word Memory

Register  $07_8$ , for example, holds the number  $3043_8$  and the "next" register,  $10_8$ , holds the number  $6571_8$ . Of course, if you are actually setting switches or looking at lights, you can readily convert these octal numbers back to binary if you wish:

$$\begin{array}{l}
 07_8 = 000 \quad 111_2 \\
 10_8 = 001 \quad 000_2
 \end{array}
 \qquad
 \begin{array}{l}
 3043_8 = 011 \quad 000 \quad 100 \quad 011_2 \\
 6571_8 = 110 \quad 101 \quad 111 \quad 001_2
 \end{array}$$

By the way, notice the disconcerting skip from the number 7 to the number 10 in an octal counting sequence. This will probably always bother you, but nothing can be done about it. The same thing happens at 17, which is followed by 20, and 27, 37, 47, 57, and 67. The number following 77 is 100, and so it goes. Just skip any numbers which have an 8 or 9 in them, and you can count in octal if you really want to.

## ORGANIZATION OF THE COMPUTER

"This is all very well," you can be heard to say, "but what does it have to do with 'capturing and analyzing an elusive signal,' for example?" A fair question, it must be admitted. The step from storing and retrieving binary numbers using switches set by hand to solving a complex problem is seemingly great, but be assured that you are on the right track! For it turns out that a complete digital computer can be built around just such a simple storage and retrieval scheme as the one outlined above. There will have to be more core registers and correspondingly larger addresses; some kind of unit capable of carrying out various arithmetic algorithms will have to be provided; for convenience, it will probably include at least a keyboard/printing device such as a teletypewriter.

The structure and operating principles of such a computer might be represented in terms of a simple diagram:




Figure 9 A Simple Model of the Computer

The input, memory, and output elements are similar in principle to the pattern switches, memory, and indicator lights of figure 7. Input and output, of course, can be and frequently are handled by a wide variety of devices much more sophisticated than switches and lights, such as display scopes, magnetic or paper tape units, analog/digital converters, and teletypewriters. No matter how complex such a device might be, however, it always transmits information into or out of a digital computer in binary patterns which could be set in switches or read in lights. (How slow that would be!)

Storing and retrieving binary patterns in a core memory certainly has little appeal unless you can also manipulate the patterns in some useful way, perhaps to do arithmetic calculations with binary data which is in the memory. The arithmetic unit not only accepts numbers previously stored in the memory, but is capable of performing various algorithmic operations on these numbers (i.e., adding two numbers together), and returning them eventually to the memory, or to an output device. Since it must be able to manipulate numbers, as well as "hold" them, the arithmetic unit usually consists of specially designed flip-flop registers which are more powerful (and more expensive) than core registers.

If any part of a computer can be thought of as its "brain," it is the control unit. This unit coordinates all the parts of the computer so that events happen in a logical sequence and at the right time. To show all the pathways control signals might take to the other parts of even the simple computer model shown in figure 9 would quite obscure the drawing! This is the unit which "makes things happen."

This is neither as powerful nor as mysterious as it may sound, for the control unit only does exactly what you tell it to do. Numerically encoded instructions, which you store in the memory, can be sent to the control unit to direct it to carry out certain basic algorithmic steps. The control unit is designed to "decode" each number sent to it and to initiate a chain of events designated by that number. For example, the instruction code number 7001, might initiate a counting algorithm step in an arithmetic unit register. When one chain of events has been completed, the control unit is ready to receive another number from the memory and to initiate the chain of events designated by that number, and so on.

Relatively few algorithms or instructions which the control unit can interpret are actually built into the computer, but they include ones which make it pos-

sible, when combined in the proper sequence, to synthesize any algorithm whatever that could have been built in! This remarkable circumstance gives the computer enormous versatility. We speak of this kind of computer, one that stores its own instructions and provides for the general synthesis of algorithms, as a general purpose computer.

The set of instructions which the computer is directed to carry out in a specified sequence is called a program. It is the program that states the procedure the computer is to follow in solving the problem at hand. The program is thus a large problem solution algorithm composed of many simpler algorithms, namely, the basic ones provided in the repertory of the computer. Your task in using the computer to solve a given problem is primarily one of writing an effective program based ultimately on the simple operations the computer "knows" how to do.

In principle, then, the steps you must take to use the computer to solve your problem are the following:

- 1) Program: The problem must be analyzed and an algorithm for its solution constructed in the form of a program of instructions which are in the repertory of the computer.
- 2) Input: These instructions must be encoded in binary form and stored in the memory together with any data and parameters required by the program.
- 3) Operation: The computer must be started at the first instruction; all the steps of the program are then automatically carried out, the computer alternately "fetching" instructions from its memory and "executing" them.
- 4) Output: The binary results must be retrieved from the memory.

You would find these four steps quite tedious if you had to carry them out in detail. Fortunately, in practice, there are many simplifying variations of these four steps, designed to make your task easier. It will be possible, for example, to express your problem not in the relatively simple basic instruction "language" of the computer, but rather in a more powerful language better suited to your needs, which will be translated into the basic language and encoded in the necessary binary form automatically. You will be able to incorporate into your work some of the many programs already written by others, taking advantage of an ever-increasing base of useful procedures. Devices will be available to capture that elusive signal in binary numerical form and store it away for you. Printers, plotters, and recorders of various kinds will simplify the retrieval and display of results in decimal or graphic form.

## A SPECIFIC EXAMPLE

Someone once suggested that the ideal digital computer would be powerful enough to solve any problem in one second or less, would cost no more than ten dollars, and would be so compact that you could simply paint it onto any handy surface. Such a machine is not yet available. Instead, focus your attention briefly on the organization of a specific available digital computer as a preface to learning just what kinds of instructions can be used in writing programs.

Figure 10 shows a diagram of the PDP-8, a simple, high-speed, general purpose digital computer which operates on 12-bit binary numbers in parallel fashion.




Figure 10 A Block Diagram of the PDP-8

The diagram clearly introduces several new terms with which you will become familiar, but each component can be directly associated with the simple model of figure 9. The switch register and the teletypewriter for example are typical input output devices.

The PDP-8 memory contains 4096 12-bit core registers and therefore requires 12-bit addresses. A 12-bit flip-flop register, the memory address register, is provided to hold an address during a memory reference period, or memory cycle as it is called. Another 12-bit flip-flop register, the memory buffer register, holds all words which move into and out of the memory. These two special registers and the memory make up the memory unit.

The arithmetic unit has two elements in the PDP-8. The accumulator is a 12-bit flip-flop register whose main use is in arithmetic and other operations on numbers held in the memory; it is surrounded by electronic circuits which implement the binary algorithms for these operations. Its name comes from the fact that it accumulates partial results during the execution of the program. Notice that the accumulator also communicates with a Teletype machine—about which more later—and has attached to it a 1-bit flip-flop register, the link, which is used primarily in calculations in which twelve bits are not enough to represent the numbers involved. The accumulator can also be set from the switch register.

The instruction register and major state generator, together with the program counter, can be identified as part of the control unit. The 3-bit instruction

register holds a code number specifying the main characteristics of the instruction being executed (other details are specified by other bits of the instruction being executed (other details are specified by other bits of the instruction as they appear in the memory buffer register), and the major state generator keeps track of the fetch and execution phases of operation.

The program counter is used by the control unit to keep track within the program of the addresses, i.e., the locations in memory, of the instructions to be executed. Ordinarily these instructions are stored at numerically consecutive locations, and the process of keeping track involves no more "counting along" the number in the program counter; that is, replacing it with its binary successor using built-in electronic circuits which implement the by now very familiar binary counting algorithm of figure 3. The program counter can be set initially to the address held in the 12-bit switch register so that operation can start properly with the first instruction in the program. This setting procedure can also be used in the simple kind of storing and retrieval scheme discussed earlier.

Not shown on either of the computer diagrams is a very important component called the operator console which makes it possible for you to communicate with the computer directly, should you wish to do so. A simplified picture is shown in figure 11:




Figure 11 A Simplified Picture of the PDP-8 Operator Console

On the console are manual keys which act as push buttons for storing, retrieving, starting, etc. There are indicator lights for each flip-flop to provide a binary form of visual output, and which you can read when the computer is stopped. The single switch register, in conjunction with the keys, has many applications.

Why not start by seeing how you might use this console to store binary patterns in memory? The switch register supplies both the address and the

pattern itself, unlike the earlier example of figure 7 in which two switch registers were shown. In the PDP-8, the address is first set into the switch register and the key labeled LOAD ADDRESS is momentarily lifted. This action causes the address set in the switch register to be copied into the program counter.

Next, the pattern is set into the switch register and the key labeled DEPOSIT is lifted momentarily. This causes the pattern to be copied into the core register whose address has been put in the program counter. The number in the program counter is increased by 1 in preparation for another DEPOSIT action intended to copy the next pattern set in the switch register into the core register "following" the first one used, and the computer stops.

Direct retrieval is accomplished by setting the address in a similar fashion. The EXAMINE key corresponds to the RETRIEVAL push button of figure 7. The pattern found at the address set in the switch register will be displayed in the accumulator lights. Again, the address held in the program counter is increased by one to facilitate consecutive addressing.

## PROGRAMMING THE PDP-8

Now that you have an idea of the structure of the computer, how it represents and handles binary information, and how you can communicate with it, it is time to look more specifically at some of the instructions which are in the repertory of the PDP-8 and to see how they can be arranged into useful programs.

Let us begin with some simple sets of instructions. Suppose, for example, that you have put the following numbers into the memory:

LOCATION (OCTAL)	CONTENT (OCTAL)
⋮	⋮
0 0 4 0	7 2 0 0
0 0 4 1	7 0 0 1
0 0 4 2	7 0 0 1
0 0 4 3	7 0 0 1
0 0 4 4	7 4 0 2
⋮	⋮

Suppose, further, that you then set the number 0040<sub>8</sub> in the switch register and press the *START* key. Nothing seems to happen, although the indicator lights may appear to blink. The computer is clearly not running, and the accumulator indicator lights show the pattern

000 000 000 011

that is, the number 0003. The program counter lights show the pattern

000 000 100 101

that is, the number 0045<sub>8</sub>. Other lights are lit in other patterns. What does it all mean?

You have just "run" a small program on the computer. The steps of the program were automatically carried out, the computer alternately "fetching" instructions from its memory and "executing" them. The numbers you have stored in registers 4 through 44 are the code numbers of instructions for generating the number 3 in the accumulator. Pressing the START key with 40 in the switch register set the program counter to 40 and started the computer in its calculating mode. The computer "looked up" the contents of register 40, found the number 7200, and sent it off to its control unit for interpretation as the first instruction in the program. The computer then executed sequentially the five instructions in registers 40, 41, 42, 43, and 44.

To understand just which instructions in the repertory might generate the number 3 in the accumulator, let us rewrite the program using mnemonically useful abbreviations. The mnemonic abbreviations used throughout the text have been generated for explanation only. There are no standard mnemonics used by the computer industry.

Location	Contents (octal)	Mnemonic	Comment	
• Start →	• • • 0040	• • • 7200	• • • CLA	} Clear AC. Increment AC three times. Halt the computer.
	0041	7001	IAC	
	0042	7001	IAC	
	0043	7001	IAC	
	0044	7402	HLT	
	•	•	•	
	•	•	•	
	•	•	•	

Program Example 1 Generating the Number 3 in the Accumulator

In the PDP-8, 7200 is the code number of the instruction "clear the accumulator," i.e., the instruction to set the twelve accumulator, or AC, flip-flops to the 0 state. These clearing actions were carried out, the number in the program counter was increased by ONE to the value 41, and the computer was then ready to look up, i.e., fetch, its next instruction which it proceeded to do. In register 41 it found the number 7001, the PDP-8 code number of the instruction to "increment accumulator," i.e., to increase the number in the accumulator by ONE. This instruction was then executed, and the step of incrementing the program counter contents was also carried out as before. And so it went. Two more increment accumulator instructions were fetched and executed, leaving the number 3 in the accumulator. The instruction which was then found in register 44, with the PDP-8 code 7402, simply directed the computer to halt, with the number in the program counter set to 0045 in anticipation of another step.

The program might have been stored or relocated in a completely different set of consecutive core registers without in the least changing its effect on the accumulator. You have only to start it at the location of the first instruction, wherever that might be.



The instructions CLA, IAC, and HLT are examples of a whole group of simple built-in instructions called operate instructions, so called because almost all of them “operate on,” or refer to the contents of the accumulator. Members of this group are recognized by the control unit because they always have a “7” as the leftmost (most significant) octal digit. By the way, it is always the most significant octal digit that is sent to the 3-bit instruction register for decoding and interpretation.

What about instructions of other kinds, that is, ones with code values other than 7? A very interesting and powerful instruction is the one having the code value 5. It is called the “jump” instruction, and has the effect of changing the program counter. In other words, the computer does not have to execute instructions as they appear sequentially in consecutive memory registers. The jump instruction can be used to direct the computer to another memory register, out of sequence, for the next instruction.

The rightmost three octal digits, i.e., nine bits, of the jump instruction tell the computer the address of the next instruction. For example, if the code number encountered in, say, register 123, during the instruction fetching phase is 5034<sub>8</sub>, the “5” will direct the computer to replace the contents of the program counter with the number 0034. The next instruction will, therefore, come not from register 124 but rather from register 34, and the program will go on from that point. In effect, the program “jumps” from register 123 to register 34. We write this instruction mnemonically as JMP 34, and can describe it generally as “JMP Y.”\* Look at the following example:

	Location (octal)	Contents (octal)	Mnemonic	Comment
	.	.	.	
	.	.	.	
Start →	0040	7200	CLA	Clear AC.
	0041	7001	IAC	Increment AC.
	0042	5041	JMP 41	Go back to location 41.
	.	.	.	
	.	.	.	
	.	.	.	

Program Example 2 Endless Binary Counting in the Accumulator

The program endlessly repeats the entire counting sequence of 4096 numbers, replacing the number in the accumulator with its successor each time “around the loop.” The contents of the program counter pass through the values 40, 41, 42, 41, 42, 41 . . . endlessly, or rather, until the STOP key is pressed or someone trips over the power cable.

You will agree that simply counting out the binary numbers isn't very interesting, but the four instructions which these examples introduce should give you some notion of what it means to “program a computer.” Perhaps the instructions don't look quite the way you expected!

The repertory of any general purpose computer, of course, reflects the organization of the particular computer for which it was designed, and although the instructions may seem odd at first, they generally perform very simple operations which are quickly mastered by the programmer.

\*For the present let Y stand for any number less than 200<sub>8</sub>, i.e., any number less than 128<sub>10</sub>. These are smaller numbers than you need to address the entire memory, the restriction to small numbers will be explained later.

Perhaps the most important single thing to be aware of, as you put instructions together to form a program, is that the computer is really very simple-minded. Remember the CLA instruction in the first example? If the computer had not first been directed to clear the accumulator, the LAC instructions in locations 41, 42, and 43, which "increase the number in the accumulator by ONE," would have done just that; i.e., they would effectively have added 3 to whatever number was in the accumulator at the time. The computer has no way of knowing that that wasn't quite your intention, and, of course, at another time that might have been exactly your intention. This necessary attention to detail may seem picky at first, but you will quickly learn the combinations of instructions which insure the smooth operation of your program.

The instruction repertory is then the "language" of the computer. The programming examples which follow will introduce you to some of the PDP-8 instructions. The repertory includes instructions, such as JMP and HLT, which simply direct the flow of events for the control unit. There are instructions which send information between the accumulator and input or output devices such as the Teletype, (KSF, KCC, KRS, KRB), and ones which send information between the accumulator and the memory (called "memory reference instructions").

Since all the "work" is done in the arithmetic unit, there are a number of instructions in the operate group which make it easy to use efficiently. These include instructions which complement the accumulator contents, rotate it right or left, set it to the number held in the switch register, or cause the computer to skip one instruction when the accumulator is in a certain state.


## SYMBOLIC MACHINE LANGUAGE

Before proceeding with more specific programming examples, it will be helpful to introduce a few more mnemonic aids which you will be able to substitute for much of the octal notation.

Program example 2, for instance, can be relocated in another set of core registers, but notice, please, that in this case the program must be changed slightly before it will run correctly: the JMP Y must be recoded to match the new location. Examples:



This can become quite a nuisance, especially with large programs in which there will be many such references to memory addresses. If, however, you assign a name, say, "CAT," to the memory register to which the JMP instruction must return, you can write



without, for now, concerning yourself with the actual memory location of the IAC instruction. Note, in the above example, that CAT is followed by a comma when it is used as an identifier for an instruction. When CAT is used to symbolize the address portion of an instruction, no comma is required.


These symbolic references to instruction locations are made possible because of a special program, called an assembler. When you are ready to run your program, the assembler will first translate this symbolic language you have used\* into the binary numbers which the computer will use. Clearly a very useful program!

The PDP-8 assembler is one of many such symbolic translators and we will use its notation in the examples which follow. Another translator, of which you have perhaps heard, is called FORTRAN. It can translate more complex combinations of symbols than an assembler, and may be the appropriate language for writing some of your programs.

## PROGRAMMING EXAMPLES

Let us turn our attention first to the extremely important skip instructions, ones that give the computer its ability to make decisions automatically, to change the course of its calculations, to discriminate between one kind of result and another. In the PDP-8 each of these instructions takes the form of a conditional "skipping over" of the instruction stored in the immediately following register in memory. This skipping action depends on the detection of certain situations or states; for example, upon the detection of the number 0000 in the accumulator. (The control unit handles skipping by simply incrementing the contents of the program counter one extra time if the designated situation is found to exist.)

For example, if we include the instruction SZA, "skip if accumulator is zero," in program example 2, we can make the computer break out of its otherwise endless loop after it has generated one complete sequence of the  $2^{12}$  binary numbers. SZA has the effect of skipping the instruction following it if the number in the accumulator is 0000. The program would look like example 3 if written in the symbolic language of the assembler. "\*110" is called an origin; it "tells" the assembler that you want the program to occupy consecutive memory locations starting at register 110. "C(AC)" is an abbreviation of "contents" of the accumulator".



Program Example 3 Halting after Generation of One Complete Binary Counting Sequence

\*Note the arrows and lines, though. They are just your notes to yourself.

The program stops itself after counting out  $2^{12}$  numbers. As you can readily see, it might instead have been made to go on to yet another calculation by replacing the HLT with a JMP to the start of a new calculation. To complete the picture, you might construct the flow diagram for this simple program. It would look like this:





Figure 12 Flow Diagram of Example 3

The PDP-8 includes a very useful and powerful instruction which combines the operation of incrementing and skipping. It is called a "memory reference instruction", and operates on a number held in the memory, using counting and detection circuits on the memory buffer register instead of the accumulator. It is the "increment and skip if zero" instruction, abbreviated ISZ Y. Using this instruction, the equivalent of the last program might be written:



Program Example 4 Counting in a Memory Register

The notation “.-1” in the JMP instruction is used to go back one location from the location of the JMP instruction, wherever that may be. (In other words, the period is a symbol for “this address”.) Note that in this example the accumulator is not used at all; it will remain unchanged throughout the operation of the program.

## ADDRESS MODIFICATION

Suppose that you want to have the computer clear a set of consecutive core registers, or what is referred to as a table of registers in memory. You will make use of the instruction, “deposit and clear accumulator,” or DCA Y (with the same restriction on Y as before), which has the effect of copying the number in the accumulator into register Y and then clearing the accumulator. Each number in the table of registers, say, 100<sub>8</sub> through 177<sub>8</sub>, is to be set to the value 0 in preparation for some further calculation or to be ready to accept data from an input device. The sequence of instructions you are trying to achieve is:

Start →	CLA	Clear AC.
	DCA 100	Deposit C(AC) in register 100.
	DCA 101	Deposit C(AC) in register 101.
	DCA 102	Deposit C(AC) in register 102.
	.	.
	.	.
	.	.
	DCA 176	Deposit C(AC) in register 176.
	DCA 177	Deposit C(AC) in register 177.
	HLT	Stop the computer.

There is, however, a much more compact way of programming this example, which is based on the fact that the code number of an instruction can be modified arithmetically. The code number for the instruction DCA 100, 3100, can be modified in place to become the code number for the instruction DCA 101, 3101, and that in turn, to 3102, etc. A jump back to the register holding this successively incremented DCA instruction can be included so that the DCA instruction will be repeatedly executed, each time depositing 0000 in one more register of the table. The process can be stopped by including an ISZ instruction which increments the contents of yet another register holding a number designed to become 0000 just as, or rather, just after, the last register of the table has been cleared by execution of the instruction DCA 177. The process might be diagrammed:




Figure 13 Flow Chart of the Procedure for Clearing a Table of Registers

The program itself might be the following:

CLEAR,	CLA		Clear accumulator.
	DCA	100	Deposit in next table register.
	ISZ	.-1	Increment code number of DCA Y instruction itself.
	ISZ	CNTR	Increment CNTR contents. Have all registers been cleared?
	JMP	.-3	No; go back to clear next register.
	HLT		Yes; stop the computer.
CNTR,	-100 <sub>8</sub>		

Program Example 5 Clearing a Table of Registers

The initial value in CNTR, -100, is, of course, directly related to the number of registers to be cleared. The first pass through the program will clear register 100, advance the DCA 100 code number to 3101, the code for DCA 101, and increment the count in CNTR to -77. You can see that the ISZ instruction will never find a result of 0 after incrementing. It will therefore always direct the computer to go on to the next instruction. But the ISZ CNTR will be changing the count in CNTR in such a way that each pass brings it one step closer to 0, so we'll have:


Before the	DCA instruction is	CNTR holds	Register cleared will be
1st pass	DCA 100	-100	100
2nd pass	DCA 101	-77	101
3rd pass	DCA 102	-76	102
.	.	.	.
.	.	.	.
.	.	.	.
Final pass	DCA 177	-1	177

On the final pass, register 177 is cleared, and then the DCA 177 is advanced to DCA 200 and the -1 in CNTR is incremented to 0, the value being "watched for" by the ISZ CNTR instruction, which then causes a skip to the HLT instruction to stop the computer.

This trick of continuing toward 0 by counting with an ISZ instruction is enormously useful. To go through a part of any program exactly  $n$  times, you supply an initial count value of  $-n$ . Notice, however, that once you have executed the program in example 5, you cannot get it to work again until the initial value, -100, has been restored and the DCA instruction reset to the code number for the instruction DCA 100, namely 3100.

## SETTING UP INITIAL VALUES

The way to handle this problem of setting up initial values is to store the numbers -100 and 3100 in two extra registers, ones that won't be altered by operation of the program, and to copy each of them in turn into the accumulator and from there into registers CNTR and CLEAR + 1 respectively by means of a programmed "preface" to the table-clearing process. We'll use the instruction TAD Y, "2's complement add," execution of which adds a copy of the contents of Y to the contents of the accumulator, leaving the result in the accumulator. (Of course we'll be careful to clear the accumulator first so that the effect of executing the TAD instruction will be only that of copying.) The preface to program example 5 might then look like this



#### Program Example 5a Initialization Prefaces to Program Example 5

The complete program now starts at BEGIN rather than at CLEAR, and may be repeated as often as you like. Notice that execution of the DCA CNTR instruction clears the accumulator so that execution of the TAD K will, like the TAD MCNT instruction, merely copy. The general process of prefacing a program by setting to their proper initial values any numbers which are to be modified during execution of the program is extremely important and helpful. Best to carry out these set ups before rather than after execution of the modifying program because the intended execution, for some reason, may not go to completion (somebody really ought to put a cover over that power cable!).


## SUBTRACTION

Now, of course, the TAD instruction can be used for more interesting purposes than merely copying. After all, it is an arithmetic instruction, and in fact all arithmetic procedures can make use of it: subtraction, by adding negated numbers; multiplication, by repeated additions; division, by repeated subtractions; and the generation of square roots, sines, polynomials, etc., by combining addition, subtraction, multiplication, and division steps.

Look at the subtraction, for example. To find the difference  $A-B$ , you can first copy  $B$  into the accumulator, then negate it (using the instruction CIA, "complement and increment accumulator") to get  $-B$ , then add  $A$ . Or, if  $A$  is already in the accumulator from a previous calculation, you can negate to get  $-A$ , then add  $B$  to get  $B-A$ , and then negate the result to get:  $-(B-A) = -A-B$ .

Here is an example of an interesting and very useful application of subtraction combined with a test of the sign of the result using the instruction SMA, "skip on minus accumulator." It is a program which finds the larger of two numbers, and leaves the answer in the accumulator.






Program Example 6 Finding the Larger of Two Numbers

Number comparison is basic to many processes. In example 6 only the question of which of two numbers is larger is answered, but you can see that it is just as easy to find the smaller of two numbers instead. If the instruction SZA, "skip if AC = 0," is used, the question answered would be whether or not  $A - B = 0$ , that is,  $A = B$ , enabling you to have the computer look for specific numerical values.

By using two comparisons you can have the computer find out whether a number  $x$  is in a specified range, being smaller than some numerical upper bound  $M$ , and greater than some numerical lower bound  $N$ , perhaps having the computer discard any  $x$  that is not in this range.

By combining the process of number comparison with the process of scanning numbers stored in a table of registers, you can have the computer find either the largest or the smallest of a whole list of numbers. There are many ways to do this. One way to find the smallest number is to start by picking a candidate for the smallest number which is at least as large as the largest number in the list. Each number in the list is then compared with this candidate, and whenever a number in the list is found to be smaller, it becomes the candidate and displaces the old one. This "survival of the smallest" process clearly leads to the identification of the correct member of the list.

The following program example will help to clarify things for you. It finds the smallest number in the list of  $40_8(32_{10})$  randomly ordered numbers stored in registers 100-137. All of the numbers are positive, and the largest any can be is therefore  $3777_8$ , i.e.  $+2047_{10}$ .



Program Example 7 Finding the Smallest of a Set of Numbers

After setting up proper initial values, the process begins with a comparison of the trial candidate 3777 with the first table entry by forming their numerical difference and checking its sign. A negative difference indicates that the table entry is smaller than the candidate; a positive difference, that the table entry is not smaller than the candidate.

If a negative difference is found, a copy of the table entry replaces the candidate. Notice that execution of the TAD CAND following the SMA simply recovers the table entry by adding the candidate back into the difference. If a positive difference is found, the candidate has evidently survived the comparison test, that is, is still at least as small as the smallest number found so far, and no replacement is made.

In either case, the table entry address is advanced, and the entry counter is incremented. If there are more entries to compare, the comparison process is repeated. If all entries have been compared, the process is complete and the program halts leaving a copy of the smallest number in CAND.

Yes, this all seems to be a rather elaborate way of doing what you could do simply yourself by scanning a list of numbers (such as you might find, for example, on a supermarket shopping receipt) to pick out the smallest one. But the computer's repertory of basic operations is very limited. On the other hand, the computer is tireless, extremely fast, and quite accurate, rewarding your patient attention to the initial bother of writing the program by performing your task on demand at any time thereafter. Furthermore, you will be able to build on your efforts and on those of others, incorporating the programs which carry out simple tasks into larger and more powerful programs for more difficult tasks.

## INDIRECT ADDRESSING

By now of course, you are familiar with some of the memory reference instructions such as TAD Y, JMP Y, DCA Y, and ISZ Y and with the fact that they refer directly to some register Y during their execution. If, for example, you write ISZ 46, you know that the contents of the register whose address is 46 will be incremented. This is called direct addressing, and while it seems a natural way to refer to a memory register, you will recall that the 9 bits of an instruction word available for an address cannot address the entire 4096 registers of the PDP-8 memory. Not directly, anyway. You can, however, address any register indirectly by putting the full 12-bit address you want an instruction to use into a register of its own.

For example, if you want to store the contents of the accumulator at location 3765, you can write

```
1703765
170 3765
.
.
.
→ DCA 1 170
.
.
.
```

3765 - Accumulator contents stored here. The new symbol, 1, for indirect address, directs the computer to look in register 170 for the actual address to be used. The accumulator contents will then be stored in register

3765. The contents of register 170 will not be changed.

Of course, you can write this with symbolic names, as

```

STORE,    LATER
          .
          .
          .
          → DCA 1 STORE
          .
          .
          .
LATER,    —
  
```

Not only does this ability to address indirectly make it possible to refer to all memory registers, but also it simplifies the process of initialization and address modification as the following example illustrates. Example 8 shows the use of indirect addressing in a program to add a constant to each entry in a table of N entries:

<pre> BEGIN,       CLA       TAD MINUSN       DCA NCNTR       TAD TABLOC       DCA ENTLOC   </pre>	<pre>       }       }   </pre>	<pre>       Set up for N entries.       Set up initial entry location.   </pre>
<pre> A, B,       → TAD 1 ENTLOC       TAD CONST       DCA 1 ENTLOC       ISZ ENTLOC       ISZ NCNTR       JMP A       HLT ← ---   </pre>	<pre>       }   </pre>	<pre>       Add constant K to table entry and       replace in table.       Advance to next entry.       Have all entries been handled?       No; go back for next entry.       Yes; stop.   </pre>
<pre> MINUSN,      -N TABLOC,      TABLE CONST,       K ENTLOC,      — NCNTR,       — TABLE,       X<sub>1</sub>               X<sub>2</sub>               .               .               X<sub>n</sub>   </pre>	<pre>       }       }       }   </pre>	<pre>       Minus the number of entries.       Location of first entry in table.       Constant to be added to each entry.       The location of the entry.       Entry counter.       Table of N entries.   </pre>

Program Example 8 Adding a Constant to a Set of Numbers Using Indirect Addressing

Notice that the two instructions at A and B both make indirect reference to the same entry through ENTLOC, yet only the single number, ENTLOC, has to be set up initially and incremented as the program proceeds.

## SUBROUTINES

It has been mentioned that you will frequently be able to make use of programs already written to help perform the task which you want the computer to do. This is often accomplished by incorporating other programs as subprograms, or subroutines, in your own program. Or, if there is a particular sequence of instructions which your program must execute frequently, you might want to treat those instructions as a subroutine for convenience and economy of memory registers. Think of subordinates as program building blocks.

A subroutine is a self-contained sequence of instructions which carry out a single task. A good example might be the subtraction of a number in the accumulator from a constant, a task which may be of importance in some larger program and execution of which may be required at many different points in that program. The sequence is of course:

```

      .
      .
      .
      CIA
      TAD  CONST
      CIA
      .
      .
      .
CONST,  K

```

Instead of incorporating the required three instructions at every point in the program requiring this subtraction, the sequence is put into the form of a PDP-8 subroutine called, let us say, SUBCON:

```

      SUBCON,
          O
          CIA
          TAD  CONST
          CIA
          JMP  1  SUBCON
CONST,  K

```

At each point in the program requiring the subtraction, the instruction JMS SUBCON is written. JMSY, "jump to subroutine Y," puts the location number following the location number of itself into register Y, and then jumps to register Y + 1. In the above case, if JMS SUBCON were executed at location P, the number P + 1 would be put into register SUBCON and the program would jump to SUBCON + 1, executing the required sequence. After the sequence has been completed, the JMP 1 SUBCON jumps indirectly to SUBCON, finding the number P + 1 therein, and returning control to the program at location P + 1.

Many subroutines have been written for the PDP-8 and may be incorporated in your program saving you a great deal of work. They constitute a library of useful procedures and calculations from which appropriate routines may be bor-


rowed, including routines for square roots, multiplication, division, trigonometric function evaluation, and various high precision calculations; decimal/binary conversion; memory content printout; Teletype readin; and so forth. These program building blocks greatly enhance the usefulness of the computer and simplify your programming task. In the next section we will see some subroutines which can be used for the Teletype.

## DEALING WITH THE PRINTED CHARACTERS


The Teletype is a device for both input and output of information. On your side of the device, the information appears as ordinary type-print like that found on a typewriter. On the computer's side, the information appears as 8-bit binary numbers. Within the Teletype are mechanisms for translating one form into the other.

For example, if you type the character "A" on the Teletype keyboard, it is translated into the code number 301<sub>8</sub>. This code number can then be copied into the accumulator by the instruction designed KRB, "read keyboard." Similarly, if the code number 253<sub>8</sub> is held in the accumulator and the instruction designated TLS, "load teleprinter" is executed, the character "+" will be printed. Each character has a unique 8-bit code number, and 8-bit code numbers for such things as carriage-return, space, rub-out, and so forth are also provided. Teletypes, though well matched to a typist in speed, are very, very slow tortoises to the computer's hare. The computer must wait or do something else while the Teletype is catching up at the rate of ten characters per second. When the Teletype is ready, it simply raises a "flag" which is being watched for by the computer, and the computer then proceeds to transfer the code number and lower the flag (so that there will be no confusion with respect to the next character).


A sequence of instructions to read a character from the keyboard would then look like this:



and a sequence to print a character whose code number is in the accumulator might look like this:




KSF and TSF are flag-watching instructions of the skip variety. Now you can see how numerical forms might be handled. A simple example follows in which a binary number in the switch register is read into the accumulator by the instruction designated LAS; "load accumulator with switch register," and then a digit representing its decimal value is printed (we'll restrict the binary number to decimal values less than ten for simplicity):



Program Example 9 Printing the Decimal Digit Equivalent of the Binary Number in the Switch Register


The Teletype code numbers for the digit characters 0, 1, ...9, happen to be 260, 261, ... 271 (octal) so that simply adding the number 260 to the binary number in the switch register generates the proper code number. For example, if the switches are set to 000 000 000 011, the addition of the number 260 produces the number 263, the code number for the character "3." The waiting loop doesn't make much sense in this example unless the continuation designated NEXT somehow returns to execute the program again (you would have trouble setting switches at the rate of ten numbers per second to keep up, though!). However, it would certainly be necessary in a general character print subroutine such as the following:



You might use such a subroutine in a program to print the full four octal digits of the number in the switch register. In such a program, you would also want another subroutine to aid in isolating each octal digit. The AND Y instruction will be useful. Execution of AND Y sets to 0 each bit of the number in the accumulator for which the corresponding bit of the number in register Y is 0.

The number in register Y can be thought of as a mask or template through which certain bits of the number in the accumulator can be "erased."

The 12-bit number can be decomposed into the four groups of three bits by shifting it three places to the left each time it is used. In the PDP-8, shifting is carried out in the accumulator and link. The instruction RAL, "rotate accumulator and link left one place," causes each bit to be copied one position to the left, the leftmost bit being copied into the link just as the bit in the link is being copied into the rightmost position of the accumulator, in the manner of a digital Mad Tea Party; for example:



After an initial shift of one place to take account of the inclusion of the link in the "ring" formed by the shift-left pathways, the following subroutine can be used repeatedly to isolate each octal digit in turn, form the digit code number, and print the corresponding digit character using PRINT as a sub-subroutine.

```

NXTDIG, 0
CLA
TAD TEMP
RAL
RAL
RAL
DCA TEMP
TAD TEMP
AND MASK
TAD DCODE
JMS PRINT
← JMP 1 NXTDIG ↑ Return.

TEMP.
MASK. 0007
DCODE, 260

```

Program Example 10 Octal Digit Isolation and Print Subroutine



Now that the subroutines PRINT and NXTDIG have been provided, they can be used as components of the program to translate a 12-bit binary number in the switch register (or, by an obvious extension, any other 12-bit number that can be copied into the accumulator) into its printed octal equivalent:

OCPRINT,	LAS	}	Read switch register, make corrective shift, and deposit in TEMP.
	RAL		
	DCA TEMP		
	JMS NXTDIG	}	Print the four octal digits.
	JMS NXTDIG		
	JMS NXTDIG		
	JMS NXTDIG		
	CLA	}	Return the carriage.
	TAD CARRTN		
	JMS PRINT		
	CLA	}	Feed paper up one line and halt.
	TAD LN FEED		
	JMS PRINT		
	<u>HLT</u>		


CARRTN, 215 Carriage return code number.

LNFEED, 212 Line feed code number.

Program Example 11 Printing the Octal Equivalent of the 12-Bit Number in the Switch Register

After printing the four octal digits, the program uses the PRINT subroutine directly to return the carriage and to feed the paper up one line. You can readily see that similar programs can be written to read in and combine octal digits as they are typed on the keyboard. Or, in translating from symbolic language to binary number, to read in the characters "C," "L," "A," and by a process of matching their code numbers to ones stored in a table, decide that this string of 3 characters, CLA, should be assigned the value 7200, the code for "clear accumulator." Or, after reading in the string of characters "2," "+," "3," "c," a program might respond by printing out the digit "5." You can think of many other examples based on these simple notions yourself. The possibilities are quite limitless.

## **PART II: APPLICATION PROGRAM EXAMPLES**



## **INTRODUCTION**

Now that you are acquainted with the fundamentals of computer logic and programming, you are probably anxious to see the machine in action. After all, for most of you, the main question is "How will the computer assist me in solving problems?"

To answer your question, we have selected several representative scientific and engineering computer program examples, specifically in the fields of oceanography, physics, biomedicine, and process control. In the first example, we describe a simple program language, similar to algebra, and its value to oceanographers. In the second example, we analyze pulses generated by a gamma-ray detector. The third example is a program for generating and displaying a time-interval histogram designed for the biomedical scientist. Computer-directed process control techniques are discussed in the fourth example.

# REAL TIME TECHNIQUES FOR OCEANOGRAPHIC APPLICATIONS

## INTERFACING MARINE SENSORS

Marine sensing instruments are often considered unique devices that cannot be connected directly to a computer. However, most instruments can be connected directly to the computer with little additional equipment, figure 1. Let us examine the basic types of interfaces that would be necessary to connect the computer to oceanographic sensors.




Figure 1. Typical Data Acquisition System

## INTERFACING TRANSDUCERS

Three basic types of interfaces are used with the PDP-8 computer to receive data from environment sensors. These interfaces allow data to enter the computer under control of a simple real-time symbolic compiler that gives you the following flexibility when you sample the environment:

1. A variety of preprogrammed interface devices that easily connect the computer to instrumentation.
2. Simple symbolic assignment of identifying names to physical input variables such as pressure, temperature, etc.
3. Absolute control in sampling the experimental environment with respect to time.
4. Computer compatibility with respect to rapid response sensors using up to 176 separate sensing devices.
5. Capability to make logical decisions concerning the acquisition of data while sampling the environment.
6. Storage of data for future computations as well as immediate output for checking quality while obtaining data.

Transducers are sometimes considered unique devices that do not lend themselves to being connected directly to a computer; however, by the use of basic standard interface types, most instruments can be connected directly to a computer with little additional equipment. Let us examine the basic types of interfaces that would be necessary to interconnect a computer to various transducers.

## INTERFACE TYPES

### Digital-Parallel Input Signal Buffer

This buffer permits the direct parallel insertion of a digital number into the computer, using a method by which the number immediately becomes a computer word. Examples of devices feeding data in by this method are shaft-position encoders, switch registers, and other allied devices. Figure 2 shows the general method for digital-parallel input.




Figure 2. Digital-Parallel Signal Buffer

This method can accommodate signals or pulses from a minimum range of 0 to  $-10\text{mv}$  up to a maximum of  $.20$  to  $-15\text{v}$ . The system can include one buffer for each of several dozen variables.

### Serial-Parallel Input Signal Buffer

This method would be used, for example, in telemetry applications where the

transmitter is remotely located and able to transmit a number of input words one bit at a time along a single conductor cable or by radio (see figure 3).




Figure 3. Serial-Parallel Signal Buffer

This buffer can convert a serial pulse train to a 12-bit word in 6  $\mu$ sec, or one bit every 500 nsec. It accommodates ranges of input levels from a minimum of 0 to  $-10$ mv, up to a maximum of 20 to  $-15$ v. The flexibility provided in this buffer allows you to format the data before it is finally assembled as computer words; that is, you can insert octal constants in the specific serial word of your choice. It provides the programmer with the following additional instructions in the computer:

1. Skip if data flag = 0.
2. Skip if start flag = 0.
3. Clear data flag and start flag.
4. Read data into the accumulator.

### Multiplexed Analog-to-Digital Conversion Input

This method is particularly advantageous in data acquisition when many devices such as thermistors, pressure sensors, and strain gages are working together. One example of where this method would prove advantageous is a thermistor chain in which each thermistor, pressure sensor, or conductivity sensor could be individually sampled by the computer. Figure 4 indicates this relationship.




Figure 4. Multiplexed Analog-to-Digital Conversion

Switching from one input to the next in the multiplexer is accomplished in 2  $\mu$ sec, and up to 64 separate inputs can be sampled directly by the computer. The analog-to-digital converter uses the range of 0 to  $-10$ v.

### PROGRAMMING

The task of writing a special-purpose program for each installation could be a formidable problem involving a great deal of time and money. In order to alleviate this problem, Digital has written DATAK, an algebraic compiler that allows you to format your data acquisition problem in a simple language similar to algebra. By using the DATAK language, you are given a great deal of flexibility

concerning the interface hardware available. This program offers you flexibility in choosing the frequency and conditions under which you sample the experimental environment, as well as makes possible the addition or change of sensors without the major task of reprogramming in machine coding. This program is available for the PDP-8, a compact 12-bit computer with a 1.5  $\mu$ sec cycle time.

This program allows you to analyze a sample using the following inputs.

Up to 96 independent data variables using digital-parallel input.

Up to 64 independent data variables using a multiplexed A-to-D converter.

Up to 25 independent data variables via serial buffer input.

Each independent variable can be sampled at a rate of up to 100 times per second.

## System Inputs

Data can come to the computer from the digital-parallel input buffer, the serial input buffer, and the multiplexed analog-digital converter. Each of these devices is assigned a symbolic name that tells the computer which device is transmitting information.

The symbols are:

DGIN: Digital-parallel signal buffer; input can be converted from Gray code to binary.

BUFR: Serial buffer input.

ADCV: Multiplexed analog-digital converter.

## System Outputs

Data output can be distributed to a number of specifically named devices to allow immediate presentation as well as permanent storage. The following output symbols and their associated devices are available:

TYPE On-line teleprinter. Variables can be typed in decimal or octal. Decimal is specified by  $\uparrow$  immediately following the variable name.

PNCH High-speed paper tape punch. Variables can be punched in decimal or octal. Decimal is specified by  $\uparrow$  immediately following the variable name.

DCTP Digital's compact DECTape. Variables are recorded magnetically on DECTape in binary with identifying words.

PLOT X-Y plotter. The plotter pen is moved to a new position each time an output is specified.

DIG 1 Up to four digital outputs are available through parallel buffers to other devices such as relays, buffers, sense lines, and range

DIG 4 switching devices.

## Variables

Input variables to the computer are assigned alphanumeric symbols by the investigator. They can be one to four characters long, and must begin with a letter. Some examples of these would be:

T123, SURF, DEEP, AIR, X, Y, TEMP, H20, H202

In addition, variables that are inputted through the multiplexer have specified channels; that is, T123(1) would be input through channel 1 of the multiplexer.

## Time

Four types of time can be used by the computer: basic, program, variable; and reference.

### BASIC TIME

Basic time represents the basic interval of 0.01 sec in which a clock interrupts the program.

### PROGRAM TIME

This time represents the basic rate at which the investigator desires to interrogate the sensors. It is some multiple of the basic time and is under program control. Its symbology is simply expressed as follows:

QUNT:50 The investigator has specified that the program time will be  $50 \times .01 = 0.5$  sec; that is, each sensor will be sampled every 0.5 sec. If he desires the fastest rate possible, he may express the following:

QUNT:1 In which case each variable will be sampled every 0.01 sec.

### VARIABLE TIME

In order to allow more flexibility in timing, digital inputs can be sampled at a slower rate than the program time specifies. For example, the expression:

DGIN:L1 (4, L2 (4

specifies that the digital input variables L1 and L2 should be sampled once in four cycles of the program time or every  $4 \times 0.5 = 2$  sec.

### REFERENCE TIME

It is often desirable to know the reference time in order to associate data with time. Within the program is a 3-word variable, CLOK, which counts the number of seconds, minutes, and hours that have elapsed since start-up time; it can be used as an output variable to reference data with time.

## Arithmetic Operation

### ADDITION AND SUBTRACTION

Variables can have constants added to or subtracted from them as they are sampled, or the variables can be added to or subtracted from each other.

All arithmetic operations are done in 2's complement arithmetic, with the operands being considered signed, fixed-point numbers. The following examples



mean that the variable T2 will have constants or variables added or subtracted before output:

T2 + 137    Add a constant to the variable.  
T2 - 3      Subtract a constant.  
T2 + T3    Add a second variable.

### ARITHMETIC COMPARISON

Variables can be compared against constants, compared against other variables, or compared against themselves with respect to sample time. The basic comparison instructions are:

IFEQ X, Y    if X is equal to Y  
IFLS X, Y    if X is less than Y  
IFGR X, Y    if X is greater than Y

An example of the comparison of a variable against a constant would be:

IFEQ X, 1000;

meaning that if X is equal to 1000, execute the operation following the semicolon; otherwise, go to the next line.

Every time a variable is recorded and outputted, its value is preserved and is given the name of the original variable. Thus, X and @ X represent the current value of the variable X, and its value when last used as output, respectively.

The following example of the comparison of a variable and its predecessor:

IFLS X, @ X;

means that if X is less than it was when last recorded and output, execute the operation following the semicolon; otherwise, go to the next line.

### Gray Binary Conversion

Gray binary code can be converted to simple binary under program control if the input method is digital (DGIN). This provides you with a rapid means of conversion in order to intercompare the usual shaft-encoded Gray binary numbers, if the shaft encoder does not convert from Gray Code to simple binary prior to buffering.

The conversion is accomplished by inserting ↑ immediately before the time multiple.

DGIN L1↑4

This means that the Gray binary variable L1 is sampled every fourth time through the program and is converted to a simple binary number before comparison or storing.

### Format Statements

Format statements are numbered from 1-15 (decimal). They contain the names of variables and their output forms (octal or decimal for the Teletype or punch). Format numbers appear along with a device name in every output

statement. Thus, the statement:

FORM: 1,X,Y↑,Z

indicates that the variables X, Y, and Z are to be outputted to the Teletype, with X typed in octal, Y typed in decimal, and Z typed in decimal.

## GOTO Statement

Program control can be unconditionally transferred through the use of the GOTO statement.

## PROGRAM EXAMPLES

### A Simple Programming Problem

An *in situ* pressure, temperature, and salinity sensing instrument is lowered into the ocean. Data is transmitted along a single conductor cable and is brought into the computer using a serial buffer input.

We want to sample the ocean in the following manner:

1. From the surface to 100 meters, record at each meter the pressure, temperature, and salinity.
2. From 100 meters to 1000 meters, record the pressure, temperature, and salinity whenever the absolute change of temperature is greater than 0.05°C or the absolute change of salinity is greater than 0.02‰. Also record the pressure, temperature, and salinity every 100 meters from 100 meters to 1000 meters.

Let us assume that the oceanographic sensors have the following precision; that is, unity is equal to the following:

1 unit of pressure = 1 meter  
1 unit of temperature = 0.01°C  
1 unit of salinity = 0.01‰

A program to accomplish this sampling is written as follows:

```
BUFR :    PRES, TEMP, COND
FORM :    1, PRES, TEMP, COND

[      :    OUTP (1, DCTP)
1      :    IFGR PRES, 144; GOTO 2
      :    IFGR (PRES -@PRES), 1; OUTP (1, DCTP)
      :    GOTO 1
2      :    IFLS (PRES -@PRES), 144; IFLS (TEMP -@TEMP), 5;
      :    IFLS (COND -@COND), 1; GOTO 2
      :    OUTP (1, DCTP); GOTO 2
      ]

      END
```

This program says in effect:

BUFR: PRES, TEMP, COND

Three variables named PRES, TEMP, and COND are to be sampled using the serial buffer.

FORM: 1, PRES, TEMP COND

Three variables named, PRES, TEMP, and COND are to be outputted together.

```
:OUTP (1, DCTP)
```

This says output is to be recorded on magnetic tape.

```
1:IFGR PRES, 144; GOTO 2
```

This states that if the absolute change of pressure is greater than 100(144<sub>g</sub>), the control of the sampling will be transferred to statement number 2; otherwise, it will go to the next line.

```
:IFGR(PRES -@PRES), 1; OUTP (1, DCTP)
```

This line states that if the absolute change of the pressure between two successive readings is greater than 1, output onto magnetic tape according to format 1; that is, OUTP (1, DCTP) which means store data on DECTape using format 1; otherwise, go to the next line.

```
GOTO 1
```

This says to go to statement number 1 and test the environment again.

```
2: IFLS (PRES -@PRES), 144; IFLS (TEMP -@TEMP), 5;  
IFLS (COND -@COND), 1; GOTO 2
```

This states that if the absolute change of pressure is less than 100 meters or the absolute change of temperature is less than .05°C, or if the absolute change in salinity is less than .02‰ then go to statement number 2 which begins the tests over again. Otherwise go to the next line.

```
:OUTP (1, DCTP); GOTO 2
```

This says to output data onto magnetic tape and transfer control to statement number 2. The sampling and testing procedure begins again.

```
END
```

This last instruction is self explanatory.

As shown in the above description, the computer has been programmed to make logical decisions specified by the investigator in sampling the marine environment. It also has been used as a means of storing data. In the above instance, data has been stored on magnetic tape and can be used in other programs to determine variables such as Sigma T, anomaly of specific volume, and sound velocity. Table 1 shows a portion of the calculated output from stored data on magnetic tape transport number 1 that can be run immediately after the sample program.

TABLE 1 REDUCED DATA

Depth	Input Source? T Observed Values				
	Temp.	Salin.	Sigma-T	Delta-A	Sound-Vel
0000	8.35	34.17	+26.590	+145.53	+1483.4
0001	8.28	34.19	+26.616	+143.08	+1483.2
0002	8.20	34.21	+36.644	+140.45	+1482.9
0003	8.13	34.24	+26.678	+137.20	+1482.7
0004	8.05	34.26	+26.706	+134.59	+1482.4
0005	7.98	34.28	+26.732	+132.19	+1482.2
0006	7.91	34.31	+26.766	+128.98	+1482.0
0007	7.83	34.33	+26.793	+126.38	+1481.7
0008	7.76	34.35	+26.819	+123.94	+1481.4
0009	7.69	34.37	+26.845	+121.45	+1481.2
0010	7.61	34.39	+26.873	+118.89	+1480.9

### A More Sophisticated Program

For a better demonstration of the flexibility of this programming technique, consider the following program.

An investigator desires to use a thermistor, pressure, and conductivity chain towed from an oceanographic vessel. He will sample at the same time a telemetering buoy that transmits data from these current meters. In addition, he desires to obtain Loran lines of position and sample the ship's speed and ship's heading. These can be summarized as follows:

1. Log the time on magnetic tape every 50 meters of distance traveled. Ship's speed is 10 knots; it will cover 50 meters in approximately 9.70 sec.
2. Sample each thermistor, conductivity, and pressure sensor in the chain every half second. This defines the program time as QUNT: 62.
3. Sample the Loran, ship's speed, and ship's heading every 2 sec, thus L1(4, L2(4, SP(4, HEAD(4.
4. Conditional Output — Since the near-surface values of temperature and conductivity will fluctuate the most, it might be most desirable to set thresholds so that relatively large changes of temperature and salinity will be stored. However, deeper values will not change as significantly, so small incremental changes have more meaning and thus should be outputted and stored. Arbitrary values have been chosen and are shown in table 2.

Determination of Octal Constants to be Used in Testing — In order to test the variable it must be determined to what its unit value corresponds. This is found by dividing the range of the thermistor, pressure transducer, or other device by the precision of measurement; thus if the range of the thermistor is 20°C and the precision of measurement is 1 part in 2000, then each unit equals 0.01°C.

5. General Output Requirement

Every variable should be recorded on magnetic tape if the specified conditions are met.

Plot TO versus SO if it is recorded.

Type current meter data in decimal if it is recorded.

Punch TO, PO, and SO if they are recorded.

By outlining the problem, the investigator will have thresholds established for recording changes in the variables listed in tables 3, 4, and 5. Figure 5 shows the equipment needed to do the work.

TABLE 2 SUMMARY

Variable	Range	Precision	UNITY Corresponds to
Thermistor	20°C	1:2000	≅ .01°C
Pressure	100 meters	1:2000	≅ .05 meters
Conductivity	20‰	1:2000	≅ .01‰
Vane	360°	1:120	≅ 3°
Compass	360°	1:120	≅ 3°
Rotor			≅ 1 centimeter per second

TABLE 3 MULTIPLEXER A-D CONVERTER ASSIGNMENT  
(Data Originating in Thermistor Chain)

Depth in Meters	Thermistor Variable Name	Multiplexer Channel #	Record if Absolute Change of	Pressure Variable Name	Multiplexer Channel #	Record if Absolute Change of	Conductivity Variable Name	Multiplexer Channel #	Record if Absolute Change of
0	T0	(0)	.1°C	P0	(6)	.5 meter	S0	(14)	.05‰
10	T1	(1)	.07°C	P1	(7)	.5 meter	S1	(15)	.05‰
20	T2	(2)	.05°C	P2	(10)	.5 meter	S2	(16)	.04‰
30	T3	(3)	.03°C	P3	(11)	.3 meter	S3	(17)	.03‰
40	T4	(4)	.02°C	P4	(12)	.2 meter	S4	(20)	.02‰
50	T5	(5)	.01°C	P5	(13)	.1 meter	S5	(21)	.01‰

TABLE 4 SERIAL DATA INPUT BUFFER ASSIGNMENT  
(Data Originating in Moored Current Meter String)

	Vane Variable Name	Compass Variable Name	Record if	Rotor Variable Name	Record if
Current Meter 1	V1	C1	$V1 + C1 = 9^\circ$	R1	$R1 > 10$
Current Meter 2	V2	C2	$V2 + C2 = 6^\circ$	R2	$R2 > 10$
Current Meter 3	V3	C3	$V3 + C3 = 3^\circ$	R3	$R3 > 10$

TABLE 5 DIGITAL INPUT BUFFER  
ASSIGNMENT  
(Data Originating in Ship's Instrumentation)

	Variable Name	Time Multiple	Gray Code?
Loran Line	L1	(4	
Loran Line	L2	(4	
Ship's Speed	SP	(4	
Ship's Head	HEAD	↑4	yes

The program listing to sample these variables and record those which exceed the established thresholds is given below.

```

ADCV : T0(0), T1(1), T2(2), T3(3), T4(4), T5(5), P0(6),
        P1(7), P2(10), P3(11), P4(12), P5(13), S0(14), S1(15),
        S2(16), S3(17), S4(20), S5(21)
BUFR : V1, C1, R1, V2, C2, R2, V3, C3, R3
DGIN : L1(4, L2(4, SP(4, HEAD ↑4
QUNT : 62
FORM: 1, T0, T1, T2, T3, T4, T5, P0, P1, P2, P3,
        P4, P5, S0, S1, S2, S3, S4, S5
FORM: 2, T0, S0
FORM: 3, V1, C1, R1, V2, C2, R2, V3,
        C3, R3
FORM: 4, T0, P0, S0
FORM: 5, L1, L2, SP, HEAD, CLOK
        <5, DCTP, 22>
[    : OUTP(1, DCTP); OUTP(2, PLDT); OUTP(3, TYPE); OUTP(4, PNCH)
3    : IFEQ (V1 + C2), 3; GOTO 1
        IFEQ (V2 + C2), 2; GOTO 1
        IFEQ (V3 + C3), 1; GOTO 1
        IFLS R1, 12; IFLS R2, 12; IFLS R3, 12; GOTO 2

```

```

1 :   OUTPUT(3, TYPE)
2 :   IFLS (T0-@T0), 12; IFLS (P0-@P0), 12; IFLS (S0-@S0), 5;
   IFLS (T1-@T1), 7; IFLS (P1-@P1), 12; IFLS (S1-@S1), 5;
   IFLS (T2-@T2), 5; IFLS (P2-@P2), 2; IFLS (S2-@S2), 4;
   IFLS (T3-@T3), 3; IFLS (P3-@P3), 6; IFLS(S3-@S3), 3;
   IFLS (T4-@T4), 2; IFLS (P4-@P4), 4; IFLS (S4-@S4), 2;
   IFLS (T5-@T5), 2; IFLS (P5-@P5), 2; IFLS (S5-@S5), 1;
   GOTO 2
   :   OUTPUT(1, DCTP); OUTPUT(2, PLDT); OUTPUT(4, PNCH); GOTO 3
]
END

```




Figure 5. Equipment Configuration for Problem 2

## A BASIC PROGRAM FOR PULSE HEIGHT ANALYSIS

The problem of pulse height analysis is basic to the physicist. With this example, we will demonstrate the computer's ability to rapidly sense and analyze large numbers of events in real time. In this example, the pulses to be analyzed are generated by a charged-particle or gamma-ray detector that produces a stream of pulses proportional to the energies of the particles intercepted by the detector. If we write a computer program to sort and count the resulting pulses according to height, and then display the result, we will obtain the radioactive spectrum of the source, as shown in figure 6.




Figure 6. An Oscilloscope Photograph that Shows the Number of Nuclear Particles as a Function of Energy.

The first step in setting up the experiment is to construct a basic algorithm for the required computer program (figure 7). The computer continuously monitors the detector, waiting for output pulses. When a particle is detected, the program notes the amplitude of the resulting output pulse. The particle is then counted by incrementing a location in memory used to record the number of detected particles within that particular energy level. When a statistically significant number of particles are counted, the results are displayed on the oscilloscope.






Figure 7. Basic Algorithm for Pulse Height Analysis Experiment.

The algorithm shown in figure 7 becomes somewhat unsatisfactory when we consider that we are requiring computers capable of some 30,000 to 300,000 instructions a minute to wait for a detector that outputs pulses at irregular intervals. Could not this wasted time be put to better use? Say, to produce a continuous, dynamic display of the energy spectrum. The answer is yes — we need only connect the analog-to-digital converter to the computer interrupt line. Then, whenever a particle is detected, the computer program will be interrupted. The interruption is a signal to the program that the analog-to-digital converter should be read and the appropriate memory register incremented. At all other times, the program generates a continuous display of the radioactive source's energy spectrum.

The computer responds to the interrupting signal as follows:

1. the computer concludes the instruction being executed;
2. the location of the instruction that would normally be executed next by the main program (that is, the contents of the program counter) is stored in memory location 0;
3. the computer takes its next instruction from memory location 1.

Thus, the first instruction of any program responding to an interrupt signal must be placed in location 1. The interrupt-servicing program should also save the contents of the accumulator and any other active register that is to be used by the interrupt program before issuing any instructions that alter the contents of these registers. When the interrupt-servicing program is complete, the original contents of the accumulator must be restored, and an indirect jump through location 0 (JMP I 0) must be made to return control to the main routine at the point where the interruption occurred.

Figure 8 illustrates the equipment needed for the experiment. The particle detector generates a voltage proportional to the energy of the incident particle; this is converted to a binary number by the analog-to-digital converter. Conversely, two digital-to-analog converters are used to drive the X and Y deflection amplifiers of the display oscilloscope.




Figure 8. Block Diagram of Pulse Height Analysis Experiment.

## CONSTRUCTING THE DETAILED ALGORITHM

The pulse height analysis program, then, will consist of two separate and distinct routines: the display routine to provide the dynamic display, and the interrupt routine, which periodically interrupts the display routine to store new data. The flow charts for these routines are shown in figures 9 and 10, respectively.




Figure 9. Display Routine.




Figure 10. Interrupt Routine.

Note that the display program consists of two phases: the value initiation phase, and the display phase. In the initial phase, the table of memory locations used by the program to count the incident particles is cleared. In the display phase, the number of particles are displayed on the scope as a function of energy.

As a first step in clearing the table of particle-counting registers, we load the accumulator with the address of the first counter within the table and store this address in symbolic location YLOC. YLOC can then be used as a "pointer" to enable clearing of the first counter, as follows:

CLA	/CLEAR AC
TAD INI	/GET ADDRESS OF FIRST COUNTER
DCA YLOC	/STORE FOR USE AS POINTER
CLA	/CLEAR AC
DCA I YLOC	/CLEAR COUNTER

Similarly, by incrementing YLOC, we can clear the next counter in the table, and so on until all the counters are cleared.

The routine for displaying counter contents is equally simple: for each discrete energy level (X-axis position) the contents of the corresponding counter are displayed on the Y-axis, proceeding from the lowest selected energy level to the highest in a continuous, interruptible loop.

The task of the interrupt routine (figure 10) is to count each particle by incrementing the appropriate memory register. The simplest way to accomplish this is to let the pulse amplitude itself specify the address of the appropriate memory register. Thus, the address of the first counter (symbolic location INI) is added to the binary value of the pulse amplitude, and the sum is used as a pointer to locate and increment the desired register. The interrupt routine compares the resultant counter contents with an arbitrary maximum (full-scale) value — in this case, 1023.

The coding of the complete program — interrupt routine and main routine — is shown in table 6. Labels appended to boxes on the flow charts correspond to symbolic location names within the program to simplify the task of keying the flow charts to the program.

TABLE 6. COMPLETE PULSE HEIGHT ANALYSIS PROGRAM

---

```

PULSE HEIGHT ANALYSIS PROGRAM
/RECORDING NUMBER OF PARTICLES (P) AS A FUNCTION OF ENERGY (E).
/PLOTTING NUMBER OF PARTICLES (Y AXIS) VS. ENERGY (X AXIS).
/ DATA INPUT WRITING.
0000
0001      DCA STORE          /RESERVED FOR INTERRUPT.
          ADDR              /SAVE ACCUMULATOR.
          TAD INI           /READ ENERGY FROM ADC INTO AC.
          DCA TEMP         /OBTAIN P LOCATION BY ADDING.
                          /ADDRESS OF FIRST COUNTER.
                          /STORE P LOCATION FOR INDIRECT
                          ADDRESSING.
          ISZ I TEMP
          JMP RESET
          HLT
/RESET AND RETURN
RESET     CLA                /CLEAR AND
          TAD STORE         /RESTORE AC.
          ION               /TURN ON INTERRUPT.
          JMP I O           /RETURN TO DISPLAY.
/CLEAR ROUTINE
START,   IOF                /TURN OFF INTERRUPT.
          CLA                /CLEAR AC.
          TAD INI           /GET ADDRESS OF FIRST COUNTER.
          DCA YLOC         /DEPOSIT FOR INDIRECT ADDRESSING.
/CLEAR REGISTERS
CLEAR    CLA                /CLEAR AC.
          DCA I YLOC       /CLEAR COUNTER
/ADVANCE ADDRESS
INCY     TAD YLOC           /READ ADDRESS.
          IAC              /INCREMENT ADDRESS.
          DCA YLOC         /DEPOSIT ADDRESS FOR NEXT LOOP.
/CHECK FOR COMPLETION AND LOOP OR ADVANCE
ENDAD    TAD YLOC           /READ ADDRESS.

```

	TAD MMAX	/SUBTRACT MAXIMUM VALUE OF Y LOCATION.
	SZA	/IS IT ZERO?
	JMP CLEAR	/IF NO, CLEAR NEXT COUNTER.
	ION	/IF YES, TURN ON INTERRUPT.
/DISPLAY ROUTINE		
BEGIN,	CLA	/CLEAR AC.
	TAD X	/LOAD AC WITH ENERGY RANGE.
	DXL	/DISPLAY ON X AXIS
	TAD INI	/COMPUTE Y LOCATION FOR INDIRECT ADDRESSING.
	DCA YLOC	/STORE FOR INDIRECT ADDRESSING.
	TAD I YLOC	/READ NUMBER OF PARTICLES.
	DYS	/DISPLAY ON Y AXIS AND INTENSIFY.
/ADVANCE ADDRESS		
INCX	CLA	/CLEAR AC.
	TAD X	/READ ENERGY.
	IAC	/INCREMENT ENERGY.
	DCA X	/DEPOSIT NEXT ENERGY.
/CHECK FOR FULL SCALE		
COMPE	TAD X	/READ NEW ENERGY.
	TAD MEMAX	/SUBTRACT E MAXIMUM.
	SZA	/IS IT ZERO?
	JMP BEGIN	/IF NO DISPLAY NEXT POINT.
	DCA X	/IF YES, SET ENERGY = 0
	JMP BEGIN	/JUMP TO DISPLAY FIRST POINT
/LIST OF CONSTANTS		
STORE,	0	/STORAGE REGISTER FOR AC DURING /INPUT ROUTINE.
INI	1000	/LOCATION OF INITIAL DATA REGISTER.
TEMP,	0	/TEMP. STORAGE FOR ADDRESS OF P.
MFS,	-1023	/MINUS FULL SCALE.
YLOC,	0	/TEMP. STORAGE FOR ADDRESS OF Y.
MMAX,	-2024	/MINUS (MAXIMUM Y LOCATION +1)
X,	0	/X
MEMAY,	-1024	/MINUS (E MAXIMUM +1)

## A PROGRAM TO GENERATE AND DISPLAY A TIME-INTERVAL HISTOGRAM

The time-interval histogram generated and displayed by a computer has become an important biomedical tool in the analysis of neuroelectric and cardiovascular data. The post-stimulus time histogram, for example, is an effective means of revealing the response patterns elicited by controlled experimental stimuli. In brief, it provides an estimate of the relative firing rates of a single unit in successive intervals of time following the presentation of a stimulus.

Another example of the value of the time-interval histogram is in the study of heart action. From the standpoint of the computer, cardiovascular research has much in common with neurophysiological research. The basic data is often a time-voltage function produced by the system under study. Perturbations in the rhythmic activity of the heart may be detectable, and quantifiable, in distributions of interbeat intervals derived from the EKG.

Digital has pioneered in the development of computer applications for biomedical research. The most popular Digital computer for these applications is the LINC-8, specifically designed for the research laboratory. The LINC-8 combines, in a single, self-contained system, all the features of the standard PDP-8 computer, plus the unusual man-machine communication capability of the LINC (Laboratory Instrument Computer). The LINC section includes an oscilloscope display, analog-to-digital converter, mass storage through LINC-tape, relay register, and an instruction repertoire that greatly enhances man-machine communication. The basic LINC computer was developed by the Massachusetts Institute of Technology, supported by grants from the National Institute of Health and the National Aeronautics and Space Administration.\*

The LINC-8 operates in one of two modes. In one mode, it operates as a standard PDP-8 computer. In the other mode, it operates as a LINC, having certain special input-output and speed characteristics, but otherwise functionally identical to the original LINC. In the following discussion, you will be introduced to some of the basic concepts of programming for the LINC.

### LINC MODE PROGRAMMING

As you learned from the previous example of pulse height analysis, the sampling and display of on-line data requires a substantial number of instructions when a conventional computer such as the PDP-8 is used. The LINC-8 greatly simplifies such programming tasks. For example, the single instruction

`SAM n`

will cause analog channel *n* to be sampled, the voltage to be converted to a binary number, and deposited in the accumulator. Again, the single instruction

`DIS n`

will cause a spot to be displayed and intensified on the scope. The horizontal

\*See the LINC-8 Users Handbook for detailed information about this computer.

coordinate of the spot will be obtained from the nine rightmost bits of the word at location n, and the vertical coordinate of the spot will be obtained from the nine rightmost bits of the word in the accumulator. If an "i" bit is included in the instruction thusly,

**DIS i n**

the contents of location n will be incremented by one ("indexed") before the spot is brightened. Of course, the indexing will also increase the horizontal coordinate by one. Which suggests a convenient way to get a horizontal trace across the scope.

The following brief program will display a continuous horizontal line through the middle of the scope (display coordinate = 0) via display channel 0. Memory addresses and instruction codes are shown both in symbolic code and as absolute octal values.

Memory Address	Memory Contents		Comments
	Symbolic	Octal	
5	0	0000	Horizontal Coordinate location
.	.	.	
.	.	.	
.	.	.	
START → 20	CLR	0011	Clear accumulator (Set Vert. Coord. = 0)
21	DIS i 5	0165	Increment horizontal coordinate, and display spot
22	JMP 20	6020	Repeat indefinitely to obtain trace.

Now let's try something a trifle more ambitious and practical — say, a dynamic display of a voltage waveform hooked up to one of the LINC input channels. The following program continuously displays the input from channel 12 until the operator strikes a key.



Memory Address	Memory Content		Comments
	Symbolic	Octal	
1	0	0000	Horizontal Coordinate location
.	.	.	
.	.	.	
.	.	.	
START → 20	SAM 12	0112	Sample line 12 (i.e., Vert. Coord. to accumulator)
21	DIS i 1	0161	Increment Horiz. Coord. and display spot
22	KST	0415	Skip next instruction if key has been struck
23	JMP 20	6020	Key not struck; continue sampling and displaying
24	HLT	0000	Key struck; halt

Thus, the LINC-8 is in very close touch with the "outside world" through its very communicative instructions, which sample input channels, display data, and respond readily to operator commands, through console switches and other controls. LINC programming is somewhat more complex than other 12-bit computers since LINC addressing and control schemes are so much more flexible and extensive. However, the versatility and power of the LINC language should prove to be an ample reward for the additional investment of learning time.

Before describing the time-interval histogram program, it will be necessary to discuss in detail certain LINC instructions. In particular, we will define the formation of the "effective address," and the function of the SET instruction.

The "effective address" of a memory reference instruction is defined as the actual address referred to by the instruction after all address modification and indirect addressing operations have been completed. (Recall that these operations were discussed earlier in the primer.) The LINC uses the *i* bit in conjunction with location 1-17<sub>8</sub> of memory to specify effective addresses for so-called "index class" memory reference instructions. A typical index class memory reference instruction, "load the accumulator" (LDA) has the general form

LDA *i* B

where *i* = 1 or 0, and B equals value between 0 and 17. If either *i* or B is to be set to zero, it is simply omitted from the symbolic code. If B is to be non-zero, the value must be specified. According to the values assumed by *i* and B, LINC

assigns the effective address of an index class memory reference instruction as follows:

i (Bit 7)	B (Bits 8-11)	Location of Effective Address
0	0	The contents of bits 1-11 of the register immediately following the instruction.
1	0	The address of the register immediately following the instruction. (The operand itself appears in this register.)
0	1-17 <sub>8</sub>	The contents of bits 1-11 of register B
1	1-17 <sub>8</sub>	The contents, incremented by 1, of bits 1-11 of register B

The SET instruction as the form

SET i a

C

and always occupies two consecutive memory locations. As LINC fetches sequential memory instructions, it always skips the second location. If the *i* bit of the SET instruction equals zero, LINC replaces the contents of the register at memory location "a" with the contents of the register at memory location C. If the *i* bit of the SET instruction equals one, LINC replaces the contents of the register at memory location "a" with the value C.

We will build our time interval histogram program out of a series of subroutines, each of these subroutines does a specific function (accept data, display a point in a histogram, clear storage areas to start a new histogram, etc.). It is important therefore to understand how these subroutines can be called into play and how they can return control to the correct place in the main program. This is accomplished through the JMP instruction. Whenever JMP instruction is executed, a  $JMP P + 1$  (where P is contents of the program counter) is inserted into location 0. Thus, when we execute JMP 2C, a  $JMP (P + 1)$  or JMP 3H is inserted into location  $\phi$ , to exit from the initialization subroutine, then a JMP  $\phi$  is executed and control reverts to location 0. Since location 0 contains a JMP 3H instruction, the program then goes to symbolic location 3H in the main program. Note that when the initialization subroutine is entered from the display subroutine (after results of all bins have been displayed), the JMP 0 in this case reverts to location  $4H + 1$  since the last JMP executed was from 4H. In a similar manner, all JMP 0 instructions in this sample program provide a return to the main program.

## THE TIME-INTERVAL HISTOGRAM PROGRAM

This program shows you how to use the LINC to accumulate a frequency distribution of time between events (the occurrence of a pulse) and to continuously display the distribution as an interval histogram. When an acceptable sample is detected, LINC records the event by incrementing a location in memory, called a "bin", that records the number of samples within the corresponding "class interval" or frequency range. Five hundred and twelve bins are used to accumulate the occurrence of up to 512 separate time intervals. Suppose that we have a histogram with four horizontal graduates or bins of 1-millisecond intervals as shown in figure 11.




Figure 11. Four 1-Millisecond Interval Bins

When recording the time interval of pulses (events), for all pulse intervals that occur between 0 and 1 millisecond, a one will be added to bin 1; for intervals of 1 to 2 milliseconds, a one will be added to bin 2, etc. If a pulse train (figure 12) were monitored over a period of time, a histogram of the pulse train would be as shown in figure 13.




Figure 12. Pulse Train

3-




Figure 13. Pulse Train Histogram

Since there are two 0.9-millisecond pulse intervals that fall within the 0 to 1 ms interval, a vertical bar length of two is recorded for bin 1. Similarly, vertical bar lengths of 1, 2, and 1 are recorded for bins 2 through 4, respectively. The foregoing histogram provides a foundation for further perusal of the histogram generating program developed for the LINC-8 programming example. We will retain the bin widths of 1 ms for this example.

We will also use external clock circuitry (external to the LINC-8 equipment, but connected to the LINC-8 as an input/output device) to detect the event and record the time interval. The clock is a digital counter with input detection circuits. An input event stops the digital counter and sets a flip-flop to "flag" the occurrence of an event. The program tests for the occurrence of the event by using a "Skip on External Level" instruction to sense the flag. The program reads the digital counter into the accumulator and resets the flip-flop and the digital counter to 0. The digital counter then starts counting for the next event.

Now let us examine the data collection subroutine which will classify the events into bins of 1 ms intervals. Our histogram will contain 512 bins, hence a classification range of 0-511 ms. (Overflows stop the counter so that **all** intervals greater than 511 ms would increment bin 512 by 1 to indicate the overflow condition.) We will refer to both the flow diagram (figure 14) and subroutine listing for the explanation of the data collection subroutine.





Figure 14. Data Collection Subroutine

## DATA COLLECTION SUBROUTINE

```

#1A  SXL  0    /IS THERE AN EVENT
      JMP  0    /NO; EXIT
      OPR  0    /YES; READ AND RESET CLOCK
      ADD  1C   /SET UP ADDRESS FOR INCREMENTING
      STC  1B   /TEMPORARILY STORE ADDRESS OF BIN TO BE
                INCREMENTED
      LDA  i    /ONE TO ACCUMULATOR
      1
      ADM                /INCREMENT APPROPRIATE BIN
#1B  0    /ADDRESS OF BIN TO BE INCREMENTED STORED HERE
      JMP  0    /EXIT
  
```

The external clock is connected to the LINC-8 computer via the I/O bus and the clock flip-flop is connected to LINC external line  $\phi$ . Thus, the first instruction in the data collection subroutine, (SXL  $\phi$ ) senses line  $\phi$  and skips the next instruction if an event occurred; if the event did not occur, the next instruction JMP  $\phi$  is executed causing control to exit from this subroutine. Assuming an event occurred, we go to the OPR  $\phi^*$  instruction which reads the external clock and resets the clock so that it starts recording time for the next interval. After the execution of OPR  $\phi$  the clock reading is held in the LINC accumulator. The next instruction, ADD 1C, adds 400 to the accumulator which has the clock reading and then stores the results into symbolic location 1B. Let us digress a moment to see the significance of this.




---

\* The OPR instruction is executed by the PDP-8 section of the LINC-8 computer; when the LINC detects the OPR instruction, it alerts the PDP-8 computer via computer interrupt. The PDP-8 executes the instruction through a PDP-8 subroutine that reads the clock, resets the clock and flag, and transfers the clock reading to the LINC accumulator. To the LINC programmer, it appears that the LINC executed the instruction.

If we let location 400 be the address of bin 1, and 401 bin 2, etc., then by adding 400 to the clock reading and storing the results into symbolic location #1B, location #1B contains the address of the appropriate bin.

Going back to the subroutine, the next instructions add one to the addressed bin and control exists. Hence, if the time-interval read from the clock was 2.1 ms, then location #1B would address 402 or bin 3, and bin 3 is incremented by one. Note that each entry into the data collection subroutine processes only one event (if it occurs). If we connect the subroutines so that we continually loop through the data collection subroutine, we will accumulate data counts for those bins corresponding to the number of pulse interval detections. For example, over a period of time, 5 events of 3.5 ms were detected, then bin 4 (location 405), which holds the 3-4 ms intervals, contains a 5.

Suppose we let the data collection subroutine collect data over a period of time and then in some manner terminate the subroutine. We, in effect, have our histogram stored in locations 400-1377<sub>8</sub>. Now, we want to display our histogram. The display subroutine will accomplish this.

Let us first examine the display initialization subroutine (Figure 15) which sets up the display subroutine. The SET i 1 and 400 instruction combination sets index register 1 to a value of 400. Similarly, index register 2 is set to 0 so that the histogram display starts at the left side of the CRT at a horizontal coordinate of 000. The LDA 1 instruction loads the accumulator with the content of memory location 400 which contains the count of bin 1 (the height of the bar to be displayed). To this height we add -377, so that the vertical display will start at the bottom of the CRT. The height is then stored in symbolic location 2B.




Figure 15. Display and Display Initialization Subroutines

## POINT DISPLAY OF HISTOGRAM SUBROUTINE

```

2A  LDA          /VERTICAL COUNT TO ACCUMULATOR
    2B
    DIS 3       /GENERATE DISPLAY
    ADA i       /SUBTRACT 4 FROM ACCUMULATOR
    -4
    STA          /STORE VERTICAL COORDINATE FOR NEXT DISPLAY
    2B
    ADA i       /ACCUMULATOR WILL BE NEGATIVE IF NEXT DIS-
    377         /PLAY IS BELOW BOTTOM EDGE OF SCOPE
    APO i       /SKIP IF ACCUMULATOR NEGATIVE POINT IS BE-
                /LOW BOTTOM EDGE OF SCOPE

    JMP 0       /NO; EXIT
    LDA i 1     /LOAD COUNT OF VERTICAL COORDINATE FOR
                /NEXT BIN

    STA i       /AND STORE IN 2B
2B  0000
    CLR          /CLEAR ACCUMULATOR
    XSK i 3     /MOVE HORIZONTAL COORDINATE
    XSK i 2     /HAVE ALL BINS BEEN DISPLAYED?
    JMP 0       /NO; EXIT

Display Initialization Subroutine
2C  SET i 1     /SET INITIAL TABLE ADDRESS
1C  400         /DATA BEGINS IN 400
    SET i 2     /SET COUNTER FOR 512 BINS
    -1000
    LDA 1       /LOAD COUNT FOR FIRST BIN
    ADA i       /BIN COUNTS DISPLAYED FROM BOTTOM OF SCOPE
    -377
    STC 2B     /LOAD VERTICAL COORDINATE
    SET i 3     /SET HORIZONTAL COORDINATE
    0
    JMP 0       /EXIT

```

The display subroutine has been set up by the display initialization subroutine so that it starts with bin 1 or location 400. Upon entry into the display subroutine at symbolic location #2A, we load the accumulator with the vertical coordinate of the first bin. The DIS 3 instruction is issued to generate a display; the DIS 3 instruction takes the vertical coordinate from the accumulator and horizontal coordinate from index register 3 which was initially set to equal 0, thus an intensified spot appears at a CRT horizontal coordinate of 000 with the vertical coordinate as specified by the content of bin 1.

Next, we subtract 4 from the vertical coordinate. This causes the display subroutine to skip 4 vertical CRT coordinate positions between points in the vertical bar for each entry into the subroutine. This reduces the overall display program time required to display a complete histogram. This is not detrimental to the display since the bar appears to be continuous.

It should be noted that since the maximum vertical coordinate is +377 and the vertical coordinates of the histogram are obtained by incrementing a memory location, if the data collection subroutine obtains a count in excess of 777<sub>8</sub> for any bin, the display will show a full length line independent of how much in excess the count in that bin was.



We next test to see if the complete bar of the histogram has been displayed. This is accomplished by adding 377 to the vertical coordinates. If the vertical coordinate is in the interval  $-377$  to  $377$ , a negative number results from the addition (i.e., if the vertical coordinate is below the bottom line, the result of the addition is negative). Therefore the APO  $i$  senses for a positive accumulator; if positive, we exit from the subroutine and re-enter later to complete the present vertical bar. If negative, we have completed the vertical bar and must go to the next bin to obtain the vertical coordinate of that bin. This is accomplished by the LDA  $i$  1 which indexes (since  $i = 1$ ) location 1 to a value of 401 (the second bin) and then loads the accumulator with the content of 401, the vertical coordinate of the second bin. This coordinate is stored in location #2B which is used by display subroutine to obtain the vertical coordinate. We must now increment the horizontal display coordinate; this is accomplished by the XSK  $i$  3 which increments location 3 (the horizontal coordinate). To test for the end of the histogram, the routine executes an XSK  $i$  2 which adds 1 to location 2, skips the next instruction if bits 2 thru 11 of location 2 equal  $1777_8$ . If all bins have not been displayed, we will not skip; therefore, we exit. If all bins have been displayed location 2 (bits 2 thru 11) contains  $1777_8$  and we skip the next instruction and enter the display initialization routine to initialize the display routine so that we can redisplay the histogram.

We have not discussed the core initialization subroutine (Figure 16); This subroutine serves to clear all bins in core memory so that a new histogram may be accumulated and stored. This is accomplished by setting index register 1 (memory location 1) to 377 and index register 2 to  $-1000$  (the octal number of bins in the histogram), the accumulator is cleared. The STA  $i$  1 instruction increments the content of index register 1 (the first increment is to 400, the start of our histogram), and then stores a zero into the addressed location. We loop through this routine until index register 2 contains  $1777_8$ ; we then return to the main program.

We next test to see if the complete bar of the histogram has been displayed. This is accomplished by adding 377 to the vertical coordinates. If the vertical coordinate is in the interval  $-377$  to  $377$ , a negative number results from the addition (i.e., if the vertical coordinate is below the bottom line, the result of the addition is negative). Therefore the APO  $i$  senses for a positive accumulator; if positive, we exit from the subroutine and re-enter later to complete the present vertical bar. If negative, we have completed the vertical bar and must go to the next bin to obtain the vertical coordinate of that bin. This is accomplished by the LDA  $i$  1 which indexes (since  $i = 1$ ) location 1 to a value of 401 (the second bin) and then loads the accumulator with the content of 401, the vertical coordinate of the second bin. This coordinate is stored in location #2B which is used by display subroutine to obtain the vertical coordinate. We must now increment the horizontal display coordinate; this is accomplished by the XSK  $i$  3 which increments location 3 (the horizontal coordinate). To test for the end of the histogram the routine executes an XSK  $i$  2 which adds 1 to location 2 skips the next instruction if bits 2 thru 11 of location 2 equal  $1777_8$ . If all bins have not been displayed, we will not skip; therefore, we exit. If all bins have been displayed, location 2 (bits 2 thru 11) contains  $1777_8$  and we skip the next instruction and enter the display initialization routine to initialize the display routine so that we can redisplay the histogram.

We have not discussed the core initialization subroutine (Figure 16); This subroutine serves to clear all bins in core memory so that a new histogram may be accumulated and stored. This is accomplished by setting index register 1

(memory location 1) to 377 and index register 2 to  $-1000$ . (The octal number of bins in the histogram). The accumulator is cleared. The STA i 1 instruction increments the content of index register 1 (the first increment is to 400, the start of our histogram and then stores a zero into the addressed location. We loop through this routine until index register 2 contains 1777; we then return to the main program.

We have now seen how to accumulate data for the histogram, display the histogram, and initialize core storage for the data collection and histogram display. Now we will combine all these subroutines with a main program which calls for these routines under manual control of the sense switches. (The sense switches are front panel controls which the program can sense via the SNS instruction to change the programming sequence). From Figure 17, we see that after starting, we enter subroutines that initialize the data collection and display subroutines. Assuming sense switch 1 is in down position, we loop through the "accumulate data" and "display" subroutines. This loop permits us to accumulate data for this histogram, with an apparently concurrent display of the generated histogram. When enough data has been collected, we can terminate the data collection by setting sense switch  $\phi$  to the up position. We can continue displaying the histogram by leaving sense switch 1 in the down position. When we want to generate a new histogram, we set both sense switches 0 and 1 to the up position so that we enter 1H to clear out the old histogram from core memory and to initialize the display subroutine. We then set sense switch 1 down and  $\phi$  down so that we loop through the "accumulate data" subroutine.

#### CORE INITIALIZATION SUBROUTINE

1Z	SET i 1 377	/INITIALIZE POINTER TO FIRST LOCATION OF HISTOGRAM
	SET i 2 -1000	/SET NUMBER OF BINS /1000 <sub>8</sub> = 512 <sub>10</sub>
	CLR	/CLEAR ACCUMULATOR
	STA i 1	/CLEAR NEXT BIN
	XSK i 2	/ADD 1 TO LOCATION 2; SKIP WHEN CONTENTS OF LOCATION 2 $\geq 1777_8$ (BITS 2 THROUGH 11)
	JMP p-2	/JUMP BACKWARD TWO LOCATIONS (CONTINUE CLEARING)
	JMP 2H.	/RETURN TO MAIN PROGRAM TO SETUP DISPLAY COUNTERS AND POINTERS




Figure 16. Core Initialization Subroutine

# MAIN PROGRAM — TIME INTERVAL HISTOGRAM

```

1H  JMP 1Z      /CLEAR TABLES
2H  JMP 2C      /SET UP COUNTERS AND POINTERS
3H  JMP 1A      /GET DATA
4H  JMP 2A      /DISPLAY ONE DATA POINT
    SNS 0      /SKIP IF SENSE SWITCH 0 IS UP
    JMP 3H      /GET NEXT POINT
    SNS 1      /SKIP IF SENSE SWITCH 1 IS UP
    JMP 4H      /STATIC DISPLAY SELECTED
    JMP 1H      /0 AND 1 UP; RESTART
  
```




Figure 17. Main Program

## COMPUTER-DIRECTED PROCESS CONTROL TECHNIQUES

Among the most rapidly developing applications of digital computers are those requiring automatic control of machines and processes. In industrial process control, for example, digital computers are displacing conventional analog controllers and other components of conventional control loops with ever-increasing frequency.

Before we explore the techniques of computer-directed process control, let's examine the characteristics of the conventional process control loop. Figure 18 shows such a system for controlling a single process-variable. The measured process-variable signal (pressure, temperature, flow, etc.) is compared to the value entered by the operator to determine the magnitude and direction of the error. The error signal then serves as input to a small, special-purpose analog device or controller. The controller calculates the valve position that will reduce the steady-state error to zero.

The equations solved by the controller will usually be one of the following forms:

Valve position =  $K_0 + K_1e$  (proportional control P)

Valve position =  $K_0 + K_1e + K_2 \int_0^t e dt$  (proportional integral control PI)

Valve position =  $K_0 + K_1e + K_2 \int_0^t e dt + K_3 (de/dt)$  (proportional derivative control PID)

Where  $K_0$  = initial valve position

$K_1$  = proportional-term adjustment

$K_2$  = integral term adjustment

$K_3$  = derivative term adjustment

$e$  = error (i.e., measured variable — set point)




Figure 18. Single Process-Variable System

The adjustment terms ( $K_0$ ,  $K_1$ ,  $K_2$ , and  $K_3$ ) permit adaptation of the control loop to a broad range of processes having different control characteristics. By varying the adjustment terms, the controller can be "tuned" to the process characteristics. Since each controller solves only a single loop equation, large conventional process control systems require a correspondingly large number of controllers. The control engineer must choose the equation, and thus the controller, which best fits the process. Once an analog controller has been installed, an equipment change is required if process characteristics change significantly.

Now let us examine a process control system directed by a digital computer such as the PDP-8 (figure 19). In this system, the control loop variables are applied to a single multiplexer, permitting the computer to monitor all variables within the system on a time-shared basis. The control loop algorithms are solved by computer subroutines instead of analog controllers. The subroutines compute the required error signals, which are converted to analog voltage swings and multiplexed to the appropriate valve-positioning device.

You can readily see some of the advantages of digital computer control over the conventional analog controller: to change the control algorithm, you have only to change parameters within the computer program; a costly and time-consuming redesign of the equipment is not required. To increase the number of control loops, you need add only a transducer and actuator or control valve for each additional loop. Addition of such features as limit checking of valve positioning to prevent damage can easily be effected, since the program can be written to clamp the error signal to specified limits before sending it the valve positioning device. Changes of tuning adjustments, alarm limits, and set points can easily be accomplished with conventional computer input devices such as typewriters. In most cases, however, these inputs will be channeled through a specially designed operator console.




Figure 19. Computer-Directed System

Although digital computers have been in use in process control for over a decade, their inclusion as the computational element in the control loop (direct digital control) is a comparatively recent phenomenon. The early computers in process applications operated at a speed of about one thousand operations per second. Computers of this speed are presently guiding the operations of chemical plants and refineries, starting up power plants, and replacing conventional controls in case of failures. These machines made no attempt to compete with standard controls; the amount of computer time required would have produced too severe a drain on the computational capacity of the system. These systems justified their existence in process control by performing functions of which standard analog controls were incapable.

Today, computers such as the PDP-8 operate at speeds which are more than sufficient to provide direct digital control for every loop in a typical process control system. Moreover, as the speed has increased the price of computers has decreased, so that today a redundant two-computer PDP-8 system costs about the same as an earlier single-computer system.

## A PROCESS CONTROL SYSTEM USING DIRECT DIGITAL CONTROL

To achieve direct digital control of all loops within a process system such as the one shown in figure 19, we require an "executive" program which will sequentially scan or monitor the field points (measured variables). Let's examine, to begin with, the over-simplified executive control program of figure 20. Here, a program called the level executor supervises the allocation of processing time to the various programs and subroutines that scan the measured variables, effect the required control loop computations, service operator requests, and output timely messages to assist him in his control decisions. Transfer of control between major system programs is accomplished as follows. A program sets a request for entry into another program, then transfers control to the level executor. The level executor either grants the transfer

request immediately, or places it in a "queue" for later servicing, depending upon the relative priorities of the program in progress and the requested program.

Typically, a real-time clock is used to initiate the scanning of the measured variables, or "field points." The interrupt handler program services the real-time clock interrupt by requesting entry into the scan initiation and multiplexing (SCAN) level program. SCAN directs the hardware multiplexer to start multiplexing the field points.

When the multiplexer has obtained the field point reading, it generates an interrupt to reenter SCAN. When reentered, SCAN linearizes the field point reading. If the point is outside specified limits, SCAN requests entry into the message compiler and output program to output the alarm message to the control process operator. SCAN then requests entry into the algorithm processor (ALGO), and initiates multiplexing of the next field point. Using the previously acquired point reading, ALGO computes the error signal and requests entry into the Output Driver program to provide the output to the processing system.

The operator console handler enables the operator to change parameters for control computations and field points, such as set points and alarm limits.




Figure 20. Process Control Software System

It is useful to divide the several system programs into four priority levels, as follows. To the first (highest) priority level, we assign the programs that perform the principal functions of the conventional analog controller; i.e., field point scanning and error signal output. To the second priority level, we assign such functions as error signal computation. The lower two priority levels perform such functions as message output and servicing operator requests. Processing time for lower level programs is normally allocated during "wait" periods, as, for example, when the program is waiting for the multiplexer to return the measured variable.



## TIMING THE POINT-SCANNING PROCESS

One of the principal differences between direct digital control and analog control is that the analog controller continuously monitors the process-variable, while in direct digital control systems, the process-variable is monitored periodically. Thus, the control engineer is required to determine how frequently the control loop should be monitored. When this parameter has been established, it is used to set the real-time clock, which periodically interrupts the computer and initiates a timing program.

The timing program initiates the scanning of all field points through a sequencing program (SEQ). The timing program also schedules execution of the other time-based level programs, as shown in figure 21. Note that since the timing program is initiated periodically, it is a simple matter to implement a time-of-day clock. The time-of-day clock may be used for logging and data collecting operations. For example, if an alarm condition occurs, the alarm message generated on the output typewriter can log the time of occurrence by referencing the time-of-day clock.




Figure 21. The Timing Program

## Sequencing and Multiplexing the Point-Scanning Process

The point-scanning process (figure 22) is initiated by a sequencing program (SEQ). SEQ maintains a list or table of all points to be scanned. The table describes such parameters as its point number or multiplexer address. To sequentially select field points for multiplexing, a pointer cell is used to indicate the present field point being processed. The pointer is initialized to point to the first word in the list of field points. The table is completely scanned each period of the real-time clock. SEQ obtains the multiplexer address of the point being processed, inserts the address into a location or "slot" within the Multiplexer program (MPXR), then increments the pointer so that on the next entry into SEQ, the next pointer will be processed. SEQ then requests entry into MPXR to obtain the measurement.




Figure 22. Point-Scanning Process

The multiplexer program sets up the hardware multiplexer to obtain the measurement, then transfers control to the level executor. When the multiplexer hardware has obtained the measurement, an interrupt is generated, and the measurement is set into MPXR. MPXR then recalls the program that requested the measurement. However, when SEQ is the requesting program, control is transferred to the Algorithm Processor.

## PROCESSING THE ALGORITHM

The algorithm processor (figure 23) solves the basic proportional, rate, and reset control equations shown earlier in this discussion.




Figure 23. Algorithm Processor

Moreover, feed-forward and combination systems can be used more widely, since the only elements which must be added to the system are transducers and mathematical expressions. In brief, computer control of processes enables you to engineer the control system, rather than requiring you to select an alternative solution from among the available analog devices.

However, we cannot solve the equations for the proportional, proportional integral, and proportional derivative (P, PI, and PID) algorithms in as straightforward a manner as the analog controller, since the computer can only add or subtract. Since the terms of the P and PI equations also appear in the PID algorithm, we will show the implementation of the PID algorithm for direct digital control. The PID algorithm is defined as:

$$P = K_1 e + K_2 \int dt + K_3 \frac{de}{dt} \quad (1)$$

where P represents the steady state value position and e the steady state error, which is the difference between set point and measurement.

Since we monitor the field points at discrete intervals of time ( $\Delta t$ ), we can represent the PIP equation as follows:

$$\frac{\Delta p}{\Delta t} = K_1 \frac{\Delta e}{\Delta t} + K_2 e + K_3 \frac{\Delta \left( \frac{\Delta e}{\Delta t} \right)}{\Delta t} \quad (2)$$

Where  $\Delta t$  is the sampling interval and  $\Delta e$  is the difference between e signals from present sampling and the previous sampling period.

Equation (2) can be reduced to:

$$\Delta p = K_1 \Delta e + K_2 \Delta t e + \frac{K_3}{\Delta t} \Delta(\Delta e) \quad (3)$$

where  $\Delta(\Delta e)$  is the second order change in error signal, i.e.

$$\Delta(\Delta e) = (\Delta e)_n - (\Delta e)_{n-1}$$

Equation (3) represents PID equation in a form that can be computed by the program. Note that the  $K_2 \Delta t$ , and  $\frac{K_3}{\Delta t}$  terms can be considered constants since we know the sampling interval  $\Delta t$ . From equation (3) the P and PI equations are as follows:

$$P \text{ algorithm} = \Delta P = \underline{K_1} \Delta e \quad (4)$$

$$PI \text{ algorithm} = \Delta P = K_1 \Delta e + K_2 \Delta t e \quad (5)$$

Now we have the P, PI, and PID equations in forms that are readily resolved by the computer. Furthermore, since the terms are common for all three, we can use one routine (figure 27) to calculate the algorithms for all control loops in the system. The constants for the control loops are stored in each

control loops respective table entries.

As shown in figure 27, the P algorithm is calculated first since its term appears in all three algorithms; hence, if the loop requires PI control, the  $K_1\Delta e$  term is computed and added to the  $K_2\Delta te$  term; if the control loop requires P control, the  $K_2\Delta te$  and  $\frac{K_3}{\Delta t} \Delta^{(\Delta e)}$  calculations are by passed.

**PART III: FAMILY-OF-EIGHT USERS HANDBOOKS**

**PDP-8 USERS HANDBOOK**






Figure 1 Typical PDP-8 in Table Top Configuration

# CHAPTER 1

## SYSTEM INTRODUCTION

The Digital Equipment Corporation Programmed Data Processor-8 (PDP-8) is a small-scale general-purpose computer. The PDP-8 is a one-address, fixed word length, parallel computer using 12 bit, two's complement arithmetic. Cycle time of the 4096-word random-address magnetic-core memory is 1.5 microseconds. Standard features of the system include indirect addressing and facilities for instruction skipping and program interruption as functions of input-output device conditions.

The 1.5-microsecond cycle time of the machine provides a computation rate of 333,333 additions per second. Addition is performed in 3.0 microseconds (with one number in the accumulator) and subtraction is performed in 6.0 microseconds (with the subtrahend in the accumulator). Multiplication is performed in approximately 315 microseconds by a subroutine that operates on two signed 12-bit numbers to produce a 24-bit product, leaving the 12 most significant bits in the accumulator. Division of two signed 12-bit numbers is performed in approximately 444 microseconds by a subroutine that produces a 12-bit quotient in the accumulator and a 12-bit remainder in core memory. Similar multiplication and division operations are performed by means of the optional extended arithmetic element in approximately 15 and 30 microseconds, respectively.

Flexible, high-capacity, input-output capabilities of the computer allow it to operate a variety of peripheral equipment. In addition to standard Teletype and perforated tape equipment, the system is capable of operating in conjunction with a number of optional devices such as high-speed perforated tape readers and punches, card equipment, a line printer, analog-to-digital converters, cathode-ray-tube displays, magnetic drum systems, and magnetic-tape equipment. Equipment of special design is easily adapted for connection into the PDP-8 system. The computer is not modified with the addition of peripheral devices.

PDP-8 is completely self-contained, requiring no special power sources or environmental conditions. A single source of 115-volt, 60-cycle, single-phase power is required to operate the machine. Internal power supplies produce all of the operating voltages required. FLIP CHIP modules utilizing hybrid silicon circuits and built-in provisions for marginal checking insure reliable operation in ambient temperatures between 32 and 130 degrees Fahrenheit.

## **COMPUTER ORGANIZATION**

The PDP-8 system is organized into a processor, core memory, and input/output equipment and facilities. All arithmetic, logic, and system control operations of the standard PDP-8 are performed by the processor. Permanent (longer than one instruction time) local information storage and retrieval operations are performed by the core memory. The memory is continuously cycling, automatically performing a read and write operation during each computer cycle. Input and output address and data buffering for the core memory is performed by registers of the processor, and operation of the memory is under control of timing signals produced by the processor. Due to the close relationship of operations performed by the processor and the core memory, these two elements are described together in this chapter of this handbook.



Interface circuits for the processor allow bussed connections to a variety of peripheral equipment. Each input/output device is responsible for detecting its own select code and for providing any necessary input or output gating. Individually programmed data transfers between the processor and peripheral equipment take place through the processor accumulator. Data transfers can be initiated by peripheral equipment, rather than by the program, by means of the data break facilities. Standard features of the PDP-8 also allow peripheral equipment to perform certain control functions such as instruction skipping, and a transfer of program control initiated by a program interrupt.

Standard peripheral equipment provided with each PDP-8 system consists of a Teletype Model 33 Automatic Send Receive set and a Teletype control. The Teletype unit is a standard machine operating from serial 11-unit-code characters at a rate of ten characters per second. The Teletype provides a means of supplying data to the computer from perforated tape or by means of a keyboard, and supplies data as an output from the computer in the form of perforated tape or typed copy. The Teletype control serves as a serial-to-parallel converter for Teletype inputs to the computer and serves as a parallel-to-serial converter for computer output signals to the Teletype unit.

The Teletype and all optional input/output equipment is discussed in Chapter 6 of this handbook.

## SYMBOLS

The following special symbols are used throughout this handbook to explain the function of equipment and instructions:

<u>Symbol</u>	<u>Explanation</u>
$A \Rightarrow B$	The content of register A is transferred into register B
$0 \Rightarrow A$	Register A is cleared to contain all binary zeros
$A_j$	Any given bit in A
$A_5$	The content of bit 5 of register A
$A_5(1)$	Bit 5 of register A contains a 1
$A_6 \text{ --- } 11$	The content of bits 6 through 11 of register A
$A_6 \text{ --- } 11 \Rightarrow B_0 \text{ --- } 5$	The content of bits 6 through 11 of register A is transferred into bits 0 through 5 of register B
$Y$	The content of any core memory location
$\vee$	Inclusive OR
$\nabla$	Exclusive OR
$\wedge$	AND
$\overline{A}$	Ones complement of the content of A

## MEMORY AND PROCESSOR FUNCTIONS

### Major Registers

To store, retrieve, control, and modify information and to perform the required logical, arithmetic, and data processing operations, the core memory and the processor employ the logic complement shown in Figure 2 and described in the following paragraphs.




Figure 2 Simplified Block Diagram

### ACCUMULATOR (AC)

Arithmetic and logic operations are performed in this 12-bit register. Under program control the AC can be cleared or complemented, its content can be rotated right or left with the link. The content of the memory buffer register can be added to the content of the AC and the result left in the AC. The content of both of these registers may be combined by the logical operation AND, the result remaining in the AC. The memory buffer register and the AC also have gates which allow them to be used together as the shift register and buffer register of a successive approximation analog-to-digital converter. The inclusive OR may be performed between the AC and the switch register on the operator console and the result left in the AC.

The accumulator also serves as an input-output register. All programmed information transfers between core memory and an external device pass through the accumulator.

### LINK (L)

This one-bit register is used to extend the arithmetic facilities of the accumulator. It is used as the carry register for two's complement arithmetic. Overflow into the L from the AC can be checked by the program to greatly simplify and speed up single and multiple precision arithmetic routines. Under program control the link can be cleared and complemented, and it can be rotated as part of the accumulator.

### PROGRAM COUNTER (PC)

The program sequence, that is the order in which instructions are performed, is determined by the PC. This 12-bit register contains the address of the core

memory location from which the next instruction will be taken. Information enters the PC from the core memory, via the memory buffer register, and from the switch register on the operator console. Information in the PC is transferred into the memory address register to determine the core memory address from which each instruction is taken. Incrementation of the content of the PC establishes the successive core memory locations of the program and provides skipping of an instruction based upon a programmed test of information or conditions.

### **MEMORY ADDRESS REGISTER (MA)**

The address in core memory which is currently selected for reading or writing is contained in this 12-bit register. Therefore, all 4096 words of core memory can be addressed directly by this register. Data can be set into it from the memory buffer register, from the program counter, or from an I/O device using the data break facilities.

### **SWITCH REGISTER (SR)**

Information can be manually set into the switch register for transfer into the PC as an address by means of the LOAD ADDRESS key, or into the AC as data to be stored in core memory by means of the DEPOSIT key.

### **CORE MEMORY**

The core memory provides storage for instructions to be performed and information to be processed or distributed. This random address magnetic core memory holds 4096 12-bit words in the standard PDP-8. Optional equipment extends the storage capacity in fields of 4096 words or expands the word length to 13 bits to provide parity checking. Memory location 0<sub>8</sub> is used to store the content of the PC following a program interrupt, and location 1<sub>8</sub> is used to store the first instruction to be executed following a program interrupt. (When a program interrupt occurs, the content of the PC is stored in location 0<sub>8</sub>, and program control is transferred to location 1 automatically.) Locations 10<sub>8</sub> through 17<sub>8</sub> are used for auto-indexing. All other locations can be used to store instructions or data.

The core memory contains numerous circuits such as read-write switches, address decoders, inhibit drivers, and sense amplifiers. These circuits perform the electrical conversions necessary to transfer information into or out of the core array and perform no arithmetic or logic operations upon the data. Since their operation is not discernible by the programmer or operator of the PDP-8, these circuits are not described here in detail.

### **MEMORY BUFFER REGISTER (MB)**

All information transfers between the processor registers and the core memory are temporarily held in the MB. Information can be transferred into the MB from the accumulator or memory address register. The MB can be cleared, incremented by one or two, or shifted right. Information can be set into the MB from an external device during a data break or from core memory, via the sense amplifiers. Information is read from a memory location in 0.8 microsecond and rewritten in the same location in another 0.8 microsecond of one 1.6-microsecond memory cycle.

### **INSTRUCTION REGISTER (IR)**

This 3-bit register contains the operation code of the instruction currently being performed by the machine. The three most significant bits of the current

instruction are loaded into the IR from the memory buffer register during a Fetch cycle. The content of the IR is decoded to produce the eight basic instructions, and affect the cycles and states entered at each step in the program.

### **MAJOR STATE GENERATOR**

One or more major states are entered serially to execute programmed instructions or to effect a data break. The major state generator establishes one state for each computer timing cycle. The Fetch, Defer, and Execute states are entered to determine and execute instructions. Entry into these states is produced as a function of the current instruction and the current state. The Word Count, Current Address, and Break states are entered during a data break. The Break state or all three of these states are entered based upon request signals received from peripheral I/O equipment.

#### **Fetch**

During this state an instruction is read into the MB from core memory at the address specified by the content of the PC. The instruction is restored in core memory and retained in the MB. The operation code of the instruction is transferred into the IR to cause enactment, and the content of the PC is incremented by one.

If a multiple-cycle instruction is fetched, the following major state will be either Defer or Execute. If a one-cycle instruction is fetched, the operations specified are performed during the last part of the Fetch cycle and the next state will be another Fetch.

#### **Defer**

When a 1 is present in bit 3 of a memory reference instruction, the Defer state is entered to obtain the full 12-bit address of the operand from the address in the current page or page 0 specified by bits 4 through 11 of the instruction. The process of address deferring is called indirect addressing because access to the operand is addressed indirectly, or deferred, to another memory location.

#### **Execute**

This state is entered for all memory reference instructions except jump. During an AND, two's complement add, or increment and skip if zero instruction, the content of the core memory location specified by the address portion of the instruction is read into the MB and the operation specified by bits 0 through 2 of the instruction is performed. During a deposit and clear accumulator instruction the content of the AC is transferred into the MB and is stored in core memory at the address specified in the instruction. During a jump to subroutine instruction this state occurs to write the content of the PC into the core memory address designated by the instruction and to transfer this address into the PC to change program control.

#### **Word Count**

This state is entered when an external device supplies signals requesting a data break and specifying that the break should be a 3-cycle break. When this state occurs, a transfer word count in a core memory location designated by the device is read into the MB, is incremented by 1, and is rewritten in the same location. If the word count overflows, indicating that the desired number of data break transfers will be enacted at completion of the current break, the computer transmits a signal to the device. The Current Address state immediately follows the Word Count state.

### **Current Address**

As the second cycle of a 3-cycle data break, this cycle establishes the address for the transfer that takes place in the following cycle (Break state). Normally the location following the word count is read from core memory into the MB, is incremented by 1 to establish sequential addresses for the transfers, and is transferred into the MA to determine the address selected for the next cycle. When the word count operation is not used, the device supplies an inhibit signal to the computer so that the word read during this cycle is not incremented. Transfers occur at sequential addresses due to incrementing during the Word Count state. During this sequence the word in the MB is rewritten at the same location and the MB is cleared at the end of the cycle. The Break state immediately follows the Current Address state.

### **Break**

This state is entered to enact a data transfer between computer core memory and an external device, either as the only state of a 1-cycle data break or as the final state of a 3-cycle data break. When a break request signal arrives and the cycle select signal specifies a 1-cycle break, the computer enters the Break state at the completion of the current instruction. Information transfers occur between the external device and a device-specified core memory location, through the MB. When this transfer is complete, the program sequence resumes from the point of the break. The data break does not affect the content of the AC, L, and PC.

### **OUTPUT BUS DRIVERS**

Output signals from the computer processor are power amplified by output bus driver modules of the standard PDP-8; allowing these signals to drive a heavy circuit load.

### **FUNCTIONAL SUMMARY**

Operation of the computer is accomplished on a limited scale by keys on the operator console. Operation in this manner is limited to address and data storage by means of the switch register, core memory data examination, the normal start/stop/continue control, and the single step or single instruction operation that allows a program to be monitored visually as a maintenance operation. Most of these manually initiated operations are performed by executing an instruction in the same manner as by automatic programming, except that the gating is performed by special pulses rather than by the normal clock pulses. In automatic operation, instructions stored in core memory are loaded into the memory buffer register and executed during one or more computer cycles. Each instruction determines the major control states that must be entered for its execution. Each control state lasts for one 1.5-microsecond computer cycle and is divided into distinct time states which can be used to perform sequential logical operations. Performance of any function of the computer is controlled by gating of a specific instruction during a specific major control state and a specific time state.

### **Timing and Control Elements**

The circuit elements that determine the timing and control of the operation of the major registers of the PDP-8 are added to Figure 2 to form Figure 3.

Figure 3 shows the timing and control elements described in the succeeding paragraphs and indicates their relationship to the major registers. These elements can be grouped categorically into timing generators, register controls, and program controls.




Figure 3. PDP-8 Timing and Control Element Block Diagram

## **TIMING GENERATORS**

Timing pulses used to determine the computer cycle time and used to initiate sequential time-synchronized gating operations are produced by the timing signal generator. Timing pulses used during operations resulting from the use of the keys and switches on the operator console are produced by the special pulse generator. Pulses that reset registers and control circuits during power turn on and turn off operations are produced by the power clear pulse generator. Several of these pulses are available to peripheral devices using programmed or data break information transfers.

## **REGISTER CONTROLS**

Operation of the AC, MA, MB, and PC is controlled by an associated logic circuit. These circuits, in turn, transmit and receive control signals to and from I/O equipment. Programmed data transfer equipment can supply a pulse to the AC control to clear the AC prior to a data input and can supply a pulse to cause the content of the PC to be incremented, thus initiating an instruction skip. Equipment using the data break facility passes signals with the MA control and MB control to determine the direction and timing of data transfers in this mode.

## **PROGRAM CONTROLS**

Circuits are also included in the PDP-8 that produce the IOP pulses which initiate operations involved in input/output transfers, determine the advance of the computer program, and allow peripheral equipment to cause a program interrupt of the main computer program to transfer program control to a subroutine which performs some service for the I/O device.

## **Interface**

The input/output portion of the PDP-8 is extremely flexible and interfaces readily with special equipment, especially in real time data processing and control environments.

The PDP-8 utilizes a "bus" I/O system rather than the more conventional "radial" system. The "bus" system allows a single set of data and control lines to communicate with all I/O devices. The bus simply goes from one device to the next. No additional connections to the computer are required. A "radial" system requires that a different set of signals be transmitted to each device; and thus the computer must be modified when new devices are added. The PDP-8 need not be modified when adding new peripheral devices.

External devices receive two types of information from the computer: data and control signals. Computer output data is present as static levels on 12 lines. These levels represent a 12-bit word to be transmitted in parallel to a device. Data signals are received at all devices but are sampled only by the appropriate one in response to a control signal. Control signals are of two types: levels and timing pulses. Six static levels and their complement are supplied by the MB on 12 lines. These lines contain a code representing the device from which action is required. Each device recognizes its own code and performs its function only when this code is present. There are three timing pulses which may be programmed to occur. These IOP pulses are separated in time by one microsecond and are brought to all devices on 3 lines. These pulses are used by a device only when it is selected by the appropriate code on the level lines. They may be used to perform sequential functions in an external register, such as clear and read, or any other function requiring one, two, or three sequential pulses.

Peripheral devices transmit information to the computer on four types of "busses." These are the information bus, the clear AC bus, the skip bus, and the program interrupt bus. The information bus consists of 12 lines normally held at -3 volts by load resistors within the computer. Whenever one of these lines is brought to ground, a binary 1 will be placed in the corresponding accumulator bit. Each device may use the input bus only when it is selected; and thus, these input lines are time shared among all of the connected devices. The skip bus is electrically identical to the information bus. However, when it is driven to ground the next sequential instruction will be skipped. It too can be used only by the device currently selected and is effectively time shared. The program interrupt bus may be driven to ground at any time by any device whether currently selected or not. When more than one device is connected to the interrupt bus they should also be connected to the skip bus so the program can identify the device requesting program interruption.

The transmission of device selection levels and timing pulses is completely under program control. A single instruction can select any one of 64 devices and transmit up to three IOP timing pulses. Since the timing pulses are individually programmable, one might be used to strobe data into an external device buffer, another to transmit data to the computer, and the third to test a status flip-flop and drive the skip bus to ground if it is in the enabling state.

Data transfers may also be made directly with core memory at a high speed using the data break facility. This is a completely separate I/O system from the one described previously. It is standard equipment in every PDP-8 and is ordinarily used with fast I/O devices such as magnetic drums or tapes. Transfers through the data break facility are interlaced with the program in progress. They are initiated by a request from the peripheral device and not by programmed instruction. Thus, the device may transfer a word with memory whenever it is ready and does not have to wait for the program to issue an instruction. Computation may proceed on an interlaced basis with these transfers.

Interface signal characteristics are indicated in Chapter 8.



# CHAPTER 2

## MEMORY AND PROCESSOR BASIC PROGRAMMING\*

### MEMORY ADDRESSING

The following terms are used in memory address programming:

<u>Term</u>	<u>Definition</u>
Page	A block of 128 core memory locations (200 addresses). The page containing the instruction being executed; as determined by bits 0 through 4 of the program counter.
Current Page	The page containing the instruction being executed; as determined by bits 0 through 4 of the program counter.
Page Address	An 8-bit number contained in bits 4 through 11 of an instruction which designates one of 256 core memory locations. Bit 4 of a page address indicates that the location is in the current page when a 1, or indicates it is in page 0 when a 0. Bits 5 through 11 designate one of the 128 locations in the page determined by bit 4.
Absolute Address	A 12-bit number used to address any location in core memory.
Effective Address	The address of the operand. When the address of the operand is in the current page or in page 0, the effective address is a page address. Otherwise, the effective address is an absolute address stored in the current page or page 0 and obtained by indirect addressing.

Organization of the standard core memory or any 4096-word field of extended memory is summarized as follows:

Total locations (decimal)	4096
Total addresses (octal)	7777
Number of pages (decimal)	32
Page designations (octal)	0-37
Number of locations per page (decimal)	128
Addresses within a page (octal)	0-177

\*See Appendix I for Program Abstracts.

Four methods of obtaining the effective address are used as specified by combinations of bits 3 and 4.

<u>Bit 3</u>	<u>Bit 4</u>	<u>Effective Address</u>
0	0	The operand is in page 0 at the address specified by bits 5 through 11.
0	1	The operand is in the current page at the address specified by bits 5 through 11.
1	0	The absolute address of the operand is taken from the content of the location in page 0 designated by bits 5 through 11.
1	1	The absolute address of the operand is taken from the content of the location in the current page designated by bits 5 through 11.

The following example indicates the use of bits 3 and 4 to address any location in core memory. Suppose it is desired to add the content of locations A, B, C, and D to the content of the accumulator by means of a routine stored in page 2. The instructions in this example indicate the operation code, the content of bit 4, the content of bit 3, and a 7-bit address. This routine would take the following form:

<u>Page 0</u>	<u>Page 1</u>	<u>Page 2</u>	<u>Remarks</u>
<u>Location</u>	<u>Content</u>	<u>Location</u>	<u>Content</u>
		R TAD 00 A	DIRECT TO DATA IN PAGE 0
		S TAD 01 B	DIRECT TO DATA IN SAME PAGE
		T TAD 10 M	INDIRECT TO ADDRESS SPECIFIED IN PAGE 0
		U TAD 11 N	INDIRECT TO ADDRESS SPECIFIED IN SAME PAGE
		.	
		.	
		.	
A	xxxx	C	xxxx
M	C	D	xxxx
		B	xxxx
		N	D

Routines using 128 instructions, or less, can be written in one page using direct addresses for looping and using indirect addresses for data stored in other pages. When planning the location of instructions and data in core memory, remember that the following locations are reserved for special purposes:

<u>Address</u>	<u>Purpose</u>
0 <sub>8</sub>	Stores the contents of the program counter following a program interrupt.
1 <sub>8</sub>	Stores the first instruction to be executed following a program interrupt.
10 <sub>8</sub> through 17 <sub>8</sub>	Auto-indexing.

## Indirect Addressing

When indirect addressing is specified, the address part (bits 5-11) of a memory reference instruction is interpreted as the address of a location containing not the operand, but containing the address of the operand. Consider the instruction TAD A. Normally, A is interpreted as the address of the location containing the quantity to be added to the content of the AC. Thus, if location 100 contains the number 5432, the instruction TAD 100 causes the quantity 5432 to be added to the content of the AC. Now suppose that location 5432 contains the number 6543. The instruction TAD I 100 (where I signifies indirect addressing) causes the computer to take the number 5432, which is in location 100, as the effective address of the instruction and the number in location 5432 as the operand. Hence, this instruction results in the quantity 6543 being added to the content of the AC.

## Auto-Indexing

When a location between 10<sub>8</sub> and 17<sub>8</sub> in page 0 of any core memory field is addressed indirectly (by an instruction in which bit 3 is a 1) the content of that location is read, incremented by one, rewritten in the same location, and then taken as the effective address of the instruction. This feature is called auto-indexing. If location 12<sub>8</sub> contains the number 5432 and the instruction DCA I Z 12 is given, the number 5433 is stored in location 12, and the content of the accumulator is deposited in core memory location 5433.

## STORING AND LOADING

Data is stored in any core memory location by use of the DCA Y instruction. This instruction clears the AC to simplify loading of the next datum. If the data deposited is required in the AC for the next program operation, the DCA must be followed by a TAD Y for the same address.

All loading of core memory information into the AC is accomplished by means of the TAD Y instruction, preceded by an instruction that clears the AC such as CLA or DCA.

Storing and loading of information in sequential core memory locations can make excellent use of an auto-index register to specify the core memory address.

## PROGRAM CONTROL

Transfer of program control to any core memory location uses the JMP or JMS instructions. The JMP I (indirect address, 1 in bit 3) is used to transfer program control to any location in core memory which is not in the current page or page 0.

The JMS Y is used to enter a subroutine which starts at location Y + 1 in the current page or page 0. The content of the PC + 1 is stored in the specified

address Y, and address Y + 1 is transferred into the PC. To exit a subroutine the last instruction is a JMP I Y, which returns program control to the location stored in Y.

## INDEXING OPERATIONS

External events can be counted by the program and the number can be stored in core memory. The core memory location used to store the event count can be initialized (cleared) by a CLA command followed by a DCA instruction. Each time the event occurs, the event count can be advanced by a sequence of commands such as CLA, TAD, IAC, and DCA.

The ISZ instruction is used to count repetitive program operations or external events without disturbing the content of the accumulator. Counting a specified number of operations is performed by storing a two's complement negative number equal to the number of iterations to be counted. Each time the operation is performed, the ISZ instruction is used to increment the content of this stored number and check the result. When the stored number becomes zero, the specified number of operations have occurred and the program skips out of the loop and back to the main sequence.

This instruction is also used for other routines in which the content of a memory location is incremented without disturbing the content of the accumulator, such as storing information from an I/O device in sequential memory locations or using core memory locations to count I/O device events.

## LOGIC OPERATIONS

The PDP-8 instruction list includes the logic instruction, AND Y. From this instruction short routines can be written to perform the inclusive OR and exclusive OR operations.

### Logical AND

The logic AND operation between the content of the accumulator and the content of a core memory location Y is performed directly by means of the AND Y instruction. The result remains in the AC, the original content of the AC is lost, and the content of Y is unaffected.

### Inclusive OR

Assuming value A is in the AC and value B is stored in a known core memory address, the following sequence performs the inclusive OR. The sequence is stated as a utility subroutine called IOR.

```

/CALLING SEQUENCE
/
/
/ENTER WITH ARGUMENT IN AC; EXIT WITH LOGICAL RESULT IN AC
                                JMS IOR
                                (ADDRESS OF B)
                                (RETURN)
```

```

IOR,
0
DCA TEM1
TAD I IOR
DCA TEM2
TAD TEM1
CMA
AND I TEM2
```

```

                                TAD TEM1
                                ISZ IOR
                                JMP I IOR
    TEM1,                        0
    TEM2,                        0

```

## Exclusive OR

The exclusive OR operation for two numbers, A and B, can be performed by a subroutine called by the mnemonic code XOR. In the following general purpose XOR subroutine, the value A is assumed to be in the AC, and the address of the value B is assumed to be stored in a known core memory location.

```

    /CALLING SEQUENCE                JMS XOR
    /                                (ADDRESS OF B)
    /                                (RETURN)
    /ENTER WITH ARGUMENT IN AC; EXIT WITH LOGICAL RESULT IN AC
    XOR,                              0
                                DCA TEM1
                                TAD I XOR
                                DCA TEM2
                                TAD TEM1
                                AND I TEM2
                                CMA IAC
                                CLL RAL
                                TAD TEM1
                                TAD I TEM2
                                ISZ XOR
                                JMP I XOR
    TEM1,                              0
    TEM2,                              0

```

An XOR subroutine can be written using fewer core memory locations by making use of the IOR subroutine; however, such a subroutine takes more time to execute. A faster XOR subroutine can be written by storing the value B in the second instruction of the calling sequence instead of the address of B; however, the resulting subroutine is not as utilitarian as the routine given here.

## ARITHMETIC OPERATIONS

One arithmetic instruction is included in the PDP-8 order code, the two's complement add: TAD Y. Using this instruction, routines can easily be written to perform addition, subtraction, multiplication, and division in two's complement arithmetic.

### Two's Complement Arithmetic

In two's complement arithmetic addition, subtraction, multiplication, and division of binary numbers is performed in accordance with the common rules of binary arithmetic. In PDP-8, as in other machines utilizing complementation techniques, negative numbers are represented as the complement of positive numbers, and subtraction is achieved by complement addition. Representation of negative values in one's complement arithmetic is slightly different from that in two's complement arithmetic.

The one's complement of a number is the complement of the absolute positive value; that is, all ones are replaced by zeros and all zeros are replaced by ones. The two's complement of a number is equal to the one's complement of the positive value plus one.

In one's complement arithmetic a carry from the sign bit (most significant bit) is added to the least significant bit in an end-around carry. In two's complement arithmetic a carry from the sign bit complements the link (a carry would set the link to 1 if it were properly cleared before the operation), and there is no end-around carry.

## **PROGRAMMING SYSTEM**

The programming system for the PDP-8 includes: the MACRO-8 Symbolic Assembler, FORTRAN System compiler, Symbolic On-Line Debugging Program, Symbolic Tape Editor, Floating Point Package, mathematical function sub-routines, and utility and maintenance programs. All operate with the basic computer. The programming system was designed to simplify and accelerate the process of learning to program. At the same time, experienced programmers will find that it incorporates many advanced features. The system is intended to make immediately available to each user the full, general-purpose data processing capability of the computer and to serve as the operating nucleus for a growing library of programs and routines to be made available to all installations. New techniques, routines, and programs are constantly being developed, field-tested, and documented in the Digital Program Library for incorporation in users' systems.

### **MACRO-8 Symbolic Assembler**

The use of an assembly program has become standard practice in programming digital computers. This process allows the programmer to code his instructions in a symbolic language, one he can work with more conveniently than the 12-bit binary numbers which actually operate the computer. The assembly program then translates the symbolic language program into its machine code equivalent. The advantages are significant: the symbolic language is more meaningful and convenient to a programmer than a numeric code; instructions or data can be referred to by symbolic names without concern for, or even knowledge of, their actual addresses in core memory; decimal and alphabetical data can be expressed in a form more convenient than binary numbers; programs can be altered without extensive changes; and debugging is considerably simplified.

The MACRO-8 Symbolic Assembler accepts source programs written in the symbolic language and converts core memory locations, computer instructions, and operand addresses from the symbolic to the binary form. It produces on object program tape, a symbol table defining memory allocations, and useful diagnostic messages.

### **FORTRAN System Compiler**

The FORTRAN (for FORMula TRANslation) System compiler lets the user express the problem he is trying to solve in a mixture of English words and mathematical statements that is close to the language of mathematics and is also intelligible to the computer. In addition to reducing the time needed for program preparation, the compiler enables users with little or no knowledge of the computer's organization and operating language to write effective pro-

grams for it. The FORTRAN Compiler contains the instructions the computer requires to perform the clerical work of translating the FORTRAN version of the problem statement into an object program in machine language. It also produces diagnostic messages. After compilation, the object program, the operating system and the data it will work with, are loaded into the computer for solution of the problem.

The FORTRAN language consists of four general types of statements: arithmetic, logic, control, and input/output. FORTRAN functions include addition, subtraction, multiplication, division, sine, cosine, arctangent, square root, natural logarithm, and exponential.

### **Symbolic On-Line Debugging Program**

On-line debugging with DDT-8 gives the user dynamic printed program status information. It gives him close control over program execution, preventing errors ("bugs") from destroying other portions of his program. He can monitor the execution of single instructions or subsections, change instructions or data in any format, and output a corrected program at the end of the debugging session.

Using the standard Teletype keyboard/reader and teleprinter/punch, the user can communicate conveniently with the PDP-8 in the symbols of his source language. He can control the execution of any portion of his object program by inserting breaks, or traps, in it. When the computer reaches a break, it transfers control of the object program to DDT. The user can then examine and modify the content of individual core memory registers to correct and improve his object program.

### **Symbolic Tape Editor**

The Symbolic Tape Editor program is used to edit, correct, and update symbolic program tapes using the PDP-8 and the Teletype unit. With the editor in core memory, the user reads in portions of his symbolic tape, removes, changes, or adds instructions or operands, and gets back a complete new symbolic tape with errors removed. He can work through the program instruction by instruction, spot-check it, or concentrate on new sections.

### **Floating Point Package**

The Floating Point Package permits the PDP-8 to perform arithmetic operations that many other computers can perform only after the addition of costly optional hardware. Floating point operations automatically align the binary points of operands, retaining the maximum precision available by discarding leading zeros. In addition to increasing accuracy, floating point operations relieve the programmer of scaling problems common in fixed point operations. This is of particular advantage to the inexperienced programmer.

### **Mathematical Function Routines**

The programming system also includes a set of mathematical function routines to perform the following operations in both single and double precision: addition, subtraction, multiplication, division, square root, sine, cosine, arctangent, natural logarithm, and exponential.

## **Utility and Maintenance Programs**

PDP-8 utility programs provide printouts or punchouts of core memory content in octal, decimal, or binary form, as specified by the user. Subroutines are provided for octal or decimal data transfer and binary-to-decimal, decimal-to-binary, and Teletype tape conversion.

A complete set of standard diagnostic programs is provided to simplify and expedite system maintenance. Program descriptions and manuals permit the user to effectively test the operation of the computer for proper core memory functioning and proper execution of instructions. In addition, diagnostic programs to check the performance of standard and optional peripheral devices are provided with the devices.





## CHAPTER 3

# MEMORY AND PROCESSOR INSTRUCTIONS

Instruction words are of two types: memory reference and augmented. Memory reference instructions store or retrieve data from core memory, while augmented instructions do not. All instructions utilize bits 0 through 2 to specify the operation code. Operation codes of 0<sub>8</sub> through 5<sub>8</sub> specify memory reference instructions, and codes of 6<sub>8</sub> and 7<sub>8</sub> specify augmented instructions. Memory reference instruction execution times are multiples of the 1.5-microsecond memory cycle. Indirect addressing increases the execution time of a memory reference instruction by 1.5 microseconds. The augmented instructions, input-output transfer and operate, are performed in 3.75 and 1.5 microseconds, respectively.

### MEMORY REFERENCE INSTRUCTIONS

Since the PDP-8 system contains a 4096-word core memory, 12 bits are required to address all locations. To simplify addressing, the core memory is divided into blocks, or pages, of 128 words (200<sub>8</sub> addresses). Pages are numbered 0<sub>8</sub> through 37<sub>8</sub>, each field of 4096-words of core memory uses 32 pages. The seven address bits (bits 5 through 11) of a memory reference instruction can address any location in the page on which the current instruction is located by placing a 1 in bit 4 of the instruction. By placing a 0 in bit 4 of the instruction, any location in page 0 can be addressed directly from any page of core memory. All other core memory locations can be addressed indirectly by placing a 1 in bit 3 and placing a 7-bit effective address in bits 5 through 11 of the instruction to specify the location in the current page or page 0 which contains the full 12-bit absolute address of the operand.




Figure 4. Memory Reference Instruction Bit Assignments

Word format of memory reference instructions is shown in Figure 4 and the instructions perform as follows:

#### Logical AND (AND Y)

Octal Code: 0

Indicators: AND, FETCH, EXECUTE

Execution Time: 3.0 microseconds with direct addressing, 4.5 microseconds with indirect addressing.

Operation: The AND operation is performed between the content of memory location Y and the content of the AC. The result is left in the AC, the original content of the AC is lost, and the content of Y is restored. Corresponding bits of the AC and Y are operated upon independently. This instruction, often called extract or mask, can be considered as a bit-by-bit multiplication. Example:

Original ACj	Yj	Final ACj
0	0	0
0	1	0
1	0	0
1	1	1

Symbol:  $ACj \wedge Yj = > ACj$

### Two's Complement Add (TAD Y)

Octal Code: 1

Indicators: TAD, FETCH, EXECUTE

Execution Time: 3.0 microseconds with direct addressing, 4.5 microseconds with indirect addressing.

Operation: The content of memory location Y is added to the content of the AC in two's complement arithmetic. The result of this addition is held in the AC, the original content of the AC is lost, and the content of Y is restored. If there is a carry from ACO, the link is complemented. This feature is useful in multiple precision arithmetic.

Symbol:  $ACO - 11 + YO - 11 = > ACO - 11$

### Increment and Skip If Zero (ISZ Y)

Octal Code: 2

Indicators: ISZ, FETCH, EXECUTE

Execution Time: 3.0 microseconds with direct addressing, 4.5 microseconds with indirect addressing.

Operation: The content of memory location Y is incremented by one in two's complement arithmetic. If the resultant content of Y equals zero, the content of the PC is incremented by one and the next instruction is skipped. If the resultant content of Y does not equal zero, the program proceeds to the next instruction. The incremented content of Y is restored to memory. The content of the AC is not affected by this instruction.

Symbol:  $Y + 1 = > Y$

If resultant  $YO - 11 = 0$ , then  $PC + 1 = > PC$

### Deposit and Clear AC (DCA Y)

Octal Code: 3

Indicators: DCA, FETCH, EXECUTE

Execution Time: 3.0 microseconds with direct addressing, 4.5 microseconds with indirect addressing.

Operation: The content of the AC is deposited in core memory at address Y and the AC is cleared. The previous content of memory location Y is lost.

Symbol:  $AC = > Y$

then  $0 = > AC$

### Jump to Subroutine (JMS Y)

Octal Code: 4

Indicators: JMS, FETCH, EXECUTE

Execution Time: 3.0 microseconds with direct addressing, 4.5 microseconds with indirect addressing.

Operation: The content of the PC is deposited in core memory location Y and the next instruction is taken from core memory location Y + 1. The content of the AC is not affected by this instruction.

Symbol:  $PC + 1 = > Y$

$Y + 1 = > PC$

### Jump to Y (JMP Y)

Octal Code: 5

Indicators: JMP, FETCH

Execution Time: 1.5 microseconds with direct addressing, 3.0 microseconds with indirect addressing.

Operation: Address Y is set into the PC so that the next instruction is taken from core memory address Y. The original content of the PC is lost. The content of the AC is not affected by this instruction.

Symbol:  $Y = > PC$

## AUGMENTED INSTRUCTIONS

There are two augmented instructions which do not reference core memory. They are the input-output transfer, which has an operation code of 6, and the operate which has an operation code of 7. Bits 3 through 11 within these instructions function as an extension of the operation code and can be microprogrammed to perform several operations within one instruction. Augmented instructions are one-cycle (Fetch) instructions that initiate various operations as a function of bit microprogramming. The operations initiated by each bit occur at a specified time with respect to the computer cycle time and are designated as event times 1, 2, and 3. Three event times, separated by 1 microsecond, occur during the input-output transfer instruction. Two event times occur during the 1.5-microsecond cycle time of an operate instruction.

### Input/Output Transfer Instruction

Microinstructions of the input-output transfer (IOT) instruction initiate operation of peripheral equipment and effect information transfers between the processor and an I/O device. Specifically, when an operation code of 6 is detected, the PAUSE flip-flop is set and the IOP generator is enabled to produce IOP 1, IOP 2, and IOP 4 pulses as a function of the content of instruction bits 9 through 11. These pulses occur at 1-microsecond intervals designated as event times 3, 2, and 1 as follows:

<u>Instruction Bit</u>	<u>IOP Pulse</u>	<u>IOT Pulse</u>	<u>Event Time</u>
11	IOP 1	IOT 1	1
10	IOP 2	IOT 2	2
9	IOP 4	IOT 4	3

The IOP pulses are gated in the device selector of the program-selected equipment to produce IOT pulses that enact a data transfer or initiate a control operation. Selection of an equipment is accomplished by bits 3 through 8 of the IOT instruction. These bits form a 6-bit code that enables the device selector in a given device.

The format of the IOT instruction is shown in Figure 5. Operations performed by IOT microinstructions are explained in Chapter 6.




Figure 5. IOT Instruction Bit Assignments

## Operate Instruction

The operate instruction consists of two groups of microinstructions. Group 1 (OPR 1) is principally for clear, complement, rotate, and increment operations and is designated by the presence of a 0 in bit 3. Group 2 (OPR 2) is used principally in checking the content of the accumulator and link and continuing to, or skipping, the next instruction based on the check. A 1 in bit 3 designates an OPR 2 microinstruction.

Group 1 operate microinstruction format is shown in Figure 6 and the microinstructions are explained in the succeeding paragraphs. Any logical combination of bits within this group can be combined into one microinstruction. For example, it is possible to assign ones to bits 5, 6, and 11; but it is not logical to assign ones to bits 8 and 9 simultaneously since they specify conflicting operations. The only restriction on combining OPR 1 operations within one instruction, other than logical conflicts, is that a rotate operation (bits 8, 9, or 10) may not be combined with the increment AC operation (bit 11) since they are executed at the same event time.




Figure 6. Group 1 Operate Instruction Bit Assignments

### No Operation (NOP)

Octal Code: 7000

Event Time: None

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: This command causes a 1-cycle delay in the program and then the next sequential instruction is initiated. This command is used to add execution time to a program, such as to synchronize subroutine or loop timing with peripheral equipment timing.

Symbol: None

### **Increment Accumulator (IAC)**

Octal Code: 7001

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the AC is incremented by one in two's complement arithmetic.

Symbol:  $AC + 1 = > AC$

### **Rotate Accumulator Left (RAL)**

Octal Code: 7004

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the AC is rotated one binary position to the left with the content of the link. The content of bits AC1 - 11 are shifted to the next greater significant bit, the content of AC0 is shifted into the L, and the content of the L is shifted into AC11.

Symbol:  $AC_j = > AC_j - 1$

$AC_0 = > L$

$L = > AC_{11}$

### **Rotate Two Left (RTL)**

Octal Code: 7006

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the AC is rotated two binary positions to the left with the content of the link. This instruction is logically equal to two successive RAL operations.

Symbol:  $AC_j = > AC_j - 2$

$AC_1 = > L$

$AC_0 = > AC_{11}$

$L = > AC_{10}$

### **Rotate Accumulator Right (RAR)**

Octal Code: 7010

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the AC is rotated one binary position to the right with the content of the link. The content of bits AC0 - 10 are shifted to the next less significant bit, the content of AC11 is shifted into the L, and the content of the L is shifted into AC0.

Symbol:  $AC_j = > AC_j + 1$

$AC_{11} = > L$

$L = > AC_0$

### **Rotate Two Right (RTR)**

Octal Code: 7012

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the AC is rotated two binary positions to the right with the content of the link. This instruction is logically equal to two succes-

sive RAR operations.

Symbol:  $ACj = > ACj + 2$   
 $AC10 = L$   
 $AC11 = AC0$   
 $L = > AC1$

### **Complement Link (CML)**

Octal Code: 7020  
Event Time: 1  
Indicators: OPR, FETCH  
Execution Time: 1.5 microseconds  
Operation: The content of the L is complemented.  
Symbol:  $\bar{L} = > L$

### **Complement Accumulator (CMA)**

Octal Code: 7040  
Event Time: 1  
Indicators: OPR, FETCH  
Execution Time: 1.5 microseconds  
Operation: The content of the AC is set to the one's complement of the current content of the AC. The content of each bit of the AC is complemented individually.

Symbol:  $\overline{ACj} = > ACj$

### **Complement and Increment Accumulator (CIA)**

Octal Code: 7041  
Event Time: 1, 2  
Indicators: OPR, FETCH  
Execution Time: 1.5 microseconds  
Operation: The content of the AC is converted from a binary value to its equivalent two's complement number. This conversion is accomplished by combining the CMA and IAC commands, thus the content of the AC is complemented during event time 1 and is incremented by one during event time 2.  
Symbol:  $\overline{ACj} = > ACj,$   
then  $AC + 1 = > AC$

### **Clear Link (CLL)**

Octal Code: 7100  
Event Time: 1  
Indicators: OPR, FETCH  
Execution Time: 1.5 microseconds  
Operation: The content of the L is cleared to contain a 0.  
Symbol:  $0 = > L$

### **Set Link (STL)**

Octal Code: 7120  
Event Time: 1  
Indicators: OPR, FETCH  
Execution Time: 1.5 microseconds  
Operation: The L is set to contain a binary 1. This instruction is logically equal to combining the CLL and CML commands.  
Symbol:  $1 = > L.$

### Clear Accumulator (CLA)

Octal Code: 7200

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of each bit of the AC is cleared to contain a binary 0.

Symbol: 0 = > AC

### Set Accumulator (STA)

Octal Code: 7240

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: Each bit of the AC is set to contain a binary 1. This operation is logically equal to combining the CLA and CMA commands.

Symbol: 1 = > ACj

Group 2 operate microinstruction format is shown in Figure 7 and the primary microinstructions are explained in the following paragraphs. Any logical combination of bits within this group can be composed into one microinstruction. (The instructions constructed by most logical command combinations are listed in Appendix 1.)

If skips are combined in a single instruction the inclusive OR of the conditions determines the skip when bit 8 is a 0; and the AND of the inverse of the conditions determines the skip when bit 8 is a 1. For example, if ones are designated in bits 6 and 7 (SZA and SNL), the next instruction is skipped if either the content of the AC = 0, or the content of L = 1. If ones are contained in bits 5, 7, and 8, the next instruction is skipped if the AC contains a positive number and the L contains a 0.




Figure 7. Group 2 Operate Instruction Bit Assignments

### Halt (HLT)

Octal Code: 7402

Event Time: 1

Indicators: OPR, not RUN

Execution Time: 1.5 microseconds

Operation: Clears the RUN flip-flop at event time 1, so that the program stops at the conclusion of the current machine cycle. This command can be combined with others in the OPR 2 group that are executed during either event time 1, or 2, and so are performed before the program stops.

Symbol: 0 = > RUN

### **OR with Switch Register (OSR)**

Octal Code: 7404

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The inclusive OR operation is performed between the content of the AC and the content of the SR. The result is left in the AC, the original content of the AC is lost, and the content of the SR is unaffected by this command. When combined with the CLA command, the OSR performs a transfer of the content of the SR into the AC.

Symbol:  $ACj \vee Srj = > ACj$

### **Skip, Unconditional (SKP)**

Octal Code: 7410

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol:  $PC + 1 = > PC$

### **Skip on Non-Zero Link (SNL)**

Octal Code: 7420

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the L is sampled, and if it contains a 1 the content of the PC is incremented by one so that the next sequential instruction is skipped. If the L contains a 0, no operation occurs and the next sequential instruction is initiated.

Symbol: If  $L = 1$ , then  $PC + 1 = > PC$

### **Skip on Zero Link (SZL)**

Octal Code: 7430

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the L is sampled, and if it contains a 0 the content of the PC is incremented by one so that the next sequential instruction is skipped. If the L contains a 1, no operation occurs and the next sequential instruction is initiated.

Symbol: If  $L = 0$ , then  $PC + 1 = > PC$

### **Skip on Zero Accumulator (SZA)**

Octal Code: 7440

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of each bit of the AC is sampled, and if each bit contains a 0 the content of the PC is incremented by one so that the next sequential instruction is skipped. If any bit of the AC contains a 1, no operation occurs and the next sequential instruction is initiated.

Symbol: If  $ACO - 11 = 0$ , then  $PC + 1 = > PC$



### **Skip on Non-Zero Accumulator (SNA)**

Octal Code: 7450

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of each bit of the AC is sampled, and if any bit contains a 1 the content of the PC is incremented by one so that the next sequential instruction is skipped. If all bits of the AC contain a 0, no operation occurs and the next sequential instruction is initiated.

Symbol: If  $ACO - 11 \neq 0$ , then  $PC + 1 = > PC$

### **Skip on Minus Accumulator (SMA)**

Octal Code: 7500

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the most significant bit of the AC is sampled, and if it contains a 1, indicating the AC contains a negative two's complement number, the content of the PC is incremented by one so that the next sequential instruction is skipped. If the AC contains a positive number no operation occurs and program control advances to the next sequential instruction.

Symbol: If  $ACO = 1$ , then  $PC + 1 = > PC$

### **Skip on Positive Accumulator (SPA)**

Octal Code: 7510

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the most significant bit of the AC is sampled, and if it contains a 0, indicating a positive (or zero) two's complement number, the content of the PC is incremented by one so that the next sequential instruction is skipped. If the AC contains a negative number, no operation occurs and program control advances to the next sequential instruction.

Symbol: If  $ACO = 0$ , then  $PC + 1 = > PC$

### **Clear Accumulator (CLA)**

Octal Code: 7600

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: Each bit of the AC is cleared to contain a binary 0.

Symbol:  $0 = > AC$

## **PROGRAM INTERRUPT**

The program interrupt feature allows certain external conditions to interrupt the computer program. It is used to speed the information processing of input-output devices or to allow certain alarms to halt the program in progress and initiate another routine. When a program interrupt request is made the computer completes execution of the instruction in progress before acknowledging the request and entering the interrupt mode. A program interrupt is similar to a JMS to location 0; that is, the content of the program counter is stored in location 0, and the program resumes operation in location 1. The interrupt program commencing in location 1 is responsible for identifying the signal causing the interruption, for removing the interrupt condition, and for

returning to the original program. Exit from the interrupt program, back to the original program, can be accomplished by a JMP I Z 0 instruction.

## Instructions

The two instructions associated with the program interrupt synchronization element are IOT microinstructions that do not use the IOP generator. These instructions are:

### Interrupt Turn On (ION)

Octal Code: 6001

Event Time: Not applicable

Indicators: IOT, FETCH, ION

Execution Time: 1.5 microseconds

Operation: This command enables the computer to respond to a program interrupt request. If the interrupt is disabled when this instruction is given, the computer executes the next instruction, then enables the interrupt. The additional instruction allows exit from the interrupt subroutine before allowing another interrupt to occur. This instruction has no effect upon the condition of the interrupt circuits if it is given when the interrupt is enabled.

Symbol: 1 = > INT. ENABLE

### Interrupt Turn Off (IOF)

Octal Code: 6002

Event Time: Not applicable

Indicators: IOT, FETCH

Execution Time: 1.5 microseconds

Operation: This command disables the program interrupt synchronization element to prevent interruption of the current program.

Symbol: 0 = > INT. ENABLE, INT. DELAY

## Programming

When an interrupt request is acknowledged, the interrupt is automatically disabled by the program interrupt synchronization circuits (not by instructions). The next instruction is taken from core memory location 1. Usually, the instruction stored in location 1 is a JMP, which transfers program control to a subroutine which services the interrupt. At some time during this subroutine, an ION instruction must be given. The ION can be given at the end of the subroutine to allow other interrupts to be serviced after program control is transferred back to the original program. In this application, the ION instruction immediately precedes the last instruction in the routine. A delay of one instruction (regardless of the execution time of the following instruction) is inherent in the ION instruction to allow transfer of program control back to the original program before enabling the interrupt. Usually exit from the subroutine is accomplished by a JMP I Z 0 instruction.

The ION command can be given during the subroutine as soon as it has determined the I/O device causing the interrupt. This latter method allows the subroutine which is handling a low priority interrupt to be interrupted, possibly by a high priority device. Programming of an interrupt subroutine which checks for priority and allows itself to be interrupted, must make provisions to relocate the content of the program counter stored in location 0; so that if interrupted, the content of the PC during the subroutine is stored in location 0, and the content of the PC during the original program is not lost.

## CHAPTER 4

### DATA BREAK

Peripheral equipment connected to the data break facility can cause a temporary suspension in the program in progress to transfer information with the computer core memory, via the MB. One I/O device can be connected directly to the data break facility or up to seven devices can be connected to it through the Type DM01 Data Multiplexer. This cycle stealing mode of operation provides a high-speed transfer of individual words or blocks of information at core memory addresses specified by the I/O device. Since program execution is not involved in these transfers, the program counter, accumulator, and instruction register are not disturbed or involved in these transfers. The program is merely suspended at the conclusion of an instruction execution, and the data break is entered to perform the transfer, then the Fetch state is entered to continue the main program.

Data breaks are of two basic types: single-cycle and three-cycle. In a single-cycle data break, registers in the device (or device interface) specify the core memory address of each transfer and count the number of transfers to determine the end of data blocks. (See discussion of Data Break Transfers in Appendix 4.) In the three-cycle data break two computer core memory locations perform these functions, simplifying the device interface by omitting two hardware registers.

The computer receives the following signals from the device during a data break:

Signal	-3 Volts	0 Volts
Break Request	No break request	Break request
Cycle Select	One-cycle break	Three-cycle break
Transfer Direction	Data into PDP-8	Data out of PDP-8
Increment CA Inhibit	CA incremented	CA not incremented
Increment MB (pulse)	MB not incremented	MB incremented
Address (12 bits)	Binary 0	Binary 1
Data (12 bits)	Binary 0	Binary 1

The computer sends the following signals to the device during a data break:

Signal	Characteristics
Data (12 bits)	-3 volts = binary 0, 0 volts = binary 1
Address Accepted	400-nanosecond negative pulse beginning at memory done time.
WC Overflow	400-nanosecond negative pulse occurring at T1 time
Buffered Break	-3 volts when in Break state

To initiate a data break an I/O device must supply four signals simultaneously to the data break facility. These signals are the Break Request signal, which sets the BRK SYNC flip-flop in the major state generator to control entry into the data break states (Word Count for a three-cycle data break or Break for a single-cycle data break); a Transfer Direction signal, supplied to the MB control element to allow data to be strobed into the MB from the peripheral

equipment and to inhibit reading from core memory; a Cycle Select signal which controls gating in the major state generator to determine if the one-cycle or three-cycle data break is to be selected; and a core memory address of the transfer which is supplied to the input of the MA. When the break request is made, the data break replaces entry into the Fetch state of an instruction. Therefore the data break is entered at the conclusion of the Execute state of most memory reference instructions and at the conclusion of a Fetch state of augmented instructions. Having established the data break, each machine cycle is a Word Count, Current Address, or Break cycle until all data transfers have taken place, as indicated by removal of the Break Request signal by the peripheral equipment.

More exactly, the Break Request signal enables a diode-capacitor-diode gate at the binary 1 input of the BRK SYNC flip-flop. Midway through each computer cycle (T1) this gate is pulsed to set the flip-flop if the Break Request signal has been received.

At the beginning (T2) of each machine cycle the major state generator is set to establish the state for the cycle. At this time the status of the BRK SYNC flip-flop is sampled and the flip-flop is cleared. If the BRK SYNC flip-flop is in the 1 state at this time, the Word Count or Break state is set into the major state generator and a data break commences.

Therefore, to initiate a data break, the Break Request must be at ground potential for at least 400 nanoseconds preceding T1 of the cycle preceding the data break cycle. A Break Request signal should be supplied to the computer when the address, data, Transfer Direction and Cycle Select signals are supplied to the computer, and not before.

When a data break occurs, the address designated by the device is loaded into the MA during time T2 of the last cycle of the current instruction, and the major state generator is set to the Word Count state if the Cycle Select signal is at ground, or is set to the Break state if this signal is at -3 volts. The program is delayed for the duration of the data break, commencing in the following cycle. A break request is granted only after completion of the current instruction as specified by the following conditions:

1. At the end of the Fetch cycle of an OPR or IOT instruction, or a directly addressed JMP instruction.
2. At the end of the Defer cycle of an indirectly addressed JMP instruction.
3. At the end of the Execute cycle of a JMS, DCA, ISZ, TAD, or AND instruction.

At the beginning of the Word Count cycle of a three-cycle data break or the Break cycle of a one-cycle data break the address supplied to the input of the MA is strobed into the MA and the computer supplies an Address Accepted pulse to the device. Entry into the Break cycle is indicated to the peripheral equipment by a Buffered Break signal and by an Address Accepted pulse that can be used to enable gates in the device to perform tasks associated with the transfers. The Address Accepted pulse is the most convenient control to be used by I/O equipment to disable the Break Request signal, since this signal must be removed at the end of T2 time to prevent continuance at the data break into the next cycle. Also at the beginning of the Break cycle, the MB is cleared in preparation for receipt of data from either the core memory or the external device. If the Transfer Direction signal establishes the direc-

tion as out of the computer, the content of the core memory register at the address specified is transferred into the MB and is immediately available for strobing by the peripheral equipment. If the Transfer Direction signal specifies a data direction into the PDP-8, reading from core memory is inhibited and data is transferred into the MB from peripheral equipment. The status of the BRK SYNC flip-flop is sensed at the beginning of a Break cycle to determine if an additional Break cycle is required. If a Break Request signal has been received since T2, the Break state is maintained in the major state generator; if the Break Request signal has not been received by this time; the Fetch state is set into the major state generator to continue the program. The Break Request signal should be removed by the end of the Address Accepted signal if additional Break cycles are not required.

### **SINGLE-CYCLE DATA BREAK**

One-cycle breaks transfer a data word into the computer core memory from the device, transfer a data word into a device from the core memory, or increment the content of a device-specified core memory location. In each of these types of data break one computer cycle is stolen from the program by each transfer; Break cycles occur singly (interleaved with the program steps) or continuously (as in a block transfer), depending upon the timing of the Break Request signal at rates of up to 660 kh.

During the memory strobe portion of the Break cycle, the content of the addressed cell is read into the MB if the transfer direction is out of the computer (into the I/O device). If the transfer direction is into the computer, generation of the Memory Strobe pulse is inhibited so that the MB (cleared during the previous cycle) remains cleared. Information is transferred from the output data register of the I/O device into the MB and is written into core memory during time T1 of the Break cycle. In an outward transfer, the write operation restores the original content of the address cell to memory.

The MB is cleared during time T2 of the Break cycle. If there is a further break request, another Break cycle is initiated. If there is no break request, the content of the PC is transferred into the MA, the IR is cleared, and the major state generator is set to Fetch. The program then executes the next instruction.

The increment MB facility is useful for counting iterations or events by means of a data break, so that the PC and AC are not disturbed. Within one Break cycle of 1.5 microseconds, a word is fetched from a device-specified core memory location, is incremented by one, and is restored to the same memory location. The Increment MB signal input must be supplied to the computer only during a Break cycle in which the direction of transfer is out of the PDP-8. These restrictions can be met by a simple AND gate in the device; an Increment MB signal is generated only when an event occurs, the Buffered Break signal from the computer is present, and the Transfer Direction signal supplied to the computer is at ground potential.

### **THREE-CYCLE DATA BREAK**

The three-cycle data break provides an economical method of controlling the transfer of data between the computer core memory and fast peripheral devices. Transfer rates in excess of 220 kh are possible using this feature of the PDP-8.

The three-cycle data break differs from the one-cycle break in that a ground-level Cycle Select signal is supplied so that when the data break conditions are fulfilled the program is suspended and the Word Count state is entered. The Word Count state is entered to increment the fixed core memory location containing the word count. The device requesting the break supplies this address as in the one-cycle break, except that this is a fixed address supplied by wired ground and  $-3v$  signals rather than from a register. The only restriction on this address is that it must be an even number (bit 11 = 0).

Following the Word Count state a Current Address state occurs in which the location following the Word Count address (bit 11 = 1 after  $+ 1 = > MA$ ) is read, incremented by one, restored to memory, and loaded into the MA to be used as the transfer address. Then the normal Break state is entered to effect the transfer between the device and the computer memory cell specified by the MA.

### **Word Count State**

When this state is entered the content of the core memory address specified by the external device is read into the MB during time state T1. The word count, established previously by instructions, is the 2's complement negative number equal to the required number of transfers. The word in the MB is incremented by 1 to advance the word count, and if the word becomes 0 when incremented, the computer generates a WC Overflow pulse and supplies it to the device. During time T2 the incremental word count is rewritten in memory, the MB is cleared, the content of the MA is incremented by 1 to establish the next location as the address for the following memory cycle, and the major state generator is set to the Current Address state.

### **Current Address State**

Operations during the second cycle of the three-cycle data break depend upon the condition of the Increment CA Inhibit ( $+ 1 \rightarrow CA$  Inhibit) signal supplied to the computer from the I/O device. During T1 the address following the word count is read into the MB. If the Increment CA Inhibit signal is at ground potential, no further operations occur during T1. If this signal is at  $-3v$ , the content of the MB is incremented by 1 during T1 to advance the address of the transfer to the next sequential location. During T2, the content of the MB is rewritten into core memory, the address word in the MB is transferred into the MA to designate the address to be used in the succeeding memory cycle, the MB is cleared, and the major state generator is set to the Break state.

### **Break State**

The actual transfer of data between the external device and the core memory, through the MB, occurs during the Break state as during a single-cycle data break, except that the address is determined by the current content of the MA rather than directly by the device.

## CHAPTER 5

### OPTIONAL MEMORY AND PROCESSOR EQUIPMENT AND INSTRUCTIONS

#### MEMORY EXTENSION CONTROL (TYPE 183) AND MEMORY MODULE (TYPE 184)

Extension of the storage capacity of the standard 4096-word core memory is accomplished by adding fields of 4096-word core memories, each field being a Type 184 Memory Module. Field select control and address extension control for Type 184 Memory Modules are provided by the Type 183 Memory Extension Control. Up to seven fields can be added to the standard 4096-word memory, providing a maximum storage of 32,768 words. Direct addressing of 32,768 words require 15 bits ( $2^{15} = 32,768$ ). However, since programs and data need not be directly addressed for execution of each instruction, a field can be program-selected, and all 12-bit addresses are then assumed to be within the current memory field. Program interrupt of a program in any field automatically specifies field 0, address 0 for storage of the program count. The memory extension control consists of several 3-bit flip-flop registers that extend addresses to 15 bits to establish or select a field.

Addition of a memory extension control to a standard PDP-8 requires a simple modification of the operator console to activate indicators and switches associated with the instruction field register and the data field register of the control. These switches function in the same manner as the switch register, to load information into associated registers when the LOAD ADDRESS key is pressed.

The seven functional circuit elements which comprise the memory extension control perform as follows:

**Instruction Field Register (IF):** The IF is a 3-bit register that serves as an extension of the PC. The content of the IF determines the field from which all instructions are taken and the field from which operands are taken in directly-addressed AND, TAD, ISZ, or DCA instructions. Operating the LOAD ADDRESS key clears the IF, then sets it by a transfer of ones from the INSTRUCTION FIELD switch register on the operator console. During a JMP or JMS instruction the IF is set by a transfer of information contained in the instruction buffer register. When a program interrupt occurs, the content of the IF is automatically stored in bits 0 through 2 of the save field register for restoration to the IF from the instruction buffer register at the conclusion of the program interrupt subroutine.

**Data Field Register (DF):** This 3-bit register determines the memory field from which operands are taken in indirectly-addressed AND, TAD, ISZ, or DCA instructions. The DF is cleared and set by a ones transfer of information contained in the DATA FIELD switch register by operation of the LOAD ADDRESS key. The DF is set by a transfer of information from bits 6 through 8 of the MB during a CDF microinstruction to establish a microprogrammed data field. When a program interrupt occurs, the content of the DF is automatically stored in the save field register. The DF is set by a transfer of information from bits 3 through 5 of the save field register by the RMF microinstruction to restore the data field at the conclusion of the program interrupt subroutine.

**Instruction Buffer Register (IB):** The IB serves as a 3-bit input buffer for the instruction field register. All field number transfers into the instruction field register are made through the instruction buffer, except transfers from the operator console switches. The IB is cleared and set by operation of the LOAD ADDRESS key in the same manner as the instruction field register. A CIF microinstruction loads the IB with the programmed field number contained in MB 6-8. An RMF microinstruction transfers the content of bits 0 through 2 of the save field register into the IB to restore the instruction field to the conditions that existed prior to a program interrupt.

**Save Field Register (SF):** When a program interrupt occurs, this 6-bit register is cleared, then loaded from the instruction field and data field registers. The RMF microinstruction can be given immediately prior to the exit from the program interrupt subroutine to restore the instruction field and data field by transferring the content of the SF into the instruction buffer and the data field register. The SF is cleared during the cycle in which the program count is stored at address 0000 of the JMS instruction forced by a program interrupt request, then the instruction field and data field are strobed into the SF.

**Start Field Signal Generator:** When the PDP-8 core memory capacity is extended, the standard memory is designated as field 0. This circuit produces the Enable Field 0 signal when data field 0 is selected, instruction field 0 is selected, or when break field 0 is selected. Similar circuits are provided for each of the other (up to seven) fields.

**Accumulator Transfer Gating:** This gating allows the content of the save field register, instruction field register, or the data field register to be strobed into the accumulator. Transfer of information in this manner is accomplished by circuits which sample the content of registers and supply positive pulses to the AC upon receipt of IOT command pulses. During an RIB microinstruction, bits 6 through 11 of the AC are set by the content of the save field register. During an RIF microinstruction, bits 6 through 8 of the AC are set by the content of the instruction field register. During an RDF microinstruction, bits 6 through 8 of the AC are set by the content of the data field register.

**Device Selector:** Bits 3 through 5 of the IOT instruction are decoded to produce the IOT command pulses for the memory extension control. Bits 6 through 8 of the instruction are not used for device selection since they specify a field number in some commands. Therefore, the select code for this device selector is designated as 2X. Each Type 184 Memory Module consists of a core array, address selection circuits, inhibit selection circuits, sense amplifiers, and memory drivers which are identical with these in the standard PDP-8.

## Instructions

The instructions for the Type 183 option do not use the IOP generator and extend the IOT instruction list to include the following:

### Change to Data Field N (CDF)

Octal Code: 62N1

Event Time: Not applicable

Indicators: IOT, FETCH

Execution Time: 1.5 microseconds

Operation: The data field register is loaded with the program-selected field number (N = 0 to 7). All subsequent memory requests for operands are



automatically switched to that data field until the data field number is changed by a new CDF command, or during a program interrupt.  
Symbol: MB6 - 8 = > DF

#### **Change Instruction Field (CIF)**

Octal Code: 62N2  
Event Time: Not applicable  
Indicators: IOT, FETCH  
Execution Time: 1.5 microseconds  
Operation: The instruction buffer register is loaded with the program-selected field number (N = 0 to 7). The next JMP or JMS instruction causes the new field to be entered.  
Symbol: MB6 - 8 = > IB

#### **Read Data Field (RDF)**

Octal Code: 6214  
Event Time: Not applicable  
Indicators: IOT, FETCH  
Execution Time: 1.5 microseconds  
Operation: The content of the data field register is transferred into bits 6, 7, 8 of the AC. All other bits of the AC are unaffected.

Symbol: DF = > AC6 - 8

#### **Read Instruction Field (RIF)**

Octal Code: 6224  
Event Time: Not applicable  
Indicators: IOT, FETCH  
Execution Time: 1.5 microseconds  
Operation: The content of the instruction field register is transferred into bits 6, 7, 8 of the AC. All other bits of the AC are unaffected.  
Symbol: IF = > AC6 - 8

#### **Read Interrupt Buffer (RIB)**

Octal Code: 6234  
Event Time: Not applicable  
Indicators: IOT, FETCH  
Execution Time: 1.5 microseconds  
Operation: The instruction field and data field held in the save field register during a program interrupt are transferred into bits 6 through 8, and 9 through 11 of the AC respectively.  
Symbol: SF 0 - 2 = > AC6 - 8  
SF 3 - 5 = > AC9 - 11

#### **Restore Memory Field (RMF)**

Octal Code: 6244  
Event Time: Not applicable  
Indicators: IOT, FETCH  
Execution Time: 1.5 microseconds  
Operation: This command is used upon exit from the program interrupt subroutine in another field. The data and instruction fields that were interrupted by the subroutine are restored by transferring the content of the save field register into the instruction buffer and data field registers.  
Symbol:

SF 0 - 2 = > IB  
SF 3 - 5 = > DF

## Programming

Instructions and data are accessed from the currently assigned instruction and data fields, where instructions and data may be stored in the same or different memory fields. When indirect memory references are executed, the operand address refers first to the instruction field to obtain an effective address, which in turn, refers to a location in the currently assigned data field. All instructions and operands are obtained from the field designated by the content of the instruction field register, except for indirectly-addressed operands which are specified by the content of the data field register. In other words, the DF is effective only in the Execute cycle that is directly preceded by the Defer cycle of a memory reference instructions, as follows:

Indirect (Bit 3)	Page or Z Bit (Bit 0)	Field In IF	Field In DF	Effective Address
0	0	m	n	The operand is in page 0 of field m at the page address specified by bits 5 through 11.
0	1	m	n	The operand is in the current page of field m at the page address specified by bits 5 through 11.
1	0	m	n	The absolute address of the operand in field n is taken from the content of the location in page 0 of field m designated by bits 5 through 11.
1	1	m	n	The absolute address of the operand in field n is taken from the content of the location in the current page of field m designated by bits 5 through 11.

Each field of extended memory contains eight autoindex registers in addresses 10 through 17. For example, assume that a program in field 2 is running (IF = 2) and using operands in field 1 (DF = 1) when the instruction TAD I 10 is fetched. The Defer cycle is entered (bit 3 = 1) and the content of location 10 in field 2 is read, incremented, and rewritten. If address 10 in field 2 originally contained 4321, it now contains 4322. In the Execute cycle the operand is fetched from location 4322 of field 1.

Program control is transferred between memory fields by the CIF commands. The instruction does not change the instruction field directly, since this would make it impossible to execute the next sequential instruction. The CIF instruction sets the new instruction field into the IB for automatic transfer into the IF when either a JMP or JMS instruction is executed. The DF is unaffected by the JMP and JMS instructions. The 12-bit program counter is set in the normal manner and, since the IF is an extension on the most significant end of the PC, program sequence resumes in the new memory field following a JMP or JMS. Entry into a program interrupt is inhibited after the CIF instruction until a JMP or JMS is executed.

To call a subroutine that is out of the current field, the data field register is set to indicate the field of the calling JMS, which establishes the location of the operands as well as the identity of the return field. The instruction field is set to the field of the starting address of the subroutine. The following sequence returns program control to the main program from a subroutine that is out of the current field.

```

/PROGRAM OPERATIONS IN MEMORY FIELD 2
/INSTRUCTION FIELD = 2; DATA FIELD = 2
/CALL A SUBROUTINE IN MEMORY FIELD 1
/INDICATE CALLING FIELD LOCATION BY THE CONTENT OF THE DATA FIELD

```

```

          CIF      10      /CHANGE TO INSTRUCTION
                          /FIELD 1 = 6212
          JMS      1 SUBRP /SUBRP = ENTRY ADDRESS
          CDF      20      /RESTORE DATA FIELD
SUBRP,    SUBR      /POINTER
/CALLED SUBROUTINE
          0          /SUBR = PC + 1 AT CALLING POINT
          RDF          /READ DATA FIELD INTO AC
          TAD RETURN /CONTENT OF THE AC = 6202 + DATA
                          /FIELD BITS
          DCA EXIT    /STORE INSTRUCTION SUBROUTINE
          .
          .
          .
EXIT,     0          /A CIF INSTRUCTION
          JMP I SUBR /RETURN
RETURN,   CIF

```

When a program interrupt occurs, the current instruction and data field numbers are automatically stored in the 6-bit save field register, then the IF and DF are cleared. The 12-bit program count is stored in location 0000 of field 0 and program control advances to location 0001 of field 0. At the end of the program interrupt subroutine the RMF instruction restores the IF and DF from the content of the SF. The following instruction sequence at the end of the program interrupt subroutine continues the interrupted program after the interrupt has been processed:

```

          .          /RESTORE MQ IF REQUIRED
          .
          .
          .          /RESTORE L IF REQUIRED
          .
          .
          .
CLA
TAD AC    /RESTORE AC
RMF       /LOAD IB FROM SF
ION       /TURN ON INTERRUPT SYSTEM
JMP I 0   /RESTORE PC WITH CONTENT OF
          /LOCATION 0 AND LOAD IF FROM IB

```

A device using the computer data break facility supplies a 12-bit address to the MA and a 3-bit address extension to the Memory Extension Control Type 183. The address extension is received by a break field decoder which selects the memory field used for the data break.

## MEMORY PARITY (TYPE 188)

Data transmission checking of each word written in and read from core memory is provided by this option. The option replaces the 12-bit core memory with a 13-bit system (driving, inhibiting, sensing circuits as well as a core array constructed of 13 planes) and includes a parity generator and a parity checking circuit. The parity generator produces the 13th bit for each 12-bit data word written in core memory so that the entire word contains an odd number of binary ones. The parity checking circuit monitors each word read from core memory to assure that the odd parity is maintained. If a word read contains an even number of ones a transmission error is indicated by setting a parity error flag. This flag is connected to the program interrupt synchronization element of the computer to initiate a program interrupt subroutine. This routine sequentially checks all equipment error flags to determine the option causing the interrupt and initiates an appropriate service and returns to the main program; or provides a suitable error printout and halts programmed operations. Upon determining that a memory parity error has occurred the program interrupt subroutine can repeat the main program step that caused the error to check the reliability of the error condition, can perform a simple write/read/check routine at the error address, or can determine the status of the machine when the error was detected and re-establish or print out these conditions and halt.

### Instructions

Two instructions are associated with the Type 188 option. They are:

#### **Skip on No Memory Parity Error (SMP)**

Octal Code: 6101

Event Time: 1

Indicator: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The memory parity error flag is sensed and if it contains a 0 (signifying no error has been detected) the PC is incremented so that the next successive instruction is skipped.

Symbol: If Memory Parity Error Flag = 0, then  $PC + 1 = >PC$

#### **Clear Memory Parity Error Flag (CMP)**

Octal Code: 6104

Event Time: 3

Indicator: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The memory parity error flag is cleared.

Symbol:  $0 = >$  Memory Parity Error Flag

### Programming

Both instructions for this option are used in the program interrupt subroutine and in diagnostic maintenance programs. The SMP command is used as a programmed check for memory parity error. In the program interrupt subroutine this command can be followed by a jump to a portion of the routine that services the memory parity option as described previously. The CMP command is used to initialize the memory parity option in preparation for normal programmed operation of the computer.

## EXTENDED ARITHMETIC ELEMENT (TYPE 182)

This option consists of circuits that perform parallel arithmetic operations on positive binary numbers. A 12-bit multiplier quotient register (MQ), a 5-stage step counter (SC), and various shifting and control logic constitute the option. The AC and MB are used in conjunction with these logic elements to perform arithmetic operations. With the addition of this option to a PDP-8 system, indicators on the operator console for the content of each bit of the MQ are activated and a class of instructions is added to the Group 2 Operate instruction list.

### Instructions

The extended arithmetic element (EAE) microinstructions are specified by an operate instruction (operation code 7) in which bits 3 and 11 contain binary ones. Being augmented instructions, the EAE commands are microprogrammed and can be combined with each other to perform non-conflicting logical operations. Format and bit assignments of the EAE commands are indicated in Figure 8.




Figure 8. EAE Microinstruction Bit Assignments

### Multiply (MUY)

Octal Code: 7405

Event Time: 2

Indicators: OPR, FETCH, PAUSE

Execution Time: 9.0 to 21.0 microseconds

Operation: The number held in the MQ is multiplied by the number held in core memory location PC + 1 (or the next successive core memory location after the MUY command). At the conclusion of this command the link contains a 0, the most significant 12 bits of the product are contained in the AC and the least significant 12 bits of the product are contained in the MQ.

Symbol:

$$Y \times MQ = > AC, MQ$$

$$0 = > L$$

### Divide (DVI)

Octal Code: 7407

Event Time: 2

Indicators: OPR, FETCH, PAUSE

Execution Time: 36.5 microseconds or less

Operation: The 24-bit dividend held in the AC (most significant 12 bits) and

the MQ (least significant 12 bits) is divided by the divisor held in core memory location PC + 1 (or the next successive core memory location following the DVI command). At the conclusion of this command the quotient is held in the MQ, the remainder is in the AC, and the L contains a 0. If the L contains a 1, divide overflow occurred so the operation was concluded after the first cycle of the division.

Symbol: AC, MQ  $\div$  Y = > MQ

### Normalize (NMI)

Octal Code: 7411

Event Time: 2

Indicators: OPR, FETCH, PAUSE

Execution Time: 1.5 microseconds + 0.5 microsecond for each shift

Operation: This instruction is used as part of the conversion of a binary number to a fraction and an exponent for use in floating-point arithmetic. The combined content of the AC and the MQ is shifted left by this one command until the content of ACO is not equal to the content of AC1, or until 6000 0000 is contained in the combined AC and MQ, to form the fraction. Zeros are shifted into vacated MQ11 positions for each shift. At the conclusion of this operation, the step counter contains a number equal to the number of shifts performed, which can be loaded into the AC by an SCA command to form the exponent. The content of L is lost. Both positive and negative two's complement numbers can be normalized.

Symbol:

AC<sub>j</sub> = > AC<sub>j</sub> - 1

ACO = > L

MQ<sub>0</sub> = > AC11

MQ<sub>j</sub> = > MQ<sub>j</sub> - 1

0 = > MQ11 until ACO  $\neq$  AC1 or until AC MQ = 6000 0000

### Shift Arithmetic Left (SHL)

Octal Code: 7413

Event Time: 2

Indicators: OPR, FETCH, PAUSE

Execution Time: 3.0 microseconds + 0.5 microsecond for each shift

Operation: This instruction is used for scaling by shifting the combined content of the AC and MQ to the left one position more than the number of positions indicated by the content of core memory at address PC + 1 (or the next successive core memory location following the SHL command). During the shifting, zeros are shifted into vacated MQ11 positions. The L, AC, and MQ are treated as one long register during this operation. Bits shifted out of ACO enter the L, and bits shifted out of the L are lost.

Symbol:

Shift Y + 1 positions as follows:

AC<sub>j</sub> = > AC<sub>j</sub> - 1

ACO = > L

MQ<sub>0</sub> = > AC11

MQ<sub>j</sub> = > MQ<sub>j</sub> - 1

0 = > MQ11

### Arithmetic Shift Right (ASR)

Octal Code: 7415

Event Time: 2

Indicators: OPR, FETCH, PAUSE

Execution Time: 3.0 microseconds + 0.5 microsecond for each shift.

Operation: This instruction is used for scaling and treats the AC and MQ as one long register. The combined content of the AC and the MQ is shifted right one position more than the number contained in memory location PC + 1 (or the next successive core memory location following the ASR command). The sign bit, contained in ACO, enters vacated positions, the sign bit is preserved in the link, information shifted out of MQ11 is lost, and the L is set to correspond to the sign bit during this operation.

Symbol:

Shift Y + 1 positions as follows:

ACO = > L

AC0 = > ACO

ACj = > ACj + 1

AC11 = > MQ0

MQj = > MQj + 1

### Logical Shift Right (LSR)

Octal Code: 7417

Event Time: 2

Indicators: OPR, FETCH, PAUSE

Execution Time: 3.0 microseconds + 0.5 microsecond for each shift.

Operation: This instruction is used for scaling and treats the AC and MQ as one long register. The combined content of the AC and MQ is shifted right one position more than the number contained in memory location PC + 1 (or the next successive core memory location following the LSR command). This command is similar to the ASR command except that zeros enter vacated positions instead of the sign bit entering these locations. Information shifted out of MQ11 is lost and the L is cleared during this operation.

Symbol:

Shift Y + 1 positions as follows:

0 = > L

0 = > ACO

ACj = > ACj + 1

AC11 = > MQ0

MQj = > MQj + 1

### Load Multiplier Quotient (MQL)

Octal Code: 7421

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: This command clears the MQ, loads the content of the AC into the MQ, then clears the AC. This operation is essential to initializing any multiply or divide routine and can be combined with a MUY or DVI command to perform the operation just prior to executing a multiplication or a division using a 12-bit dividend.

Symbol:

0 = > MQ

AC = > MQ

0 = > AC

### Step Counter Load into Accumulator (SCA)

Octal Code: 7441

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the step counter is transferred into the AC. This command is used following an NMI command to establish the exponent of a normalized number to be used in floating point arithmetic. The AC should be cleared prior to issuing this command or the CLA command can be combined with the SCA to clear the AC then effect the transfer.

Symbol: SC V AC = > AC

### **Multiplier Quotient Load into Accumulator (MQA)**

Octal Code: 7501

Event Time: 2

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The content of the MQ is transferred into the AC. This command is given to load the 12 least significant bits of the product into the AC following a multiplication or to load the quotient into the AC following a division. The AC should be cleared prior to issuing this command or the CLA command can be combined with the MQA to clear the AC then effect the transfer.

Symbol: MQ V AC = > AC

### **Clear Accumulator (CLA)**

Octal Code: 7601

Event Time: 1

Indicators: OPR, FETCH

Execution Time: 1.5 microseconds

Operation: The AC is cleared during event time 1, allowing this command to be combined with the other EAE commands that load the AC during event time 2 (such as SCA and MQA).

Symbol: 0 = > AC

## **Programming**

### **MULTIPLICATION**

Multiplication is performed as follows:

1. Load the AC with the multiplier using the TAD instruction.
2. Transfer the content of the AC into the MQ using the MQL command.
3. Give the MUL command.

Note that steps 2 and 3 can be combined into one instruction.

The content of the MQ is then multiplied by the content of the next successive core memory address (PC + 1). At the conclusion of the multiplication the most significant 12 bits of the product are held in the AC and the least significant 12 bits are held in the MQ. This operation takes a maximum of 21.0 microseconds, at the end of this time the next instruction is executed.

The following multiplication program examples indicate the operation of the Type 182 option in closed subroutines (routines which are incorporated into larger routines and are not written in a form which allows them to be called as a normal mathematical subroutine).

### **Multiplication of 12-Bit Unsigned Numbers**

Enter with a 12-bit multiplicand in AC and a 12-bit multiplier in core memory. Exit with high order half of product in a core memory location labeled HIGH, and with low order half of product in the AC. Program time is from 13.5 to 25.5 microseconds.



MQL MUY	/LOAD MQ WITH MULTIPLICAND, INITIATE /MULTIPLICATION
MLTPLR	/MULTIPLIER
DCA HIGH	/STORE HIGH ORDER PRODUCT
MQA	/LOAD AC WITH LOW ORDER PRODUCT

### Multiplication of 12-Bit Signed Numbers, 24-Bit Signed Product

Enter with a 12-bit multiplicand in AC and a 12-bit multiplier in core memory. Exit with signed 24-bit product in core memory locations designated HIGH and LOW. Program time is from 40.5 to 66.0 microseconds.

	CLL		
	SPA		/MULTIPLICAND POSITIVE?
	CMA CML IAC		/NO. FORM TWO'S COMPLEMENT
	MQL		/LOAD MULTIPLICAND INTO MQ
	TAD	MLTPLR	
	SPA		/MULTIPLIER POSITIVE?
	CMA CML IAC		/NO. FORM TWO'S COMPLEMENT
	DCA	MLTPLR	
	RAL		
	DCA	SIGN	/SAVE LINK AS SIGN INDICATOR
	MUY		/MULTIPLY
MLTPLR,	0		/MULTIPLIER
	DCA	HIGH	
	TAD	SIGN	
	RAR		/LOAD LINK WITH SIGN INDICATOR
	MQA		
	SNL		/IS PRODUCT NEGATIVE?
	JMP	LAST	/NO
	CLL CMA IAC		/YES
	DCA	LOW	
	TAD	HIGH	
	CMA		
	SZL		
	IAC		
	DCA	HIGH	
	SKP		
LAST,	DCA	LOW	

### DIVISION

Division is performed as follows:

1. Load the 12 least significant bits of the dividend into the AC using the TAD instruction, then transfer the content of the AC into the MQ using the MQL command.
2. Load the 12 most significant bit of the dividend into the AC.
3. Give the DVI command.

The 24-bit dividend contained in the AC and MQ is then divided by the 12-bit divisor contained in the next successive core memory address (PC + 1). This operation takes a maximum of 36.5 microseconds and is concluded with a 12-bit quotient held in the MQ, the 12-bit remainder in the AC, and the link holding a 0 if divide overflow did not occur. To prevent divide overflow, the divisor in the core memory must be greater than the 12-bits of the dividend held in the AC. When divide overflow occurs, the link is set and the division

is concluded after only one cycle. Therefore the instruction following the divisor in core memory should be an SZL microinstruction to test for overflow. The instruction following the SZL can be a jump to a subroutine that services the overflow. This subroutine can cause the program to type out an error indication, rescale the divisor or the dividend, or perform other mathematical corrections and repeat the divide routine.

The following division program examples indicate the operation of the Type 182 option in closed subroutines.

### Division of 12-Bit Unsigned Numbers

Enter with a 12-bit unsigned dividend in the AC and a 12-bit unsigned divisor in core memory. Exit with remainder in core memory location labeled REMAIN and with the quotient in the AC. Program time is a maximum of 44.0 microseconds.

```

CLL
MQL DVI           /LOAD MQ, INITIATE DIVISION
DIVSOR           /DIVISOR
SZL             /OVERFLOW?
JMP             /YES, EXIT
DCA REMAIN
MQL             /LOAD AC WITH QUOTIENT

```

### Division of a 12-Bit Signed Numbers

Enter with a 12-bit signed dividend in the AC and a 12-bit signed divisor in core memory. Exit with unsigned remainder in core memory location REMAIN and a 12-bit signed quotient in the AC. Program time is a maximum of 65.0 microseconds.

```

CLL
SPA             /DIVIDEND POSITIVE?
CMA CML IAC    /NO
MQL
TAD .+11
SPA             /DIVISOR POSITIVE?
CMA CML IAC    /NO
DCA .+6
SNL             /QUOTIENT NEGATIVE?
CMA             /NO
CLL
DCA SIGN       /SET SIGN INDICATOR
DVI
DIVSOR         /DIVISOR
SZL             /OVERFLOW
JMP             /EXIT ON OVERFLOW
MQL
ISZ SIGN
CMA IAC

```

### AUTOMATIC RESTART (TYPE KR01)

This prewired option protects an operating program in the event of failure of the source of computer primary power. If a power failure occurs, this option causes a program interrupt and enables continued operation for 1 millisecond, allowing the interrupt routine to detect the power low condition as initiator of

the interrupt, and to store the content of active registers (AC, L, MQ, etc.) and the program count in known core memory locations. When power is restored, the power low flag clears and a routine beginning in address 0000 starts automatically. This routine restores the content of the active registers and program counter to the conditions that existed when the interrupt occurred, then continues the interrupted program.

The KR01 option consists of three logic circuits:

A power interrupt circuit monitors the status signal of the computer power supply, and sets a power low flag when power is interrupted (due to a power failure or due to the operation of the POWER lock on the operator console). This flag causes a program interrupt when an interruption in computer power is detected.

A restart circuit assures that when a power interrupt occurs the logic circuits of the computer continue operation for 1 millisecond to allow a program subroutine to store the content of the active registers; maintains the inoperative condition of the computer during periods of power fluctuation; and clears the power low flag and restarts the program when power conditions are suitable for computer operation. A manual RESTART switch on the processor marginal-check frame enables or disables the automatic restart operation. With this switch in the ON (down) position, the option clears the program counter immediately and produces a signal to simulate operation of the START key on the operator console 200 milliseconds after power conditions are satisfactory. The PC is cleared so that operation restarts by executing the instruction in address 0000. This instruction is a JMP to the starting address of the subroutine which restores the content of the active registers and the program counter to the conditions that existed prior to the power low interrupt. The 200-millisecond delay assures that slow mechanical devices, such as Teletype equipment, have come to a complete stop before the program is resumed. Simulation of the manual START function causes the processor to generate a Power Clear pulse to clear internal controls and I/O device registers. With the RESTART switch in the OFF (up) position, the power low flag is cleared but the program must be started manually, possibly after resetting peripheral equipment or by starting the interrupted program from the beginning.

A skip circuit provides programmed sensing of the condition of the power low flag by adding the following instruction to the computer repertoire:

**Skip on Power Low (SPL)**

Octal Code: 6102

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the power low flag is sampled, and if it contains a 1 (indicating a power failure has been detected) the content of the PC is incremented by one so the next sequential instruction is skipped.

Symbol: If Power Low flag = 1, then  $PC + 1 = > PC$

Since the time that operation of the computer can be extended after a power failure is limited to 1 millisecond, the condition of the power low flag should be the first status check made by the program interrupt subroutine. The beginning of the program interrupt subroutine, containing the SPL microinstruc-

tion and the power fail program sequence can be executed in 25.5 microseconds on a basic PDP-8 with an extended arithmetic element. The power fail program sequence stores the content of the active register and program count in designated core memory locations, then relocates the calling instruction of the power restore subroutine to address 0000, as follows:

<u>Address</u>	<u>Instruction</u>	<u>Remarks</u>
0000	—	/STORAGE FOR PC AFTER PROGRAM INTERRUPT
0001	JMP FLAGS	/INSTRUCTION EXECUTED AFTER PROGRAM INTERRUPT
FLAGS,	SPL	/SKIP IF POWER LOW FLAG = 1
	JMP OTHER	/INTERRUPT NOT CAUSED BY POWER LOW, /CHECK OTHER FLAGS
	DCA AC	/INTERRUPT WAS CAUSED BY POWER LOW, /SAVE AC
	RAR	/GET LINK
	DCA LINK	/SAVE LINK
	MQA	/GET MQ
	DCA MQ	/SAVE MQ
	TAD 0000	/GET PC
	DCA PC	/SAVE PC
	TAD RESTRT	/GET RESTART LOCATION
	DCA 0000	/DEPOSIT RESTART LOCATION IN 0000
	HLT	
RESTRT	JMP ABCD	/ABCD IS LOCATION OF RESTART ROUTINE

Automatic program restart begins by executing the instruction stored in address 0000 by the power fail routine. The power restore subroutine restores the content of the active registers, enables the program interrupt facility, and continues the interrupted program from the point at which it was interrupted, as follows:

<u>Address</u>	<u>Instruction</u>	<u>Remarks</u>
0000	JMP ABCD	
ABCD,	TAD MQ	/GET MQ
	SQL	/RESTORE MQ
	TAD LINK	/GET LINK
	CLL RAL	/RESTORE LINK
	TAD AC	/RESTORE AC
	ION	/TURN ON INTERRUPT
	JMP I PO	/RETURN TO INTERRUPTED PROGRAM

## CHAPTER 6


# INPUT/OUTPUT EQUIPMENT INSTRUCTIONS

### TELETYPE AND CONTROL

#### Teletype Model 33 ASR

The standard Teletype Model 33 ASR (automatic send-receive) can be used to type in or print out information at a rate of up to ten characters per second, or to read in or punch out perforated paper tape at a ten characters per second rate. Signals transferred between the 33 ASR and the control logic are standard serial, 11 unit code Teletype signals. The signals consist of marks and spaces which correspond to idle and bias current in the Teletype, and to zeros and ones in the control and computer. The start mark and subsequent eight character bits are one unit of time duration and are followed by the stop mark which is two units.

The 8-bit code used by the Model 33 ASR Teletype unit is the American Standard Code for Information Interchange (ASCII) modified. To convert the ASCII code to Teletype code add 200 octal ( $ASCII + 200_8 = \text{Teletype}$ ). This code is read in the reverse of the normal octal form used in the PDP-8 since bits are numbered from right to left, from 1 through 8, with bit 1 having the least significance. Therefore perforated tape is read:



The Model 33 ASR set can generate all assigned codes except 340 through 374 and 376. Generally codes 207, 212, 215, 240 through 337, and 377 are sufficient for Teletype operation. The Model 33 ASR set can detect all characters, but does not interpret all of the codes that it can generate as commands. The standard number of characters printed per line is 72. The sequence for proceeding to the next line is a carriage return followed by a line feed (as opposed to a line feed followed by a carriage return). Appendix 3 lists the character code for the Teletype. Punched tape format is as follows:

	87	Tape Channel		321
		654	S	
Binary Code	10	110	100	
(Punch = 1)				
Octal Code	2	6	4	

#### Teletype Control

Serial information read or written by the Teletype unit is assembled or disassembled by the control for parallel transfer to the accumulator of the processor. The control also provides the program flags which cause a program interrupt or an instruction skip based upon the availability of the Teletype and the processor as a function of the program.

In all programmed operation, the Teletype unit and control are considered as a Teletype in (TTI) as a source of input intelligence from the keyboard or the

perforated-tape reader and is considered a Teletype out (TTO) for computer output information to be printed and/or punched on tape. Therefore, two device selectors are used; the select code of 03 initiates operations associated with the keyboard/reader, and the device selector, assigned the select code of 04, performs operations associated with the teleprinter/punch. Parallel input and output functions are performed by corresponding IOT pulses produced by the two device selectors. Pulses produced by IOP1 pulse trigger skip gates; pulses produced by the IOP2 pulse clear the control flags and/or the accumulator; and pulses produced by the IOP4 pulse initiate data transfers to or from the control.

## **Keyboard/Reader**

The keyboard and tape reader control contains an 8-bit buffer (TTI) which assembles and holds the code for the last character struck on the keyboard or read from the tape. Teletype characters from the keyboard/reader are received serially by the 8-bit shift register TTI. The character code of a Teletype character is loaded into the TTI so that spaces correspond with binary zeros and marks correspond to binary ones. Upon program command the content of the TTI is transferred in parallel to the accumulator. When a Teletype character starts to enter the TTI the control de-energizes a relay in the Teletype unit to release the tape feed latch. When released, the latch mechanism stops tape motion only when a complete character has been sensed, and before sensing of the next character is started. A keyboard flag is set to one, and causes a program interrupt when an 8-bit computer character has been assembled in the TTI from a Teletype character. The program senses the condition of this flag with a KSF microinstruction and issues a KRB microinstruction which clears the AC, clears the keyboard flag, transfers the content of the TTI into the AC, and enables advance of the tape feed mechanism. Instructions for use in supplying data to the computer from the Teletype are:

### **Skip on Keyboard Flag (KSF)**

Octal Code: 6031

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The keyboard flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Keyboard Flag = 1, then  $PC + 1 = > PC$

### **Clear Keyboard Flag (KCC)**

Octal Code: 6032

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Both the AC and the keyboard flag are cleared in preparation for transferring a Teletype character into the AC.

Symbol:

0 = > AC

0 = > Keyboard Flag

### **Read Keyboard Buffer Static (KRS)**

Octal Code: 6034

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the TTI is transferred into bits 4 through 11 of the AC. This is a static command in that neither the AC nor the keyboard flag is cleared.

Symbol:  $TTI \vee AC\ 4-11 = > AC\ 4-11$

### **Read Keyboard Buffer Dynamic (KRB)**

Octal Code: 6036

Event Time: 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The AC and the keyboard flags are both cleared, then the content of the TTI is transferred into bits 4 through 11 of the AC.

Symbol:

$0 = > AC, \text{ Keyboard Flag}$

$TTI \vee AC\ 4-11 = > AC\ 4-11$

A program sequence loop to read input information into the computer from the Teletype keyboard or tape reader can be written as follows:

```
LOOK,      KSF           /SKIP WHEN TTI IS FULL
            JMP LOOK
            KRB           /READ TTI INTO AC
```

### **Teleprinter/Punch**

Eight-bit computer characters from the accumulator are loaded in parallel into the 8-bit flip-flop shift register TTO for transmission to the Teletype unit. The control generates the start space, then shifts the eight character bits into the printer selector magnets of the Teletype unit, and then produces the stop mark. This transfer of information from the TTO into the Teletype unit is accomplished in a serial manner at the normal Teletype rate. A teleprinter flag in the teleprinter control is set when the last bit of the Teletype code has been sent to the teleprinter/punch, indicating that the TTO is ready to receive a new character from the AC. The flag is connected to both the program interrupt synchronization element and the PC control (instruction skip) element. Upon detecting the set (binary one) condition of the flag by means of the TSF microinstruction the program issues a TLS microinstruction which clears the flag and loads a new computer character into the TTO.

The instruction list for printing or punching is:

#### **Skip on Teleprinter Flag (TSF)**

Octal Code: 6041

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The teleprinter flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Teleprinter Flag = 1, then  $PC + 1 = > PC$

### Clear Teleprinter Flag (TCF)

Octal Code: 6042  
Event Time: 2  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The teleprinter flag is cleared to 0.  
Symbol: 0 = > Teleprinter Flag

### Load Teleprinter and Print (TPC)

Octal Code: 6044  
Event Time: 3  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The TTO is loaded from the content of bits 4 through 11 of the AC; then the Teletype character just loaded is selected, and punched and/or printed.

Symbol: AC 4-11 = > TTO

### Load Teleprinter Sequence (TLS)

Octal Code: 6046  
Event Time: 2, 3  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The teleprinter flag is cleared; then a Teletype character code is transferred from the content of AC 4-11 into the TTO, the character is selected and punched and/or printed.  
Symbol:

0 = > Teleprinter Flag  
AC 4-11 = > TTO

A program sequence loop to print and/or punch a character when the TTO is free can be written as follows:

```
FREE,      TSF          /SKIP WHEN FREE
           JMP FREE
           TLS          /LOAD TTO, PRINT OR PUNCH
```

### Teletype System Type LT08

The Teletype facility of the basic computer can be expanded to accommodate several Model 33 or Model 35 Automatic Send Receive or Keyboard Send Receive units by addition of the Type LT08 option. Each Teletype line added to the PDP-8 system contains logic elements that are functionally identical to those of the basic Teletype control. Therefore, instructions and programming for each line of an LT08 equipment are similar to those described previously for the basic Teletype unit. The following device select codes have been assigned for five lines of LT08 equipment:

<u>Line Unit</u>	<u>Select Codes</u>
1	40 and 41
2	42 and 43
3	44 and 45
4	46 and 47
5	11 and 12



Instruction mnemonics for Teletype equipment in the LT08 system are not recognized by the program assembler (PAL III) and must be defined by the programmer. Mnemonic codes can be defined by the mnemonic code of the comparable basic Teletype microinstruction, suffixed with "LT" and the line number. For example, the following instructions can be defined for line 3:

<u>Mnemonic</u>	<u>Octal</u>	<u>Operation</u>
TSFLT3	6441	Skip if teleprinter 3 flag is a 1.
TCPLT3	6442	Clear teleprinter 3 flag.
TPCLT3	6444	Load teleprinter 3 buffer (TT03) from the content of AC4-11 and print and/or punch the character.
TLSLT3	6446	Load TT03 from the content of AC4-11, clear teleprinter 3 flag, and print and/or punch the character
KSFLT3	6451	Skip if keyboard 3 flag is a 1.
KCCLT3	6452	Clear AC and clear keyboard 3 flag.
KRSLT3	6454	Read keyboard 3 buffer (TT13) static. The content of TT13 is loaded into AC4-11 by an OR transfer.
KRBLT3	6456	Clear the AC, clear keyboard 3 flag, and read the content of TT13 into AC4-11.

## **HIGH-SPEED PERFORATED TAPE READER AND CONTROL (TYPE PC02)**

This device senses 8-hole perforated paper or Mylar tape photoelectrically at 300 characters per second. The reader control requests reader movement, transfers data from the reader into the reader buffer (RB), and signals the computer when incoming data is present. Reader tape movement is started by a reader control request to simultaneously release the brake and engage the clutch. The 8-bit reader buffer sets the reader flag to 1 when it has been filled from the reader and transfers data into bits 4 through 11 of the accumulator under program control. The reader flag is connected to the computer program interrupt and instruction skip facilities, and is cleared by IOT pulses. Tape format is as described for the Teletype unit. Computer instructions for the reader are:

### **Skip on Reader Flag (RSF)**

Octal Code: 6011

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The reader flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Reader Flag = 1, then  $PC + 1 = > PC$

### **Read Reader Buffer (RRB)**

Octal Code: 6012

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the reader buffer is transferred into bits 4 through 11 of the AC and the reader flag is cleared. This command does not clear the AC.

Symbol:

$RB \vee AC\ 4-11 = > AC\ 4-11$

$0 = > \text{Reader Flag}$

### Reader Fetch Character (RFC)

Octal Code: 6014

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The reader flag and the reader buffer are both cleared, one character is loaded into the reader buffer from tape, and the reader flag is set when this operation is completed.

Symbol:

0 = > Reader Flag, RB

Tape Data = > RB

1 = > Reader Flag when done

A program sequence loop to read a character from perforated tape can be written as follows:

```
LOOK,      RFC          /FETCH CHARACTER FROM TAPE
           RSF          /SKIP WHEN RB FULL
           JMP LOOK
           CLA
           RRB          /LOAD AC FROM RB
```

### HIGH-SPEED TAPE PUNCH CONTROL (TYPE PC03)

This option consists of a Royal McBee paper tape punch that perforates 8-hole tape at a rate of 50 characters per second. Information to be punched on a line of tape is loaded in an 8-bit punch buffer (PB) from AC bits 4 through 11. The punch flag becomes a 1 at the completion of punching action, signaling that new information may be transferred into the punch buffer, and punching initiated. The punch flag is as described for the Teletype unit. The punch instructions are:

#### Skip on Punch Flag (PSF)

Octal Code: 6021

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The punch flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Punch Flag = 1, then  $PC + 1 = > PC$

#### Clear Punch Flag (PCF)

Octal Code: 6022

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Both the punch flag and the punch buffer are cleared in preparation for receiving a new character from the computer.

Symbol: 0 = > Punch Flag, PB

#### Load Punch Buffer and Punch Character (PPC)

Octal Code: 6024

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: An 8-bit character is transferred from bits 4 through 11 of the AC into the punch buffer and then this character is punched. This command does not clear the punch flag or the punch buffer.

Symbol: AC4-11 V PB = > PB

### Load Punch Buffer Sequence (PLS)

Octal Code: 6026

Event Time: 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The punch flag and punch buffer are both cleared, the content of bits 4 through 11 of the AC is transferred into the punch buffer, the character in the PB is punched in tape, and the punch flag is set when the operation is completed.

Symbol:

0 = > Punch Flag, PB

AC4-11 = > PB

1 = > Punch Flag when done

A program sequence loop to punch a character when the punch buffer is "free" can be written as follows:

```
FREE,          PSF          /SKIP WHEN FREE
              JMP FREE
              PLS          /LOAD PB FROM AC AND PUNCH
                          /CHARACTER
```

### ANALOG-TO-DIGITAL CONVERTER (TYPE 189)

This converter operates in the conventional successive approximation manner, using the memory buffer register as a distributor shift register and using the accumulator as the digital buffer register. Converter operation is initiated by an IOT command that produces a Pause pulse (as most IOT commands do) and starts the conversion process. With the AC cleared, this process starts by assuming that the value of the analog input signal is at mid scale by setting a binary 1 into the most significant bit of the accumulator and producing a voltage equal to the center of the input range of the converter (ground to -10 volts). This voltage is produced by a digital-to-analog converter which operates as a function of a number contained in the accumulator. This voltage is then compared with the analog input signal and the result of the comparison is used to clear the most significant bit of the accumulator if the approximated voltage generated is of greater amplitude than the analog input signal. This process is then repeated by setting the next least significant bit of the accumulator to the 1 state, generating the analog signal according to the content of the accumulator, and comparing this signal with the analog input signal to clear the bit of the AC which was just set previously if the generated signal is greater than the input signal being measured. This process is repeated a number of times depending upon the prewired accuracy of the conversion. Each approximation reduces the error of the resultant binary number in the AC by approximately one half. The bit of the accumulator which is first set and then evaluated, is controlled by the memory buffer register. During the first approximation, a binary 1 is set into most significant bit of the MB and is shifted right one place at the conclusion of each approximation. The bit of the accumulator which is processed is determined by the location of this

binary 1 in the MB. Sensing of the location of this binary 1 in the MB is also used to control the number of approximations performed, and hence determines the accuracy of the conversion. Since the conversion is started at the time the binary 1 is shifted in the MB, one conversion takes place after the sensing of the 1 in the MB which discontinues the conversion process. At the conclusion of the conversion a Restart pulse is produced by the converter which clears the MB and continues the normal computer program. At this time the digital equivalent of the analog input signal is contained in the accumulator as a 12-bit unsigned binary number. Insignificant magnitude bits can be rotated out of the AC by an instruction such as 7110 (RAR and CLL).

To save program running time, the converter should be adjusted to provide only the accuracy required by the program application. Maximum error of the converter is equal to the switching point error plus the quantization error. Maximum quantization error is equal to the binary value of the least significant bit. Switching point error and total conversion time are functions of the adjusted accuracy of the converter as indicated in Table 1.

Table 1. Analog-to-Digital Converter Type 189 Characteristics

Adjusted Bit Accuracy	Switching Point Error (in per cent)	Conversion Time per Bit (in microseconds)	Total Conversion Time (in microseconds)	Instruction Execution Time (in microseconds)
6	±1.6	1.0	6	7.6
7	±0.8	1.85	13	14.6
8	±0.4	2.5	20	21.6
9	±0.2	2.7	24	25.6
10	±0.1	2.7	27	28.6
11	±0.05	4.1	45	46.6
12	±0.025	4.6	55	56.6

The ADC is the only instruction associated with the Type 189 converter.

#### **Convert Analog to Digital (ADC)**

Octal Code: 6004

Event Time: Not applicable

Indicators: IOT, FETCH, PAUSE

Execution Time: This time is related to the adjusted converter accuracy as listed in Table 1.

Operation: The analog input signal is converted to an unsigned digital value which is held in the AC at the end of the conversion.

Symbol: None

#### **ANALOG-TO-DIGITAL CONVERTER (TYPE 138E) AND MULTIPLEXER CONTROL (TYPE 139E)**

The Type 138E/139E General-Purpose Analog-to-Digital Converter and Multiplexer Control combines a versatile, multipurpose converter with a multiplexer to provide a fast, automatic, multichannel scanning and conversion capability. It is intended for use in systems in which computers sample and process

analog data from sensors or other external signal sources at high rates. For example, analog data on each of 64 channels can be accepted and converted into 12-bit digital numbers 415 times per second.\* Switching point accuracy in this instance is 99.975 per cent, with an additional quantization error of half the least significant bit (LSB). If less resolution and accuracy is required, all 64 channels can be scanned and the analog signals on them converted into 6-bit digital numbers 1,360 times each second.\*\* Switching point accuracy in this case is 99.2 per cent, again with the additional quantization error of half the digital value of the LSB.

The Type 139 Multiplexer Control can include from 1 to 32 series A100 Multiplexer modules determined by the user. Each module addresses one of two channels for a maximum of 64 channels per Type 139E control. In the Individual Address mode, the Type 139 routes the data from any selected channel to the Type 138E converter input. In the Sequential Address mode, the multiplexer advances its channel address by one each time it receives an increment command, returning to channel zero after scanning the last channel. Sequenced operations can be short-cycled when the number of channels in use is less than the maximum available.

\*Conversion rate =  $[(35 + 2.5) (10^{-6}) (64)]^{-1} = 415 \text{ cycles/sec}$

\*\*Conversion rate =  $[(9 + 2.5) (10^{-6}) (64)]^{-1} = 1360 \text{ cycles/sec}$

Table 2. Analog-to-Digital Converter Type 139E Characteristics

Word Length (in bits)	Switching Point Error*** (in percent)	Total Conversion Time (in microseconds)	Conversion Rate (in kc)
6	±1.6	9.0	110.0
7	±0.8	10.5	95.0
8	±0.4	12.0	83.0
9	±0.2	13.5	74.0
10	±0.1	17.0	58.5
11	±0.05	25.0	40.0
12	±0.025	35.0	28.5

\*\*\*±½ LSB for quantizing error.

The Type 138E is a successive approximation converter that measures a 0 to 10 volt analog input signal and provides a binary output indication of the amplitude of the input signal. Output indication accuracy is a function of the conversion time, and is determined by a switch on the front panel. Each of the seven positions of the rotary switch establishes an output word length, conversion accuracy, and conversion time for operation of the converter. Overall conversion error equals switching point error plus a quantization of ±½ the digital value of the LSB. Converter characteristics selected for each switch position are specified in Table 2.

### Converter Specifications

Monotonicity: Guaranteed for all settings  
Aperture Time: Same as conversion time  
Converter Recovery Time: None

Analog Input: 0 to -10 volts is standard. Bipolar or specific amplitude range input can be accommodated on special request. If a different voltage range is desired, it is recommended that an amplifier be used at the source, since this will also provide a low driving impedance and reduce the possibilities of noise pickup between the source and the converter.

Input Loading:  $\pm 1$  microampere and 125 picofarads for the standard 0 to -10 volt input.

Digital Output: A signed 6- to 12-bit binary number in 2's complement notation. A 0 volt input yields a digital output number of 4000<sub>8</sub>; a -5 volt input produces 0000<sub>8</sub>; and a -10 volt input gives an output of 3777<sub>8</sub>.

Controls: Binary readout indicators and a seven-position rotary switch for selecting converter characteristics are provided on the front panel.

The Type 139E Multiplexer Control is intended for use with the Type 138E or Type 189 analog-to-digital conversion systems in applications where the PDP-8 must process sampled analog data from multiple sources at high speeds. Under program control the multiplexer can select from 2 to 64 analog input signal channels for connection to the input of an analog-to-digital converter. Channel selection is provided by Type A100, A101, A102, or A103 Multiplex Switch FLIP CHIP modules. These module types each have slightly different timing, impedance, and power characteristics so that multiplexers can be built for wide differences in application by selecting the appropriate module type. Each module contains two independent, floating, transistor switches letting the user select any multiple of two channels to a maximum of 64. In the individual address mode, the Type 139E routes the analog data from any program-selected channel to the converter input. In the sequential address mode, the multiplexer advances the channel address by one each time it receives an incrementing command, returning to channel zero after scanning the last channel. Sequenced operations can be short-cycled when the number of channels in use is less than the maximum available.

A 6-bit channel address register (CAR) specifies a channel number from 0-77<sub>8</sub>. A channel address may be chosen in one of two ways. It can be specified by the content of bits 6-11 of the AC or by incrementing the content of the CAR.

## Multiplexer Specifications

Indicators: Six binary indicators on the front panel give visual indication of the selected channel.

Multiplexer Switching Time: The time required to switch from one channel to any program-specified channel, or to select the next adjacent channel when the content of the CAR is incremented is 2.5 microseconds. This time is measured from when either a select or increment command is received.

Both the converter and multiplexer circuits are constructed entirely of FLIP CHIP modules. Both the Type 138E converter and the Type 139E Multiplex Control (implemented to 24 input channels) circuits can be contained in one standard 64-connector module mounting panel.

The following IOT commands have been assigned to the Type 138E/139E converter system:

### **Skip on A-D Flag (ADSF)**

Octal Code: 6531

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The A-D converter flag is sensed, and if it contains a binary 1 (indicating that the conversion is complete) the content of the PC is incremented by one so that the next instruction is skipped.

Symbol: If A-D Flag = 1, then  $PC + 1 = > PC$

### **Convert Analog Voltage to Digital Value (ADCV)**

Octal Code: 6532

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: This time is a function of the accuracy and word length switch setting as listed in Table 2.

Operation: The A-D converter flag is cleared, the analog input voltage is converted to a digital value, and then the A-D converter flag is set to 1. The number of binary bits in the digital-value word and the accuracy of the word is determined by the preset switch position.

Symbol:

0 = > A-D Flag at start of conversion, then

1 = > A-D Flag when conversion is done.

### **Read A-D Converter Buffer (ADRB)**

Octal Code: 6534

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The converted number contained in the converter buffer (ADCB) is transferred into the AC left justified; unused bits of the AC are left in a clear state, and the A-D converter flag is cleared. This command must be preceded by a CLA instruction.

Symbol:

ADCB = > AC

0 = > A-D Converter Flag

### **Clear Multiplexer Channel (ADCC)**

Octal Code: 6541

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The channel address register (CAR) of the multiplexer is cleared in preparation for setting of a new channel.

Symbol: 0 = > CAR

### **Set Multiplexer Channel (ADSC)**

Octal Code: 6542

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The channel address register of the multiplexer is set to the channel specified by bits 6 through 11 of the AC. A maximum of 64 single-ended or 32 differential input channels can be used.

Symbol: AC 6-11 = > CAR

### Increment Multiplexer Channel (ADIC)

Octal Code: 6544

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the channel address register of the multiplex is incremented by one. If the maximum address is contained in the register when this command is given, the minimum address (00) is selected.

Symbol:  $CAR + 1 = > CAR$

### Converter Program

A program to cycle through all channels of the converter a given number of times, storing the conversion values at successive core memory locations can be written as follows:

```
LOOP,      ADIC          /INCREMENT CAR
           ADCV          /INITIATE CONVERSION
           ADSF          /WAIT FOR FLAG
           JMP .-1
           ADRB          /READ A-D CONVERTER BUFFER
           DCA I Z 10    /STORE RESULT IN ADDRESS SPECIFIED
                           /BY AUTO-INDEX REGISTER 10
           ISZ CNTR      /INCREMENT CYCLE COUNTER
           JMP LOOP      /REPEAT CYCLE
                           /END OF LOOP
```

Executive of this program loop takes 25.5 microseconds plus the conversion time, which is 35 microseconds maximum. Therefore, the worst case conditions for this routine require a 60.5-microsecond execution time and a minimum conversion rate of 16.5 kh.

### DIGITAL-TO-ANALOG CONVERTER (TYPE AA01A)

The general-purpose Digital-to-Analog Converter Type AA01A converts 12-bit binary computer output numbers to analog voltages. The basic option consists of three channels, each containing a 12-bit digital buffer register and a digital-to-analog converter (DAC). Digital input to all three registers is provided, in common, by one 12-bit input channel which receives bussed output connections from the accumulator. Appropriate precision voltage reference supplies are provided for the converters.

One IOT microinstruction simultaneously selects a channel and transfers a digital number into the selected register. Each converter operates continuously on the content of the associated register to provide an analog output voltage.

Type AA01A options can be specified in a wide range of basic configurations; e.g., with from one to three channels, with or without output operational amplifiers, and with internally or externally supplied reference voltages. Configurations with double buffer registers in each channel are also available.

Each single-buffered channel of the equipment is operated by a single IOT command. Select codes of 55, 56, and 57 are assigned to the AA01A, making it possible to operate nine single-buffered channels or various configurations of double-buffered channels. A typical instruction for the AA01A is:



### **Load Digital-to-Analog Converter 1 (DAL1)**

Octal Code: 6551

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the accumulator is loaded into the digital buffer register of channel 1.

Symbol: AC = > DAC1

The analog output voltage of a standard converter is from ground to  $-9.9976$  volts (other voltages are available in equipment containing output operational amplifiers). All binary input numbers are assumed to be 12 bits in length with negative numbers represented in 2's complement notation. An input of  $4000_2$  yields an output of ground potential; an input of  $0000_2$  yields an output of  $-5$  volts; and an input of  $1777_2$  yields an output of  $-10$  volts minus the analog value of the least significant digital bit. Output accuracy is  $\pm 0.0125\%$  of full scale and resolution is  $0.025\%$  of full scale value. Response time, measured directly at the converter output, is 3 microseconds for a full-scale step change to 1 least significant bit accuracy. Maximum buffer register loading rate is 2 megahertz.

## **DISPLAY EQUIPMENT**

Cathode-ray tube display equipment available for use with the PDP-8 includes the Oscilloscope Display Type 34D and the Precision Display Type 30N. The Light Pen Type 370 operates with either of these devices.

### **Oscilloscope Display Type 34D**

Type 34D is a two axis digital-to-analog converter and an intensifying circuit, which provides the Deflection and Intensify signals needed to plot data on an oscilloscope. Coordinate data is loaded into an X buffer (XB) or a Y buffer (YB) from bits 2 through 11 of the accumulator. The binary data in these buffers is converted to a  $-10$  to  $0$  volt Analog Deflection signal. The 30-volt Intensify signal is connected to the grid of the oscilloscope CRT. The duration of this signal, and hence the intensity of the point displayed, is determined by a 2-bit brightness register (BR). The content of the BR controls timing circuits that establish nominal durations of 1-, 2-, or 4-microsecond for the Intensify signal. The BR is loaded from a number contained in the appropriate IOT instruction. Application of power to the computer or pressing of the START key resets the BR to the maximum brightness. Points can be plotted at approximately a 30-kilohertz rate. The instructions for this display are:

#### **Clear X Coordinate Buffer (DCX)**

Octal Code: 6051

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The X coordinate buffer is cleared in preparation for receiving new X-axis display data.

Symbol: 0 = > XB

#### **Clear and Load X Coordinate Buffer (DXL)**

Octal Code: 6053

Event Time: 1, 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The X coordinate buffer is cleared, then loaded with new X-axis data from bits 2 through 11 of the AC.

Symbol:

0 = > XB

AC2-11 = > XB

#### **Clear Y Coordinate Buffer (DCY)**

Octal Code: 6061

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The Y coordinate buffer is cleared in preparation for receiving new Y-axis display data.

Symbol: 0 = > YB

#### **Clear and Load Y Coordinate Buffer (DYL)**

Octal Code: 6063

Event Time: 1, 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The Y coordinate buffer is cleared then loaded with new Y-axis data from bits 2 through 11 of the AC.

Symbol:

0 = > YB

AC 2-11 = > YB

#### **Intensify (DIX)**

Octal Code: 6054

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Intensify the point defined by the content of the X and Y coordinate buffers. This command can be combined with the DXL command.

Symbol: None

#### **Intensify (DIY)**

Octal Code: 6064

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Intensify the point defined by the content of the X and Y coordinate buffers. This command is identical to the DIX command except that it can be combined with the DYL command.

Symbol: None

#### **X Coordinate Sequence (DXS)**

Octal Code: 6057

Event Time: 1, 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: This command executes the combined functions performed by the DXL and DIX commands. The X coordinate buffer is cleared then loaded from the content of AC2 through AC11, then the point defined by the content of the X and Y buffers is intensified.

Symbol:

0 = > XB  
AC 2-11 = > XB  
then intensify

### Y Coordinate Sequence (DYS)

Octal Code: 6067

Event Time: 1, 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: This command executes the combined functions performed by the DYL and DIY commands. The Y coordinate buffer is cleared, then loaded from the content of bits AC2 through 11, then the point defined by the content of the X and Y coordinate buffers is intensified.

Symbol:

0 = > YB  
AC 2-11 = > YB  
then intensify

### Set Brightness Control (DSB)

Octal Code: 607X

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The brightness register (BR) is loaded from the content of bits 10 and 11 of the instruction. When the instruction is 6075 the minimum brightness (0.4 microsecond) is set, when 6076 the medium brightness (0.8 microsecond) is set, and when 6077 the maximum brightness (3.0 microseconds) is set.

Symbol: MB10-11 = > BR

The following program sequence to display a point assumes that the coordinate data is stored in known addresses X and Y.

```
X,  
Y,  
BEG,   CLA  
        TAD X   /LOAD AC WITH X  
        DXL     /CLEAR AND LOAD XB  
        CLA  
        TAD Y   /LOAD AC WITH Y  
        DYS     /CLEAR AND LOAD YB, DISPLAY POINT
```

## Precision CRT Display Type 30N

Type 30N functions are similar to those of the Type 34D Oscilloscope Display in plotting points on a self-contained 16-inch cathode ray tube. A 3-bit brightness register is contained in Type 30N to control the duration of the Intensify signal supplied to the CRT. The content of this register specifies the brightness of the point being displayed according to the following scale:

<u>BR Content</u>	<u>Intensity</u>
3	brightest
2	
1	
0	average
7	
6	
5	
4	dimpest

The BR register is loaded by jam transfer (transfer ones and zeros so that clearing is not required) from the AC by the instruction:

#### **Load Brightness Register (DLB)**

Octal Code: 6074

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The brightness register (BR) is loaded by a jam transfer of information contained in bits 9 through 11 of the AC.

Symbol: AC 9-11 = > BR

All other instructions and the instruction sequence are similar to those used in the Type 34D.

#### **Light Pen Type 370**

The light pen is a photosensitive device which detects the presence of information displayed on a CRT. If the light pen is held against the face of the CRT at a point displayed, the display flag will be set to a 1. The light pen display flag is connected into the computer instruction skip facility. The commands are:

#### **Skip on Display Flag (DSF)**

Octal Code: 6071

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the display flag is sensed, and if it contains a 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Display Flag = 1, then PC + 1 = > PC

#### **Clear the Display Flag (DCF)**

Octal Code: 6072

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The display flag is cleared in preparation for sensing another point on the CRT.

Symbol: 0 = > Display Flag

#### **INCREMENTAL PLOTTER AND CONTROL (TYPE 350B)**

Four models of California Computer Products Digital Incremental Recorder can be operated from a Digital Type 350 Increment Plotter Control. Characteristics

of the four recorders are:

<u>CCP Model</u>	<u>Step Size (inches)</u>	<u>Speed (steps/minute)</u>	<u>Paper Width (inches)</u>
563	0.01 or 0.005	12,000	31 \
565	0.01 or 0.005	18,000	12

The principles of operation are the same for each of the four models of Digital Incremental Recorders. Bidirectional rotary step motors are employed for both the X and Y axes. Recording is produced by movement of a pen relative to the surface of the graph paper, with each instruction causing an incremental step. X-axis deflection is produced by motion of the drum; Y-axis deflection, by motion of the pen carriage. Instructions are used to raise and lower the pen from the surface of the paper. Each incremental step can be in any one of eight directions through appropriate combinations of the X and Y axis instructions. All recording (discrete points, continuous curves, or symbols) is accomplished by the incremental stepping action of the paper drum and pen carriage. Front panel controls permit single-step or continuous-step manual operation of the drum and carriage, and manual control of the pen solenoid. The recorder and control are connected to the computer program interrupt and instruction skip facility.

Instructions for the recorder and control are:

**Skip on Plotter Flag (PLSF)**

Octal Code: 6501

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The plotter flag is sensed, and if it contains a 1 the content of the PC is incremented by one so the next sequential instruction is skipped.

Symbol: If Plotter Flag = 1, then  $PC + 1 = > PC$

**Clear Plotter Flag (PLCF)**

Octal Code: 6502

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The plotter flag is cleared in preparation for issuing a plotter operation command.

Symbol:  $0 = > \text{Plotter Flag}$

**Pen Up (PLPU)**

Octal Code: 6504

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The plotter pen is raised from the surface of the paper.

Symbol: None

**Pen Right (PLPR)**

Octal Code: 6511

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The plotter pen is moved to the right in either the raised or lowered

position.  
Symbol: None

**Drum Up (PLDU)**

Octal Code: 6512  
Event Time: 2  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The plotter paper drum is moved upward. This command can be combined with the PLPR and PLDD commands.  
Symbol: None

**Drum Down (PLDD)**

Octal Code: 6514  
Event Time: 3  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The plotter paper drum is moved downward.  
Symbol: None

**Pen Left (PLPL)**

Octal Code: 6521  
Event Time: 1  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The plotter pen is moved to the left in either the raised or lowered position.  
Symbol: None

**Drum Up (PLUD)**

Octal Code: 6522  
Event Time: 2  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The plotter paper drum is moved upward. This command is similar to command 6512 except that it can be combined with the PLPL or PLPD commands.  
Symbol: None

**Pen Down (PLPD)**

Octal Code: 6524  
Event Time: 3  
Indicators: IOT, FETCH, PAUSE  
Execution Time: 3.75 microseconds  
Operation: The plotter pen is lowered to the surface of the paper.  
Symbol: None  
Program sequence must assume that the pen location is known at the start of a routine since there is no means of specifying an absolute pen location in an incremental plotter. Pen location can be preset by the manual controls on the recorder. During a subroutine, the PDP-8 can track the location of the pen on the paper by counting the instructions that increment position of the pen and the drum.

## CARD READER AND CONTROL (TYPE CR01C)

The Card Reader and Control Type CR01C reads standard 12-row, 80-column punched cards at a maximum rate of 100 cards per minute. Cards are read by column, beginning with column 1. One select instruction starts the card moving past the read station. Once a card is in motion, all 80 columns are read. Data in a card column is sensed by mechanical star wheels which close an electrical contact when a hole (binary 1) is detected. Column information is read in one of two program selected modes: alphanumeric and binary. In the alphanumeric mode the 12 information bits in one column are automatically decoded and transferred into the least significant half of the accumulator as a 6-bit Hollerith code. Appendix 3 lists the Hollerith card codes. In the binary mode the 12 bits of a column are transferred directly into the accumulator so that the top row (12) is transferred into ACO and the bottom row (9) is transferred into AC11. A punched hole is interpreted as a binary 1 and no hole is interpreted as a binary 0.

Three program flags indicate card reader conditions to the computer. The data ready flag rises and requests a program interrupt when a column of information is ready to be transferred into the AC. A read alphanumeric or read binary command must be issued within 1.5 milliseconds after the data ready flag rises to prevent data loss. The card done flag rises and requests a program interrupt when the card leaves the read station. A new select command must be issued within 25 milliseconds after the card done flag rises to keep the reader operating at maximum speed. Sensing of this flag can eliminate the need for counting columns, or combined with column counting can provide a check for data loss. The reader-not-ready flag can be sensed by a skip command to provide indication of card reader power off, no card in the read station, or that a reader failure has been detected. When this flag is raised the reader cannot be selected and select commands are ignored. The reader-not-ready flag is not connected to the program interrupt facility and cannot be cleared under program control. Manual intervention is required to clear the reader-not-ready flag. Instructions for the CR01C are:

### Skip on Data Ready (RCSF)

Octal Code: 6631

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the data ready flag is sensed, and if it contains a 1 (indicating that information for one card column is ready to be read) the content of the PC is incremented by one so the next sequential instruction is skipped.

Symbol: If Data Ready Flag = 1, then  $PC + 1 = > PC$

### Read Alphanumeric (RCRA)

Octal Code: 6632

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The 6-bit Hollerith code for the 12 bits of a card column are transferred into bits 6 through 11 of the AC, and the data ready flag is cleared.

Symbol: AC6-11 V Hollerith Code =  $> AC6-11$

0 =  $>$  Data Ready Flag

### **Read Binary (RCRB)**

Octal Code: 6634

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The 12-bit binary code for a card column is transferred directly into the AC, and the data ready flag is cleared. Information from the card column is transferred into the AC so that card row 12 enters AC0, row 11 enters AC1, row 0 enters AC2, . . . and row 9 enters AC 11.

Symbol: AC V Binary Code = > AC

0 = > Data Ready Flag

### **Skip on Card Done Flag (RCSP)**

Octal Code: 6671

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the card done flag is sensed, and if it contains a 1 (indicating that the card has passed the read station) the content of the PC is incremented to skip the next sequential instruction.

Symbol: If Card Done Flag = 1, then PC + 1 = > PC

### **Select Card Reader and Skip If Ready (RCSE)**

Octal Code: 6672

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the reader-not-ready flag is sensed and if it contains a 1 (indicating that the card reader is ready for programmed operation) the PC is incremented to skip the next sequential instruction; a card is started towards the read station from the feed hopper; and the card done flag is cleared. If the reader-not-ready flag contains a 0 (indicating power is off or no card is in the read station) card selection (motion) does not occur and the skip does not occur.

Symbol: If Reader-Not-Ready Flag = 1, then PC + 1 = > PC

0 = > Card Done Flag

### **Clear Card Done Flag (RCRD)**

Octal Code: 6674

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The card done flag is cleared. This command allows a program to stop reading at any point in a card deck.

Symbol: 0 = > Card Done Flag

A logical instruction sequence to read cards is:

START,	RCSE	/START CARD MOTION AND SKIP IF READY
	JMP NOT RDY	/JUMP TO SUBROUTINE THAT TYPES OUT
		/"CARD READER MANUAL INTERVENTION
		/REQUIRED" OR HALTS



NEXT,	RCSF	/DATA READY?
	JMP -1	/NO, KEEP WAITING
	RCRA or RCRB	/YES, READ ONE CHARACTER OR ONE
		/COLUMN
	DCA I STR	/STORE DATA
	RCSD	/END OF CARD?
	JMP NEXT	/NO, READ NEXT COLUMN
	JMP OUT	/YES, JUMP TO SUBROUTINE THAT CHECKS
		/CARD COUNT OR REPEATS AT START FOR
		/NEXT CARD

No validity or registration checking is performed by the CR01C. A programmed validity check can be made by reading each card column in both the alphanumeric and the binary mode (within the 1.5 millisecond time limitation), then performing a comparison check.

Before commencing a card reading program energize the reader, load the feed hopper with cards, and manually feed the first card to the read station. The function of the manual controls and indicators are as follows (as they appear from right to left on the card reader):

<u>Control or Indicator</u>	<u>Function</u>
ON/OFF switch	Controls the application of primary power to the reader. When power is applied, the reader is ready to respond to operation of the other keys or programmed commands.
AUTO/MAN switch	Controls card reading. In the manual position this switch disables the card feed mechanism so that cards must be manually placed on the read table and registered by pressing the REG key. In the automatic position card motion from the feed hopper through the read station is under program control.
REG switch	When the AUTO/MAN switch is in the AUTO position the REG key is used to feed the first card to the read station. When the AUTO/MAN switch is in the MAN position the REG key is used to feed a card manually placed on the read table.
SKIP switch	This key is not connected on the CR01C and has no effect on equipment operation.
CHECK READER indicator	This lamp is not connected on the CR01C.
READY indicator	Lights when the reader is energized and cards are present in the feed hopper. The plastic card cover should always be used on top of a deck of cards to assure that the ready switch and indicator are activated.
CARD RELEASE pushbutton	When pressed, this pushbutton (adjacent to the read station) releases a card already in the read station.

## CARD READER AND CONTROL (TYPE 451)

The Card Reader and Control Type 451A operates at a rate of 200 cards per minute, and the Type 451B operates at a rate of 800 cards per minute. Cards are read column by column. Column information is read in either alphanumeric or binary mode. The alphanumeric mode converts the 12-bit Hollerith code of one column into the 6-bit binary-coded decimal-code with code validity checking. The binary mode reads a 12-bit column directly into the computer. Approximately one percent of the computer program running time is required to execute a routine that reads the 80 columns of information at the 200 cards per minute rate.

The control of the card reader differs from the control of other input devices, in that the timing of the read-in sequence is dictated by the device. When the command to fetch a card is given, the card reader reads all 80 columns of information in sequence. To read a column, the program must respond to a flag set as each new column is started. The instruction to read the column must come within 2.2 milliseconds of the flag at 200 cards per minute, or must come within 400 microseconds at 800 cards per minute. The commands for either card reader are:

### Skip on Card Reader Flag (CRSF)

Octal Code: 6632

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the card reader flag is sensed, and if it contains a 1 (indicating that a card column is present for reading) the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Card Reader Flag = 1, then  $PC + 1 = > PC$

### Read Card Equipment Status (CERS)

Octal Code: 6634

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the card reader flag and status levels are transferred into the content of bits AC6 through AC9. The AC bit assignments are:

AC6 = Flag is set to 1 (the flag rises after reading each of the 80 rows).

AC7 = Card done.

AC8 = Not ready (covers not in place, power is off, START pushbutton has not been pressed, hopper is empty, stacker is full, a card is jammed, a validity check error has been detected, or the read circuit is defective).

AC9 = End of the file (EOF) (hopper is empty and operator has pushed EOF pushbutton).

Symbol: Status =  $> AC6-9$

### Read Card Reader Buffer (CRRB)

Octal Code: 6671

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the card column buffer (CCB) is transferred into

the AC and the card reader flag is cleared. One CRRB command reads either alphanumeric or binary information.

Symbol: CCB = > AC

### **Select Alphanumeric (CRSA)**

Octal Code: 6672

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The card reader alphanumeric mode is selected and a card is started moving past the read heads. Information read into the CCB is in 6-bit alphanumeric form (the Hollerith code representing the decoded 12 row character in one column).

Symbol: None

### **Select Binary (CRSB)**

Octal Code: 6674

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Operation: The card reader alphanumeric mode is selected and a card is started moving past the read heads. Information read into the CCB is in 12-bit binary form.

Symbols: None

Upon instruction to read the card reader buffer, the content of the 12-bit CCB is transferred into the AC. In the alphanumeric mode a 6-bit Hollerith code is transferred into AC6 through AC11 and AC0 through AC5 are cleared. In the binary mode the binary content of the 12 bits (or rows) in a card column are transferred into the AC so that row X is read into AC0, row Y into AC1, row 0 into AC2 . . . . and row 9 into AC11. The mode is specified by either the CRSA or CRSB command and can be changed while the card is being read.

## **CARD PUNCH CONTROL (TYPE 450)**

The Card Punch Control Type 450 permits operation of a standard IBM Type 523 Summary Punch with the PDP-8. Punching can occur at a rate of 100 cards per minute. Cards are punched one row at a time at 40-millisecond intervals.

The card punch determines the timing of a read-out sequence, much as the card reader controls the read-in timing. When a card leaves the hopper, all 12 rows are punched at intervals of 40 milliseconds. Punching time for each row is 24 milliseconds, leaving 16 milliseconds to load the buffer for the next row. A card punch flag indicates that the buffer is ready to be loaded. The commands for the card punch control are:

### **Skip on Card Punch Flag (CPSF)**

Octal Code: 6631

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The card punch flag is sensed, and if it contains a binary 1 (indicating that the punch buffer is available and can be loaded) the content of the PC is incremented by one so the next sequential instruction is skipped.

Symbol: If Card Punch Flag = 1, then PC + 1 = > PC

### **Card Equipment Read Status (CERS)**

Octal Code: 6634

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the card punch flag and the status of the Card Punch Error signal in the control are transferred into bits 10 and 11 of the AC, respectively.

Symbol:

Card Punch Flag = > AC10

Card Punch Error = > AC11

### **Clear Punch Flag (CPCF)**

Octal Code: 6641

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The card punch flag is cleared in preparation for giving a selector punch command.

Symbol: 0 = > Card Punch Flag

### **Select Card Punch (CPSE)**

Octal Code: 6642

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The card punch is selected and a card is transported to the 80-column punch die from the hopper.

Symbol: None

### **Load Card Punch (CPLB)**

Octal Code: 6644

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the AC is transferred into a portion of the 80-bit card punch row buffer (CPB). Seven CPLB commands are required to fill the CPB.

Symbol: AC = > CPB

Since 12 bits are transmitted with each IOT instruction, seven IOT instructions must be issued to load the 80-bit row buffer. The first six loading instructions fill the first 72 bits (or columns); the seventh loads the remaining 8 bits of the buffer from AC bits 4 through 11. After the last row of punching is complete, 28 milliseconds are available to select the next card for continuous punching. If the next card is not requested in this interval, the card punch will stop. The maximum rate of the punch is 100 cards per minute in continuous operation. A delay of 1308 milliseconds follows the command to select the first card; a delay of 108 milliseconds separates the punching of cards in continuous operation.

The card punch flag is connected to the program interrupt and to bit 10 of the CERS instruction. Faults occurring in the punch are detected by status bit 11 of the CERS and signify the punch is disabled, the stacker is full, or the hopper is empty.

A program sequence to punch 12 rows of data on a card can be written as follows, assuming the data to be punched in each row is stored in seven consecutive core memory locations beginning in location 100. The program begins in register PNCH.

PNCH,	CLA	/READ CARD STATUS
	CERS	/ROTATE PUNCH ERROR BIT (AC11)
	RAR	/INTO LINK
	SZL	/PUNCH ERROR?
	JMP CPERR	/YES, JUMP TO PUNCH ERROR SEQUENCE
	CPSE	/NO, SELECT CARD PUNCH
	CLA	
	TAD LOC	/INITIALIZE CARD IMAGE
	DCA 10	
	TAD RCNT	
	DCA TEM 1	/INITIALIZE 12 ROW COUNTS
LP1,	CLA	
	TAD GPCT	/INITIALIZE 7 GROUPS PER ROW
	DCA TEM2	
	CPSF	/SENSE PUNCH LOAD AVAILABILITY
	JMP -1	
LP2,	CLA	
	TAD I 10	/7 GROUPS OF 12 BITS PER ROW
	CPLB	/LOAD BUFFER
	ISZ TEM2	
	JMP LP2	
	ISZ TEM1	/TEST FOR 12 ROWS
	JMP LP1	
	HLT	/END PUNCHING OF 1 CARD
LOC,	77	/LOCATION OF CARD IMAGE
RCNT,	-14	/12 ROWS PER CARD
GPCT,	-7	/7 GROUPS PER ROW
TEM1,	0	/ROW COUNTER
TEM2,	0	/GROUP COUNTER

## **AUTOMATIC LINE PRINTER AND CONTROL (TYPE 645)**

The line printer can print 300 lines of 120 characters per minute. Each character is selected from a set of 64 available, by a 6-bit binary code (Appendix 2 lists the ASCII character specified for each code). Each 6-bit code is loaded separately into a core storage printing buffer (LPB) from bits 6 through 11 of the AC. The LPB is divided into two 120-character sections. To load one section of the LPB requires 120 load instructions. A print command causes the characters specified by the last-loaded section of the LPB to be printed on one line. As printing of one section of the LPB is in progress, the other section can be reloaded. After the last character in a line is printed, the section of the LPB from which characters were just printed is cleared automatically. The section of the LPB that is loaded and printed is alternated automatically within the printer and is not program specified.

The line printer can load characters into the LPB at a 10-microsecond rate, clears one section of the LPB in 3 to 6 milliseconds, and moves paper at the rate of one line every 18 milliseconds. When transfer of one code into the LPB is completed, the line printer done flag rises to indicate that the printer

is ready to receive another code. When printing of the last character of a section of the LPB is completed, the line printer done flag rises and causes a program interrupt to request reloading of that section of the LPB. A line printer error flag rises and causes a program interrupt if the line printer detects an inoperative condition (printer power off, control circuits not reset, paper supply low, etc.).

A 3-bit format register (FR) in the printer is loaded from bits 9 through 11 of the AC during a print command. This register selects one of eight channels of a perforated tape in the printer to control spacing of the paper. The tape moves in synchronism with the paper until a hole is sensed in the selected channel to halt paper advance. A recommended tape has the following characteristics:

<u>FR Code (Octal)</u>	<u>Paper Spacing</u>	<u>Tape Track</u>
0	1 line	2
1	2 lines	3
2	3 lines	4
3	6 lines (1/4 page)	5
4	11 lines (1/2 page)	6
5	22 lines (3/4 page)	7
6	33 lines (line feed)	8
7	top of form	1

The IOT instructions which command the line printer are:

**Skip on Line Printer Error (LSE)**

Octal Code: 6651

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of line printer error flag is sensed, and if it contains a binary 1, indicating that an error has been detected, the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Line Printer Error Flag = 1, then  $PC + 1 = > PC$

**Clear Printer Buffer (LCB)**

Octal Code: 6652

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Both sections of the line printer buffer are cleared in preparation for receiving new character information.

Symbol:  $0 = > LPB$

**Load Printer Buffer (LLB)**

Octal Code: 6654

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: A section of the printer buffer is loaded from the content of bits 6 through 11 of the AC, then the AC is cleared.

Symbol:  $AC6 - 11 = > LPB$ , then  $0 = > AC$

### Skip on Line Printer Done Flag (LSD)

Octal Code: 6661

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the line printer done flag is sensed and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Line Printer Done Flag = 1, then  $PC + 1 = > PC$

### Clear Line Printer Flags (LCF)

Octal Code: 6662

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The line printer done and error flags are cleared

Symbol:

0 = > Line Printer Done Flag

0 = > Line Printer Error Flag

### Clear Format Register (LPR)

Octal Code: 6654

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The line printer format register (FR) is cleared then loaded from the content of bits 9 through 11 of the AC, and the AC is cleared. The line contained in the section of the printer buffer (LPB) loaded last is printed. Paper is advanced in accordance with the selected channel of the format tape if the content of AC8 is a 1. If AC8 is a 0 paper advance is inhibited.

Symbol:

0 = > FR

AC9 - 11 = > FR

0 = > AC

The content of half of the LPB is printed

If AC8 = 1, then advance paper according to format tape channel FR

The following routine demonstrates the use of these commands in a sequence which prints an unspecified number of 120-character lines. This sequence assumes that the printer is not in operation, that the paper is manually positioned for the first line of print, and that one-character words are stored in sequential core memory locations beginning at 2000. The PRINT location starts the routine.

PRINT,	LCB	/INITIALIZE PRINTER BUFFER
	CLA	
	TAD LOC	/LOAD INITIAL CHARACTER ADDRESS
	DCA 10	/STORE IN AUTO-INDEX REGISTER
LRPT,	TAD CNT	/INITIALIZE CHARACTER COUNTER
	DCA TEMP	
LOOP,	LSD	/WAIT UNTIL PRINTING BUFFER READY
	JMP LOOP	
	LCF	/CLEAR LINE PRINTER FLAG
	TAD I 10	/LOAD AC FROM CURRENT CHARACTER
		/ADDRESS

	LLB	/LOAD PRINTING BUFFER
	ISZ TEMP	/TEST FOR 120 CHARACTERS LOADED
	JMP LOOP	
	TAD FRM	/LOAD SPACING CONTROL AND
	LPR	/PRINT A LINE
	JMP LRPT	/JUMP TO PRINT ANOTHER LINE
LOC,	1777	/INITIAL CHARACTER ADDRESS -1
CNT,	-170	/CHARACTER COUNTER - 120 DECIMAL
TEMP,	0	/CURRENT CHARACTER ADDRESS
FRM,	10	/SPACING CONTROL AND FORMAT

## SERIAL MAGNETIC DRUM SYSTEM (TYPE 251)

The Type 251 Serial Magnetic Drum System is a standard option that serves as an auxiliary data storage device. Information in the PDP-8 can be stored (written) in the drum system and retrieved (read) in sectors of 128 computer words. After program initialization, sectors are transferred automatically between the computer core memory and the drum system, transfer of each word being interleaved with the running computer program under control of the computer data break facility. A word is transferred in parallel (12 bits at a time) and is read or written around the surface of the drum serially (one bit at a time). Within the drum system words consist of 12 information bits and a parity bit. Parity bits are generated internally during writing, and are read and checked during reading. Each word is transferred in about 66 microseconds; a sector transfer is completed in 8.2 milliseconds. Average access time is 8.65 milliseconds (17.3 milliseconds maximum). Track and sector format on the drum surface is such that all transfers require the same amount of time, so track and sector are specified together as an 11-bit address for 128 words.

Drum systems are available with 8, 16, 32, 64, 128, 192, or 256 tracks; each track holds 8 sectors of 128 13-bit words. The various drum system capacities are designated by a letter suffix to the system type number as follows: Type 251A, 8K words; 251B, 16K words; 251C, 32K words; 251D, 65K words; 251E, 131K words; 251F, 196K words; and 251G, 262K words.

Indicator lamps on a front panel usually display the content of the four major registers and the status of control flip-flops. The major registers are:

**Drum Core Location Counter (DCL):** A 15-bit register which addresses the next core memory location to or from which a word is to be transferred. As a word is transferred, DCL is incremented by one.

**Drum Address Register (DAR):** An 11-bit register which addresses the drum track and sector which is currently transferring data. The eight most significant bits of the DAR specify the track and the least significant three bits specify a sector on that track. At the completion of a successful sector transfer (error flag is 0) DAR is incremented by one.

**Drum Final Buffer (DFB):** A 12-bit register under control of the data break facility which is a buffer between the memory buffer register and the drum serial buffer. During writing, the DFB holds the next word to be written. During reading, the DFB stores the word just read from the drum until it is transferred to the PDP-8.



**Drum Serial Buffer (DSB):** A 14-bit register which contains a data word and two control bits. It is a serial-to-parallel converter during drum reading, and a parallel-to-serial converter during drum writing. Information is read from the drum into DSB serially and transferred to DFB in parallel. During drum writing, a word is transferred in parallel from DFB into DSB and written serially around the drum.

## Instructions

The commands for the drum system are as follows:

### Load Drum Core Location Counter and Read (DRCR)

Octal Code: 6603

Event Time: 1, 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The core memory location information in the AC is transferred into the DCL and the drum is prepared to read one sector of information for transfer to the specified core memory location.\*

Symbol:

AC = > DCL

1 = > Read Control

### Load Drum Core Location Counter and Write (DRCW)

Octal Code: 6605

Event Time: 1, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The core memory location information in the AC is transferred into the DCL and the drum is prepared to write on one sector the information beginning at the specified core memory address.\*

Symbol:

AC = > DCL

1 = > Write Control

### Clear Drum Flags (DRCF)

Octal Code: 6611

Event Time: 1

Indicators: IOT, FETCH, PAUSE on computer and COMPLETION FLAG and ERROR FLAG on the drum system become dark.

Execution Time: 3.75 microseconds

Operation: Both completion flag and error flag are cleared

Symbol:

0 = > Completion Flag

9 = > Error Flag

---

\*The sector, track, and core memory address are suitably incremented and allow transfer of the next sequential sector without respecifying addresses. The DRCN instruction must be given within 50 microseconds after the completion flag is set to 1 during the previous sector.

### **Load Parity and Data Error (DREF)**

Octal Code: 6612

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of both the parity error and data timing error flip-flops of the drum control is transferred into bits ACO and AC1, respectively. The command allows the program to evaluate the cause of an error flag setting.

Symbol:

Parity Error = > ACO

Data Timing Error = > AC1

### **Load the Track and Sector (DRTS)**

Octal Code: 6615

Event Time: 1, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Track and sector information in bits 1-11 of the AC is transferred into the DAR, the completion and error flags are cleared, and a transfer (reading or writing) is begun.

Symbol:

AC1-11 = > DAR

0 = > Completion Flag

0 = > Error Flag

### **Skip on Drum Error (DRSE)**

Octal Code: 6621

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The error flag is sampled and if it contains a 0 (indicating no error has been detected) the PC is incremented to skip the next instruction.

Symbol: If Error Flag = 0, then PC + 1 = > PC

### **Skip on Drum Completion (DRSC)**

Octal Code: 6622

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The completion flag is sampled and if it contains a 1 (indicating a sector transfer is complete) the PC is incremented to skip the next instruction.

Symbol: If completion Flag = 1, then PC + 1 = > PC

### **Initiate Next Transfer (DRCN)**

Octal Code: 6624

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Both the error and completion flags are cleared, then the transfer of the next sector is initiated.

Symbol:

0 = > Error Flag

0 = > Completion Flag

then start transfer

## Programming

Two instructions cause the transfer of a 128-word sector. The first (DRCR or DRCW) specifies the initial core memory location of the transfer and the direction of the transfer (drum-to-core or core-to-drum). The second instruction (DRTS) specifies the track and sector address and initiates the transfer. Transfer of each word is under control of the computer data break facility and completion of a sector transfer is indicated by a completion flag that causes a program interrupt.

The eight most significant bits of a drum address select one of 256 tracks; the three least significant bits select one of eight sectors on the track. A 300-microsecond gap identifies the beginning of a track (sector 0). Even numbered sectors (0, 2, 4, and 6) are recorded consecutively following the 300-microsecond gap. A 50-microsecond gap identifies the beginning of the odd number sectors (sector 1). Odd numbered sectors (1, 3, 5, and 7) are recorded consecutively following the 50-microsecond gap. This format allows the transfer of two consecutively numbered sectors in one drum revolution, provided the continuation instruction (DRCN) is issued in the first 50 microseconds after the drum flag rises to indicate completion of a sector transfer. The program interrupt subroutine can easily determine that the drum system caused an interrupt, check the number of sectors transferred, check for drum errors by sampling the error flag, and issue the continuation instruction in 50 microseconds.

Because the selection of a track read-write head requires 200 microseconds stabilization time, a new track must be specified during the first 200 microseconds of the 300-microsecond gap for continuous transferring. If selected tracks and sectors are consecutive, uninterrupted transferring may be programmed merely by specifying continuation, since the drum system address and the core memory address are automatically incremented. However, if a data timing or parity error occurs, the track and sector number is not advanced and operations stop at the conclusion of a sector transfer. This feature allows the program to sense for error conditions and to locate the track and sector at which transmission fails.

The drum completion flag is set to 1 upon completion of a sector transfer, causing a program interrupt. The flag is cleared either by a clear flag instruction (DRCF) or automatically when one of two transfer instructions (DRTS, DRCN) is given.

The error flag, which should be checked at the completion of each transfer, indicates either of the following conditions:

- (1) That a parity error has been detected after reading from drum to core.
- (2) That the Break Request signal from the drum system was not answered within the required 66-microsecond period. This condition occurs either because other devices with higher priority are being serviced by the data break facility, or because an instruction requiring longer than 66 microseconds for completion is in progress when the break request is made.

In reading from the drum, a data word is incorrect in core memory. In writing on the drum, the next word has not been received from the computer.

The following program examples indicate the operation of the drum system in single and multiple sector transfers.

### SUBROUTINE TO TRANSFER (READ) ONE SECTOR

```
      CLA           /CALLING SEQUENCE
      TAD ADDR     /INITIAL CORE MEMORY ADDRESS
      JMS READ
      0            /TRACK AND SECTOR ADDRESS
      0            /RETURN
READ, 0
      DRCR         /DRCW TO WRITE
      TAD I READ   /LOAD AC WITH TRACK AND SECTOR ADDRESS
      DRTS
      DRSC         /DONE?
      JMP .-1      /NO
      DRSE         /ERRORS?
      JMP ERR      /JUMP TO ERROR CHECK ROUTINE
      ISZ READ
      JMP I READ   /RETURN
```

### SUBROUTINE TO TRANSFER SUCCESSIVE (TWO) SECTORS

```
      CLA           /CALLING SEQUENCE
      TAD ADDR     /INITIAL CORE MEMORY ADDRESS
      JMS READ
      0            /TRACK AND SECTOR ADDRESS
      0            /RETURN
READ, 0
      DRCR         /DRCW TO WRITE
      TAD I READ   /LOAD AC WITH TRACK AND SECTOR ADDRESS
      DRTS
      DRSC         /DONE?
      JMP .-1      /NO
      DRSE         /ERRORS?
      JMP ERR      /JUMP TO ERROR CHECK ROUTINE
      DRCN        /CLEAR FLAGS, CONTINUE TRANSFER
                  /OF NEXT SECTOR

      DRSC
      JMP .-1
      DRSE
      JMP ERR
      ISZ READ
      JMP I READ   /RETURN
```

## DECTAPE SYSTEMS

The DECTape system is a standard option for the PDP-8 which serves as an auxiliary magnetic tape data storage facility. The DECTape system stores information at fixed positions on magnetic tape as in magnetic disk or drum storage devices, rather than at unknown or variable positions as is the case in conventional magnetic tape systems. This feature allows replacement of blocks of data on tape in a random fashion without disturbing other previously recorded information. In particular, during the writing of information on tape, the system reads format (mark) and timing information from the tape and uses this information to determine the exact position at which to record the information to be written. Similarly, in reading the same mark and timing information is used to locate data to be played back from the tape.

This system has a number of features to improve its reliability and make it exceptionally useful for program updating and program editing applications. These features are: phase or polarity sensed recording on redundant tracks, bidirectional reading and writing, and a simple mechanical mechanism utilizing hydrodynamically lubricated tape guiding (the tape floats on air and does not touch any metal surfaces).

### **DECtape Format**

DECtape utilizes a 10-track read/write head. Tracks are arranged in five non-adjacent redundant channels: a timing channel, a mark channel, and three information channels. Redundant recording of each character bit on non-adjacent tracks materially reduces bit drop outs and minimizes the effect of skew. Series connection of corresponding track heads within a channel and the use of Manchester phase recording techniques, rather than amplitude sensing techniques, virtually eliminate drop outs.

The timing and mark channels control the timing of operations within the control unit and establish the format of data contained on the information channels. The timing and mark channels are recorded prior to all normal data reading and writing on the information channels. The timing of operations performed by the tape drive and some control functions are determined by the information on the timing channel. Therefore, wide variations in the speed of tape motion do not affect system performance. Information read from the mark channel is used during reading and writing data, to indicate the beginning and end of data blocks and to determine the functions performed by the system in each control mode.

During normal data reading, the control assembles 12-bit computer length words from four successive lines read from the information channels of the tape. During normal data writing, the control disassembles 12-bit words and distributes the bits so they are recorded on four successive lines on the information channels. A mark channel error check circuit assures that one of the permissible marks is read in every six lines on the tape. This 6-line mark channel sensing requires that data be recorded in 12-line segments (12 being the lowest common multiple of 6-line marks and 4-line data words) which correspond to three 12-bit words.




Figure 9. DECtape Track Allocations





Figure 10. DEctape Mark Channel Format

← Forward direction of tape motion →

163



NOTE: END MARKS WHICH IDENTIFY THE PHYSICAL ENDS OF THE TAPE, ARE THE ONLY MARKS NOT SHOWN.

Code functions listed apply only in the direction indicated.

Figure 11. DECTape Control Word and Data Word Assignments






Figure 12. DECtape Format Details

A tape contains a series of data blocks that can be of any length which is a multiple of three 12-bit words. Block length is determined by information on the mark channel. Usually a uniform block length is established over the entire length of a reel of tape by a program which writes mark and timing information at specific locations. The ability to write variable-length blocks is useful for certain data formats. For example, small blocks containing index or tag information can be alternated with large blocks of data. (Software supplied with DEctape allows writing for fixed block lengths only.)

Between the blocks of data are areas called interblock zones. The interblock zones consist of 30 lines on tape before and after a block of data. Each of these 30 lines is divided into five 6-line control words. These 6-line control words allow compatibility between DEctape written on any of DEC's 12-, 18-, or 36-bit computers. As used on the PDP-8, only the last four lines of each control word are used.

Block numbers normally occur in sequence from 1 to N. There is one block numbered 0 and one block N + 1. Programs are entered with a statement of the first block number to be used and the total number of blocks to be read or written. The total length of the tape is equivalent to 849,036 lines which can be divided into any number of blocks up to 4096 by prerecording of the mark track. The maximum number of blocks is determined by the following equation in which  $N_b$  = number of blocks and  $N_w$  = number of words per block ( $N_w$  must be divisible by 3).

$$N_b = \frac{212112}{(N_w + 15)} - 2$$

DEctape format is illustrated in Figures 9 through 12.

### **DEctape Dual Transport (Type 555) and DEctape Control (Type 552)**

The Type 555 Dual DEctape Transport consists of two logically independent tape drives, capable of handling 3.5-inch reels of 0.75-inch magnetic tape. Bits are recorded at a density of  $350 \pm 55$  bits per track inch at a speed of over 80 inches per second on the 260-foot length of a reel. Each line on the tape is read or written in approximately  $33\frac{1}{3}$  microseconds. Simultaneous writing occurs in three channels (three pairs of redundant information tracks), while reading occurs in the mark and timing channels (two pairs of redundant tracks).

The Type 552 DEctape Control operates up to four 555 transports (8 drives) to transfer binary information read from the tape into 12-bit computer words approximately every  $133\frac{1}{3}$  microseconds. In writing, the control disassembles 12-bit computer words so that they are written at four successive lines on tape. Transfers between the computer and the control always occur in parallel for a 12-bit word. Data transfers use the data break facilities of the computer. As the start and end of each block are detected by the mark track detection circuits, the control raises a DEctape (DT) flag which causes a computer program interrupt. The program interrupt is used by the computer program to determine the block number and when it determines that the forthcoming block is the one selected for a data transfer, it selects the read or write control mode. Each time a word is assembled or the DEctape is ready to receive a word from the computer, the control raises a data flag. This flag

is connected to the computer data break facility to signify a break request. Therefore, when the desired block is detected, the data flag causes a data break and initiates a transfer. By using the mark track decoding circuits and data break facility in this manner, computation in the main computer program can continue during tape operations.

**Data Buffer (DB):** This 12-bit register serves as a storage buffer for data to be transferred between DECTape and the computer memory buffer register. During a read operation information sensed from the tape is transferred into the DB from the read/write buffer and is transferred to the computer during a data break cycle. During a write operation the DB received information from the computer and transfers it to the read/write buffer for disassembly and recording on tape. In this manner the DB synchronizes data transfers by allowing transfers between itself and the read/write buffer as a function of the tape timing.

**Read/Write Buffer (R/WB):** This 12-bit register is composed of three 4-bit shift registers. During reading, one bit from each information track is read into a separate segment of the R/WB and shifted right or left as a function of the direction of tape movement. When four tape positions have been read, the content of the R/WB is set into the DB as an assembled 12-bit computer word. During writing, the contents of each segment of the R/WB is shifted serially to the write register (one bit from each of the three segments of the R/WB is transferred into the write register at a time to provide the data to be written at one line) for recording on tape.

**Write Register:** A 3-bit register which is alternately loaded from the R/WB and complemented to write the phase-coded information on tape.

**Select Register:** This 4-bit register is loaded under program control to specify the tape drive selected for operation from the control unit. A single Type 522 DECTape Control can select the drives of four Type 555 Dual DECTape Transports (eight tape drives).

**Motion Register:** This 2-bit register contains a go/stop flip-flop and a forward/reverse flip-flop which control the motion of the selected tape drive. The register is set under program control.

**Longitudinal Parity Buffer (LPB):** This 6-bit register performs a parity check of the information in the three information tracks. The check essentially reads the number of binary zeros in each half of a 12-bit data word and forms a parity bit to be recorded in the checksum control word at the end of the data block. This is effected by setting the information read from two consecutive tape positions into the LPB and then complementing a bit of the LPB if the corresponding bit of the R/WB contains a 0. After reading a block of data the LPB holds a number which indicates the parity of bits 0 and 6, 1 and 7, etc. A 1 in the LPB at this time indicates odd parity and a 0 indicates even parity. When a block of data has been read correctly the LPB contains all binary ones. If the LPB does not contain all ones when a block of data has been read, the parity or mark track error flip-flop is set to 1.

**Memory Address Counter (MAC):** This 12-bit register specifies an address in computer core memory to be used for each word transfer. During program initialization, the starting address of a transfer is set into MAC from the computer accumulator. During the transfer, the address contained in MAC is transferred into the computer memory address register for each data word.

The contents of MAC is incremented by 1 at the conclusion of each word transfer so that the transfers occur between successive addresses of computer core memory and tape, regardless of tape direction.

**Window (W):** This 9-bit register serves as a control signal generator for the DECTape system. The mark track data is stored in the W and control signals are generated as a function of the mode of operation in progress and the contents of the W. For example, in the search mode when the W detects a block mark, control signals are generated to raise the DECTape (DT) flag to indicate the presence of a block number in the DB and signals the start of data block to the computer.

**Device Selector (DS):** The device selector is a gating circuit which produces the IOT pulses necessary to initiate operation of the DECTape system and strobe information into the computer.

**DECTape Flag (DT):** This flip-flop serves as an indicator of DECTape system operation to the computer and is connected to the computer program interrupt facility. The function of the DT flag is determined by the control mode in operation at the time, as follows:

- a. In the search mode the DT flag rises each time a block mark (block number) is read to indicate the beginning of a new block and to allow programmed determination of the block number which just passed the read/write head.
- b. In the read data or write data modes the DT flag rises at the end of each block to indicate the end of a data block. Under these conditions the computer program can sense for this flag to determine when the transfer is complete.
- c. In the read all bits or write all bits modes the DT flag rises to indicate completion of each 12-bit word transfer. Since block marks are not observed in these modes, this flag can be used by the computer program to count the number of words transferred as a means of determining tape location.

**Error Flag:** This flag is raised by four error conditions. When the flag rises it initiates a program interrupt to allow the computer interrupt subroutine to determine the condition of the 552 control by means of a read status command. The four error conditions indicated are:

- a. End: The tape of the selected transport is in the end zone and tape motion is stopped automatically. Under these conditions end is an error if it is not expected by the program in process or is a legitimate signal used to indicate the end of a normal operation (such as rewind) if it is anticipated by the program. If the transport is not selected when the tape enters the end zone this signal is not given, tape motion is not stopped automatically, and the tape can run off the end of the reel.
- b. Timing Error: The program was not able to keep pace with the tape transfer rate or a new motion or select command was issued before the previous command was completely executed.

- c. Parity or Mark Track Error: Indicates that during the course of the previous block transfer a data parity error was detected, or one or more bits have been picked up or dropped out from either the timing track or the mark track.
- d. Select Error: Signifies that a tape transport unit select error has occurred such that more than one transport in the system have been assigned the same select code or that no transport has been assigned the programmed select code.

Therefore, a select error indicates an error by the operator, a timing error is a program error, and a parity or mark channel error indicates an equipment malfunction. Under certain conditions the end may also be an indication of equipment malfunction.

**Data Flag:** This flag is raised each time the DECTape system is ready to transfer a 12-bit word with the computer. When raised, the flag produces a computer data break.

### INSTRUCTIONS

DECTape system commands are microinstructions of the PDP-8 input-output transfer (IOT) instruction, as listed in the following paragraphs:

#### Load Select Register (MMLS)

Octal Code: 6751

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The unit select register (USR) is loaded from the content of bits 2 through 5 of the AC, the DECTape flag (DT) is cleared, and a delay is initiated. Loading of the USR involves relay switching which takes approximately 70 milliseconds. When the delay expires the DT flag is set as an indication that loading of the USR is complete and the next DECTape instruction can be given.

Symbol:

AC2-5 = > USR  
1 = > DT when done

#### Load Motion Register (MMLM)

Octal Code: 6752

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The motion register (MR) is loaded from the content of bits 7 and 8 of the AC, the DECTape flag is cleared, and a 70 millisecond delay is initiated. When the delay expires the DT flag is set, indicating that loading of the MR is completed and the next DECTape instruction can be given.

Symbol:

AC7-8 = > MR  
1 = > DT when done

#### Load Function Register (MMLF)

Octal Code: 6754

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The function register (FR) is loaded from the content of bits 9 through 11 of the AC, then the AC is cleared. Octal decoding of these three

bits establish the following DECtape control modes:

0 = Move	4 = Write data
1 = Search	5 = Write all bits
2 = Read data	6 = Write mark and timing
3 = Read all bits	

Symbol:

AC9-11 = > FR,  
then 0 = > AC

#### **Skip on DEC tape Flag (MMSF)**

Octal Code: 6761

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the DECtape flag is sensed, and if it contains a binary 1, the content of the PC is incremented by one so the next instruction is skipped.

Symbol: If DT = 1, then PC + 1 = > PC

#### **Clear Memory Address Counter (MMCC)**

Octal Code: 6762

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The memory address counter (MAC) is cleared.

Symbol: 0 = > MAC

#### **Load Memory Address Counter (MMLC)**

Octal Code: 6764

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: A transfer of binary ones is performed from the content of the AC into the memory address counter, then the AC is cleared.

Symbol:

AC V MAC = > MAC  
then 0 = > AC

#### **Skip on Error Flag (MMSC)**

Octal Code: 6771

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the error flag is sensed, and if it contains a 1 (signifying that an error has been detected) the content of the PC is incremented by one so the next sequential instruction is skipped.

Symbol: If Error Flag = 1, then PC + 1 = > PC

#### **Clear Flags (MMCF)**

Octal Code: 6772

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Both the DECtape and error flags are cleared.

Symbol: 0 = > DT, Error Flag

## Read Status (MMRS)

Octal Code: 6774

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The condition of the status levels is transferred into bits 0 through 7 of the AC. The AC bit assignments are:

AC0 = DT flag

AC1 = Error flag

AC2 = End (selected tape at end point)

AC3 = Timing error

AC4 = Reverse tape direction

AC5 = Go

AC6 = Parity or mark track error

AC7 = Select error

Symbol: Status Levels V AC0-7 = > AC0-7

## CONTROL MODES

The seven modes of operation loaded into the function register during the MMLF command are used as follows:

**Move:** Initiates movement of the selected transport tape in either direction. Mark channel errors are inhibited in this mode.

**Search:** As the tape is moved in either direction, sensing a block mark causes both the data flag and the DT flag to rise. The data flag causes a computer data break to deposit the block number in core memory at the address held in MAC. The DT flag initiates a program interrupt to cause the program to jump to a subroutine which is responsible for checking the block numbers by using either the block number stored during this operation or by counting the number of times the DT flag rises.

**Read Data:** A block of data is read in either direction, the data flag rises to cause a data break each time a 12-bit word is to be transferred, and the DT flag is raised to initiate a program interrupt at the end of the data block. The program is responsible for controlling tape motion at the end of a block transfer and must stop motion or change the content of the function register when the DT flag rises. The transport continues reading until taken out of the read data mode.

**Read All Bits:** In this mode of operation the three information channels in data blocks and interblock zones are continuously read and transferred to the computer. This mode is similar to the read data mode except that the DT flag rises each time the data flag rises. The read all bits mode is used to read an unusual tape format which is not compatible with the read data mode. The DT flag is inhibited from causing a program interrupt in this mode.

**Write Data:** A block of data is written on tape in either direction, the data flag is raised to effect each transfer, and the DT flag is raised at the end of the block as in the read data mode.

**Write All Bits:** This special mode of operation is used to write information at all positions, disregarding blocks (such as in writing block numbers). The mode is similar to the read all bits mode for writing. The DT flag does not cause a program interrupt in this mode.

**Write Mark and Timing:** This mode is used to write on the timing and mark channels to establish or change block length.

## PROGRAMMED OPERATION

Prerecording of a reel of DECTape, prior to its use for data storage, is accomplished in two passes. During the first pass, the timing and mark channels are placed on the tape. During the second pass, forward and reverse block mark numbers, the standard data pattern, and the automatic parity checks are written. Since part of the data word must be reserved to produce the mark channel, it is impossible to write intelligent data in the information channels at the same time. For this reason, the two passes are required. Prerecording utilizes the write timing and mark channel control mode and a manual switch in the control which permits writing on the timing and mark channels, activates a clock which produces the timing channel recording pattern, and enables flags for program control. Unless both this control mode and switch are used simultaneously, it is physically impossible to write on the mark or timing channels. A red indicator lights on all transports associated with the control when the manual switch is in the "on" position. Under these conditions only, the write register and write amplifier used to write on information channel 0 (bits 0, 3, 6, and 9) is used to write on the mark channel.

Two PDP-8 IOT microinstructions initiate operation of the DECTape system: the first (MMMM) loads the select register, motion register, and function register by means of instruction 6757 (combining MMLS, MMLM, and MMLF) and the second command (MMML is 6766, combining MMCC and MMLC) loads the MAC with the core memory address to be used to store the block number during searching. After initiating operation of the DECTape system, the program should always check for errors immediately by means of the MMSC instruction. This instruction should also be used at the conclusion of each transfer. A program should always start the DECTape system in the search mode to locate the block number selected for a transfer, then when the block number has been located the transfer is accomplished by loading the function register with the read data or write data mode.

In searching, each block number is read by the transport and is transferred to the control. The control raises the DT flag upon receipt of each block number and stores the number on the computer core memory at the address contained in MAC. The computer program, then samples the DT flag and either counts the number of blocks passed or reads the block number from core memory and compares it with the number it is seeking. The results of the data obtained in this way are used to further control the search operation. Upon determining that the forthcoming block is the one selected for a data transfer, the program loads the function register with either the read data or write data mode. Entering another mode discontinues the search mode. The starting address to be used for the first core memory address of the transfer is then set into the MAC by the computer.

When the start of the data position of the block is detected the data flag is raised to initiate a data break each time the DECTape system is ready to transfer a 12-bit word. Therefore, the main computer program continues running but is interrupted approximately every  $133\frac{1}{3}$  microseconds during a data break for the transfer of a word. Transfers occur between DECTape and successive core memory locations, commencing at the address previously set into MAC. The number of words transferred is determined by the size of the selected tape block. At the conclusion of the block transfer the DT flag is raised and a program interrupt occurs. The interrupt subroutine checks the DECTape error flag to determine the validity of the transfer and either initiates a search for the next information to be transferred or returns to the main program.



During all normal writing transfers, a checksum (the 6-bit exclusive OR of the words in the data block) is computed automatically by the control and is automatically recorded as one of the control words in the interblock zone immediately following the end of the data block. This same checksum is used during reading to determine that the data playback and recognition takes place without error.

Any one of the eight tape drives may be selected for use by the program. After using a particular drive, the program can stop the drive currently being used and select a new drive, or can select another drive while permitting the original selection to continue running. This is a particularly useful feature when rapid searching is desired, since several transports may be used simultaneously. Caution must be exercised however, for although the earlier drive continues to run, no tape end detection or other sensing takes place. Automatic end sensing that stops tape motion occurs in all modes, but only in the selected tape drive.

Whenever either the motion or select code is changed, the program must wait until the DT flag is set to 1 before giving another motion or selection command. In other words, to prevent a timing error all operations of the currently selected drive must be completed before issuing a new select code.

### **DECtape Transport (Type TU55) and DECtape Control (Type TC01)**

A DECTape system configuration contains up to eight TU55 transports operated from one TC01 control. All data transfers occur between the computer and the control and are effected by the three-cycle data break facility. A 12-bit data buffer in the control synchronizes transfers between the TC01 and the PDP-8 data break facility. Data read from four consecutive lines on tape by the transport are assembled into 12-bit words by a read/write buffer in the control for transfer to the computer. Data loaded into the control from the computer is disassembled by the read/write buffer and supplied to the transport for writing on four lines of tape.

Transfer of command and control signals between the computer and the control is effected by normal IOT instructions. Small registers and control flip-flops in the TC01 are joined to serve as two status registers for the transfer of command and control information with the PDP-8 accumulator. Bit assignments of these registers is indicated in Figure 13 and Figure 14.

#### **DECTAPE TRANSPORT (TYPE TU55)**

The TU55 is a bidirectional magnetic-tape transport consisting of a read/write head for recording and playback of information on five channels of the tape. Connections from the read/write head are made directly to the external control which contains the read and write amplifiers.

The logic circuits of the TU55 control tape movement in either direction over the read/write head. Tape drive motor control is exercised completely through the use of solid state switching circuits to provide fast reliable operation. These switching circuits contain silicon controlled rectifiers which are controlled by normal DEC diode and transistor logic circuits. These circuits control the torque of the two motors which transport the tape across the head according to the established function of the device, i.e., go, stop, forward, or reverse. In normal tape movement, full torque is applied to the forward or leading motor and a reduced torque is applied to the reverse or trailing motor

to keep proper tension on the tape. Since tape motion is bidirectional, each motor serves as either the leading or trailing drive for the tape, depending upon the forward or reverse control status of the TU55. A positive stop is achieved by an electromagnetic brake mounted on each motor shaft. When a stop command is given, the trailing motor brake latches to stop tape motion. Enough torque is then applied to the leading motor to take up slack in the tape.

Tape movement can be controlled by commands originating in the computer and applied to the TU55 through the TC01 DECTape Control, or can be controlled by commands generated by manual operation of rocker switches on the front panel of the transport. Manual control is used to mount new reels of tape on the transport, or as a quick maintenance check for proper operation of the control logic in moving the tape.

### **TU55 DECTape Transport Characteristics**

Times given are typical but are not accurately controlled. Since DECTape is a fixed address system the programmer need not know accurately where the tape has stopped. To locate a specific point on tape he must merely start tape motion in search mode. The address of the block currently passing over the head will be automatically transferred to core where it can be compared with the desired block address and tape motion continued or reversed accordingly.

Start Time —	200 M Sec*
Stop Time —	200 M Sec*
Turn Around Time —	275 M Sec*

\*Note Also see control spec. These times are frequently lengthened by the particular control.

### **DECTAPE CONTROL TYPE TC01**

The TC01 DECTape Control operates up to eight TU55 DECTape Transports. Binary information is transferred between the tape and the computer in 12-bit computer words approximately every  $133\frac{1}{3}$  microseconds. In writing, the control disassembles 12-bit computer words so that they are written at four successive lines on tape. Transfers between the computer and the control always occur in parallel for a 12-bit word. Data transfers use the three-cycle data break facility of the computer. As the start and end of each block of data are detected by the mark track detection circuits, the control raises a DECTape control flag (DTCF) which requests a computer program interrupt. The program interrupt is used by the computer program to determine the block number. When it determines that the forthcoming block is the one selected for a data transfer it establishes the appropriate read or write function. Each time a word is assembled or the DECTape system is ready to receive a word from the computer, the control raises a data flag (DF). This flag is connected to the computer data break facility to request a data break. Therefore, when each 12-bit computer word is assembled, the data flag causes a transfer via the three-cycle data break. By using the mark channel decoding circuits and the data break in this manner, computation in the main computer program can continue during DECTape operations.

Four program flags in the control serve as condition indicators and request originators.

DECTape Flag (DT): This flag indicates the active/done status of the current function.

Data Flag (DF): This flag requests a data break to transfer a block number into the computer during a search function, or when a data word transfer is required during read or write function.

DECTape Control Flag (DTCF): This flag, when enabled by a binary 1 in bit 9 of status register A, requests a program interrupt if either the DECTape flag or the error flag is set and is connected to the instruction skip facility.

Error Flag (EF): Detection of any non-operative condition by the control sets this flag in status register B and stops (except for parity errors) the selected transport. The error conditions indicated by this flag are:

- a. Mark Track Error: This error occurs any time the information read from the mark channel is erroneously decoded.
- b. End of Tape: The end zone on either end of the tape is over the read head.
- c. Select Error: This error occurs five microseconds after loading status register A to indicate any one of the following conditions:
  1. Specifying a unit select code which does not correspond to any transport select number, or which is set to multiple transports.
  2. Specifying a write function with the WRITE ENABLED/WRITE LOCK switch in the WRITE LOCK position on the selected transport.
  3. Specifying an unused function code (i.e. AC6-8 = 111).
  4. Specifying any function except read all with the NORMAL/WRTM/RDMK switch in the RDMK position.
  5. Specifying any function except write timing and mark track with the NORMAL/WRTM/RDMK switch in the WRTM position.
  6. Specifying the write timing and mark track function with the NORMAL/WRTM/RDMK switch in a position other than WRTM.
- d. Parity Error: This error occurs during a read data function if the longitudinal parity over the entire data word, the reverse checksum, and the checksum is not equal to 1.
- e. Timing Error: This error indicates a program fault caused by one of the following conditions:
  1. A data break did not occur within 66 microseconds ( $\pm 30\%$ ) of the data break request.
  2. The DT flag was not cleared by the program before the control attempted to set it.
  3. The read data or write data function was specified while a data block was passing the read head.

## **INSTRUCTIONS**

Instructions for a TC01/TU55 system are microprogrammed commands of the PDP-8 IOT instruction and are defined as follows:

### **Read Status Register A (DTRA)**

Octal Code: 6761

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of status register A is loaded into the accumulator by an OR transfer. The AC bit assignments are:

AC0-2 = Transport unit select number  
 AC3(0) = Forward  
 AC3(1) = Reverse  
 AC4(0) = Stop  
 AC4(1) = Go  
 AC5(0) = Normal mode  
 AC5(1) = Continuous mode  
  
 AC6-8 = 0 = Move function  
 AC6-8 = 1 = Search function  
 AC6-8 = 2 = Read data function  
 AC6-8 = 3 = Read all function  
 AC6-8 = 4 = Write data function  
 AC6-8 = 5 = Write all function  
 AC6-8 = 6 = Write timing and mark tracks function  
 AC6-8 = 7 = Unused (causes a select error if issued)  
 AC9(0) = DECTape Control Flag (DTCF) and error flag disabled from causing a program interrupt  
 AC9(1) = DECTape Control Flag (DTCF) and error flag enabled to cause a program interrupt.

Symbol: AC0-9 V Status Register A = > AC0-9

#### **Clear Status Register A (DTCA)**

Octal Code: 6762

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Status register A is cleared. The DECTape flag and error flags are undisturbed.

Symbol: 0 = > Status Register A

#### **Load Status Register A (DTXA)**

Octal Code: 6764

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The exclusive OR of the content of bits 0 through 9 of the accumulator is loaded into status register A, and bits 10 and 11 of the accumulator are sampled to control clearing of the error and DECTape flags, respectively. Loading status register A from AC0-9 establishes the transport unit select code, motion control, function, and enables or disables the DECTape control flag to request a program interrupt as described in the DTRA instruction. The sampling of AC10 and AC11 is as follows:

AC10(0) = Clear all error flags

AC10(1) = All error flags undisturbed

AC11(0) = Clear DECTape flag

AC11(1) = DECTape flag undisturbed

The accumulator is cleared at the end of this instruction.

Symbol:

AC0-9 V Status Register A = > Status Register A

If AC10 = 0, then 0 = > EF Flag

If AC11 = 0, then 0 = > DT Flag

0 = > AC

#### **Skip on Flags (DTSF)**

Octal Code: 6771

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of both the error flag and the DECTape flag is sampled, and if any flag contains a binary 1, the content of the program counter is incremented by one to skip the next sequential instruction.

Symbol: If EF Flag = 1 V DT Flag = 1, then  $PC + 1 = > PC$

### **Read Status Register B (DTRB)**

Octal Code: 6772

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of status register B is loaded into the accumulator by an OR transfer. The AC bit assignments are:

AC0 = Error flag (Error flag = mark track error V end of tape V select error V parity error V timing error)

AC1 = Mark track error

AC2 = End of tape

AC3 = Select error

AC4 = Parity error

AC5 = Timing error

AC6-8 = Memory field

AC9-10 = Unused

AC11 = DECTape flag

Symbol: AC V Status Register B = > AC

### **Load Status Register B (DTLB)**

Octal Code: 6774

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The memory field register portion status register B is loaded from the content of bits 6 through 8 of the accumulator. The accumulator is then cleared.

Symbol: AC6-8 = > Memory Field, then 0 = > AC

### **CONTROL MODES**

The DECTape system operates in either the normal or continuous mode, as determined by bit 5 of status register A during a DTXA command. Operation in each mode is as follows:

Normal (NM): Data transfers and flag settings are controlled by the format of information on the tape.

Continuous (CM): Data transfers and flag settings are controlled by a word count (WC) read from core memory during the first cycle of each three-cycle data break; and by the tape format.

### **FUNCTIONS**

The DECTape system performs one of seven functions, as determined by the octal digit loaded into status register A during a DTXA command. These functions are:

Move: Initiates movement of the selected transport tape in either direction.

Mark channel decoding is inhibited in this mode except for end of tape.

**Search:** As the tape is moved in either direction, sensing a block mark causes a data transfer of the block number. If the word count overflows (WCO) in either NM or CM, the DT flag is set and causes a program interrupt. After finding the first block number, the CM can be used to avoid all intermediate interrupts between the current and the desired block number. This makes a virtually automatic search possible.

**Read Data:** This function is used to transfer blocks of data into core memory with the transfer controlled by the tape format. In NM the DT flag is set at the end of a block and causes a program interrupt. In CM transfers stop when the word count overflows, the remainder of the block is read for parity checking, and then the DT flag is set.

**Read All:** Read all is used to read tape in an unusual format, since it causes all lines to be read. In NM the DT flag is set at each data transfer. In CM the DT flag is set when WCO occurs. In either case the DT flag causes a program interrupt.

**Write Data:** This function is used to write blocks of data with the transfer controlled by the standard tape format. After WCO occurs, zeros are written in all lines of the tape to the end of the current block. Then the parity checksum for the block is written. The DT flag rises as the in the read data function .

**Write All:** The write all function is used to write an unusual tape format (e.g., block numbers). The DT flag raisings are similar to the read all function.

**Write Timing and Mark Track:** This function is used to write on the timing and mark tracks. This permits blocks to be established or block lengths to be changed. The DT flag raisings are also similar to the read all function. This function is illegal unless a manual switch in the control is on.

## **PROGRAMMED OPERATION**

Prerecording of a reel of DECTape, prior to its use for data storage, is accomplished in two passes. During the first pass, the timing and mark channels are placed on the tape. During the second pass, forward and reverse block mark numbers, the standard data pattern, and the automatic parity checks are written. These functions are performed by the DECTOG program. Prerecording utilizes the write timing and mark channel function and a manual switch on the control which permits writing on the timing and mark channels, activates a clock which produces the timing channel recording pattern, and enables flags for program control. Unless both this control function and switch are used simultaneously, it is physically impossible to write on the mark or timing channels. A red indicator lamp on the control lights when the manual NORMAL/WRTM/RDMK switch is in the WRTM position. Under these conditions only, the write register and write amplifier used to write on information channel 1 (bits 0, 3, 6, and 9) is used to write on the mark channel. This operation of prerecording need only be performed once for each reel of DECTape.

There are two registers in the TC01 DECTape Control that govern tape operation and provide status information to the operating program. Status register A (see Figure 13) contains three unit selection bits, two motion bits, the continuous mode/normal mode bit, three function bits, and three bits that control the flags. Status register B (see Figure 14) contains the three memory field bits and the error status bits. PDP-8 IOT microinstructions are used to clear, read, and load these registers. In addition, there is an IOT skip instruction to test control status.




Figure 13. DECTape Status Register A Bit Assignments




Figure 14. DECTape Status Register B Bit Assignments

Since all data transfers between DECTape and PDP-8 memory are controlled by the data break facility, the program must set the word count (WC) and current address (CA) registers (locations 7754 and 7755 respectively) before a data break. After initiating a DECTape operation, the program should always check for error conditions (a program interrupt would be initiated if the error flag is enabled and if the program interrupt system is enabled). The DECTape system should be started in the search function to locate the block number selected for transfer and then, when the correct block is found, the transfer is accomplished by programmed setting of the WC, CA, and status register A.

When searching, the DECTape control reads only block numbers. These are used by the operating program to locate the correct block number. In NM, the DECTape flag is raised at each block number. In CM, the DECTape flag is raised only after the word count reaches zero. The current address is not incremented during searching and the block number is placed in core memory at the location specified by the content of the CA. Data is transferred to or from the PDP-8 core memory from locations specified by the CA register; which is incremented by one before each transfer.

When the start of the data position of the block is detected, the data flag is raised to initiate a data break request to the data break facility each time the DECTape system is ready to transfer a 12-bit word. Therefore, the main computer program continues running but is interrupted approximately every 133½ microseconds for a data break to transfer a word. Transfers occur between DECTape and successive core memory locations specified by the CA. The initial transfer address -1 is stored in the CA by an initializing routine. The number of words transferred is determined only by tape format in NM, or by tape for-

mat and the word count in CM. At the conclusion of the data transfer the DT flag is raised and a program interrupt occurs. The interrupt subroutine checks the DECTape error bits to determine the validity of the transfer and either initiates a search for the next information to be transferred or returns to the main program.

During all normal writing transfers, a checksum (the 6-bit logical equivalence of the words in the data block) is computed automatically by the control and is automatically recorded as one of the control words immediately following the data portion of the block. This same checksum is used during reading to determine that the data playback and recognition take place without error.

Any one of the eight tape transports may be selected for use by the program. After using a particular transport, the program can stop the transport currently being used and select another transport, or can select another transport while permitting the original selection to continue running. This is a particularly useful feature when rapid searching is desired, since several transports may be used simultaneously. Caution must be exercised however, for although the original transport continues to run, no tape end detection or other sensing takes place. Automatic end sensing that stops tape motion occurs in all functions, but only in the selected tape transport.

The following is a list of timing considerations for programmed operations. ( $N_s$  = the number of block numbers to be read in the search function and continuous mode, counting through the one causing the WCO. Only the block number causing the WCO requests a program interrupt  $N_w$  = number of words transferred  $\div$  the number of words per block. If the remainder  $\neq 0$ , use the next larger whole number.  $N_A$  = number of words transferred.)

<u>Operation</u>	<u>Timing</u>
Answer a data break request	Up to 66 microseconds, $\pm 30\%$
Word transfer rate	One 12-bit word every 133 microseconds, $\pm 30\%$
Block transfer rate	One 129-word block every 18.2 milliseconds, $\pm 30\%$
Start time	375* milliseconds, $\pm 20\%$
Stop time	375* milliseconds, $\pm 20\%$
Turn around time	375* milliseconds, $\pm 20\%$
Change function from search to read data for the current block after DT flag from block number	400 microseconds, $\pm 30\%$
Change function from search to write data for current block after DT flag from block number	400 microseconds, $\pm 30\%$
Change function from read data to search for the next block after DT flag from transfer completion	1000 microseconds, $\pm 30\%$
Change function from write data to search for	1000 microseconds, $\pm 30\%$

\*These times are typical but not accurately controlled.



<u>Operation</u>	<u>Timing</u>
next block after DT flag from transfer completion	
DECtape flag rises	
in continuous mode	
Move function	Never
Search function	$(N_s) \times (18.2 \text{ milliseconds}, \pm 30\%)$
Read data function	$(N_D) \times (18.2 \text{ milliseconds}, \pm 30\%)$
Read all function	$(N_A) \times (133 \text{ microseconds}, \pm 30\%)$
Write data function	$(N_D) \times (18.2 \text{ milliseconds}, \pm 30\%)$
Write all function	$(N_A) \times (133 \text{ microseconds}, \pm 30\%)$
Write T & M function	$(N_A) \times (133 \text{ microseconds}, \pm 30\%)$
In normal mode	
Move function	Never
Search function	Every 18.2 milliseconds, $\pm 30\%$
Read data function	Every 18.2 milliseconds, $\pm 30\%$
Read all function	Every 133 microseconds, $\pm 30\%$
Write data function	Every 18.2 milliseconds, $\pm 30\%$
Write all function	Every 133 microseconds, $\pm 30\%$
Write T & M function	Every 133 microseconds, $\pm 30\%$

## Software

Three types of programs have been developed as DECtape software for the PDP-8:

- a. Subroutines which the programmer may easily incorporate into a program for data storage, logging, data acquisition, data buffering (queing), etc.
- b. A library calling system for storing named programs on DECtape and a means of calling them with a minimal size loader.
- c. Programs for preformatting tapes controlled by the content of the switch register to write the timing and mark channels, to write block formats, to exercise the tape and check for errors, and to provide ease of maintenance.

Program development has resulted in a series of subroutines which read or write any number of DECtape blocks, read any number of 129-word blocks as 128 words (one memory page), or search for any block (used by read and write, or to position the tape). These programs are assembled with the user's program and are called by a JMS instruction. The program interrupt is used to detect the setting of the DECtape flag, thus allowing the main program to proceed while the DECtape operation is being completed. A program flag is set when the operation has been completed. Thus, the program effectively allows concurrent operation of several input/output devices along with operation of the DECtape system. These programs occupy two memory pages ( $400_8 = 256_{10}$  words).

The library system has the following features: First and perhaps foremost, the system leaves the state of the computer unchanged when it exits. Second, it calls programs by name from the keyboard and allows for expansion of the program file stored on the tape. Finally, it conforms to existing system conventions, namely, that all of memory, except for the last memory page ( $7600_8$ -

7777<sub>8</sub>), is available to the programmer. This convention ensures that the Binary Loader program (paper tape), and/or future versions of this loader, can reside in memory at all times.

The PDP-8 DECTape library system is loaded by a 17<sub>10</sub>-instruction bootstrap routine that starts at address 7600<sub>8</sub>. This loader calls a larger program into the last memory page, whose function is to preserve on the tape, the content of memory from 6000<sub>8</sub> through 7577<sub>8</sub>, and then load the INDEX program and the directory into those same locations. Since the information in this area of memory has been preserved, it can be restored when operations have been completed. The basic system tape contains the following programs:

- a. INDEX: Typing this word causes the names of all programs currently on file to be typed out.
- b. UPDATE: Allows the user to add a new program to the files. Update queries the operator about the program's name, its starting address, and its location in core memory.
- c. GETSYS: Generates a skeleton library tape on a specified DECTape unit.
- d. DELETE: Causes a named file to be deleted from the tape.

Starting with the basic library tape, the user can build a complete file of his active programs and continuously update it. One of the uses of the library tape may be illustrated as follows:

A program is written in PDP-8 FORTRAN that is to be used repeatedly. The programmer may call the FORTRAN compiler from the library tape and with it, compile the program, obtaining the object program. The FORTRAN operating system may then be called from the library tape and used to load the object program. At this time the library program UPDATE is called, the operator defines a new program file (consisting of the FORTRAN operating system and the object program), and adds it to the library tape. As a result, the entire operating program and the object program are now available on the DECTape library tape.

The last group of programs, called DECTOG, is a collection of short routines controlled by the content of the switch register. It provides for the recording of timing and mark channels and permits block formats to be recorded for any block length. Patterns may be written in these blocks and then read and checked. Writing and reading is done in both directions and checked. Specified areas of tape may be "rocked" for specified periods of time. A given reel of tape may thus be thoroughly checked before it is used for data storage. These programs may also be used for maintenance and checkout purposes.

## **AUTOMATIC MAGNETIC CONTROL (TYPE 57A)**

### **Functional Description**

This control buffers, compiles, synchronizes, and controls data transfers between up to eight magnetic tape transports and the PDP-8, using program interrupts and data breaks. Each transport requires a small interface circuit for connection to the control. The interface required and the characteristics of the transports that can be connected to the 57A are:

<u>Transport</u>	<u>Tape Speed (ips)</u>	<u>Densities (bpi)</u>	<u>Interface</u>
DEC Type 50	75	200/556	Type 520
DEC Type 545	45	200/556/800	Type 521
IBM Model 72911, IV	75	200/556	Type 552
IBM Model 7330*	36	200/556	Type 552
IBM Model 729V, VI	112.5	200/556/800	Type 552

The following functions are controlled by various combinations of IOT instructions:

Write	Space Backward
Write End of File	Rewind
Write Blank Tape	Rewind/Unload
Read	Write Continuous
Read Compare	Read Continuous
Space Forward	

Tape transport motion is governed by one of two control modes: normal, in which tape motion starts upon command and stops automatically at the end of the record; and continuous, in which tape motion starts on command and continues until stopped by the program as a function of synchronizing flags if status conditions appear.

All data transfers are under control of the PDP-8 data break facility; and commands issued during a transfer control, operate, and monitor Type 57A functions by means of the PDP-8 program interrupt facility. Assembled 12-bit PDP-8 data words pass between the computer MB and the control final data buffer register. The core memory address of each word transferred is specified to the computer MA by the control current address register. Use of the program interrupt facility allows the main computer program to continue during long tape operations without running in a loop which waits for tape flags. The program interrupt subroutine for Type 57A loads the AC with numbers, then issues IOT instructions to the control. Specific tape control modes are interpreted from the content of the AC during some IOT instructions. In addition, the current address (CA) register and the word count (WC) registers of the control are loaded from the AC.

Tape functions can be monitored by the program either during or at the end of an operation. They can be altered during operation to a limited degree. The control senses for several types of possible error condition throughout an operation. The results of this sensing can be interrogated by the subroutine at any time.

Two crystal clocks are used to generate one of three character writing rates, depending on the density (200, 556, 800) specified by the program. In writing or reading, a composite 12-bit binary word passes between the computer and the control; that is, bits 0 through 5 constitute one tape character, and bits 6 through 11 constitute a second tape character.

In normal operation, six IOT commands initiate reading or writing of one record. When the word count exceeds the number stored in the WC, the transport is stopped and the control is free for another command. In continuous operation, any number of records is written or read without the need for further transport commands except stop.

\*With restrictions

The following automatic safeguards are inherent in the design of Type 57A:

### **END POINT**

If the end point is reached during reading or writing, the control ignores the end point and finishes the operation (ample tape is allowed). Beyond the end point tape commands specifying forward direction are illegal and the tape will not respond to such commands. If the end point is passed during spacing, the transport is shut down regardless of word count.

### **LOAD POINT**

If the load point is reached during back spacing the transport is stopped regardless of word count. At load point, a space back command is legal, and the tape may be unloaded. When the write command is given at load point, the tape is erased 3 inches beyond the load point before writing the first record. After giving a read command at the load point, the read logic is disabled until the load point marker passes the read head, then the read logic is enabled.

### **WRITE LOCK RING**

Without the write lock ring in the tape reel, writing is illegal and the transport will not respond to a write command.

### **FORMAT CONTROL**

If the PDP-8 halt command is given during normal reading or read comparing, the tape proceeds to the end of record, and the control shuts down the transport. If a halt is given in continuous reading or read comparing the transport will proceed to the end of tape and shut down. If a halt command is given in normal spacing, the transport will proceed to EOR and shut down. If halt is given during continuous spacing, the transport will proceed until WC overflows or until it senses a file marker, load point, or end point, then shut down.

If halt is given during writing in the normal mode, the last word to be transferred is written, the rest of the record is written as zeros, and the transport is shut down. If halt is given during writing in the continuous mode, the record is completed; then zeros are written to the end of the tape. If a WC overflow occurs during a normal read or read compare, the transport proceeds to EOR before shutting down.

### **Instructions**

The functions of Type 57A Automatic Magnetic Tape Control are controlled by combinations of the following IOT instructions:

#### **Skip on Tape Control Ready (MSCR)**

Octal Code: 6701

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The Tape Control Ready signal level is sampled, and it is in the binary 1 status, indicating the tape control is free to accept commands, the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Tape Control Ready = 1, then  $PC \leftarrow PC + 1 \Rightarrow PC$

### Clear and Disable (MCD)

Octal Code: 6702

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The job done flag, command register, word count overflow (WCO) flag, and end of record (EOR) flag are cleared. This instruction should be immediately preceded by the two instructions CLA and TAD (4000) to obtain the operation indicated. Both the WCO and EOR flags are connected to the program interrupt facility.

Symbol:

Inhibit Job Done Flag

0 = > Command Register, WCO, EOR

### Tape Select (MTS)

Octal Code: 6706

Event Time: 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The job done flag is inhibited from causing a program interrupt and clear the WCO and EOR flags are cleared. Then select the transport unit, the mode of parity, and the bit density from the content of the AC. The AC bit assignments are:

AC1(0) = High sense level  
AC1(1) = Low sense level  
AC2(0) = 200 or 556 bpi density  
AC2(1) = 800 or 550 bpi density  
AC8(0) = 200 bpi density  
AC8(1) = 556 bpi density

<u>AC2</u>	<u>AC8</u>	<u>Density</u>
0	0	200
0	1	556
1	0	800
1	1	556

AC7(0) = Even parity (BCD)  
AC7(1) = Odd parity (binary)  
AC9-11 = These three bits select one of eight tape units, address 0 through 7.

Symbol:

Inhibit Job Done Flag

0 = > WCO, EOR

AC1-11 = > Select Status

### Skip on Tape Unit Ready (MSUR)

Octal Code: 6711

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The selected tape transport ready (TTR) status is sampled, and if the transport is ready the content of the PC is incremented by one and the next instruction is skipped. The selected unit must be free before the following MTC command is given.

Symbol: If TTR = 1, then PC + 1 = > YPC

### **Terminate Continuous Mode (MNC)**

Octal Code: 6712

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The CONTINUE flip-flop in the control is cleared to establish the Normal mode of operation, then the AC is cleared. This command should be immediately preceded by CLA and TAD commands to load the AC with the number 4000 to obtain the operation indicated.

Symbol: 0 = > CONTINUE, AC

### **Load Tape Command (MTC)**

Octal Code: 6716

Event Time: 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The tape command register is loaded from the content of bits 3 through 6 of the AC. Bit 6 selects the motion mode and bits 3 through 5 are decoded as follows:

AC6(0) = Normal

AC6(1) = Continuous

AC3-5 = 0 = No operation

1 = Rewind

2 = Write

3 = Write end of file (EOF)

4 = Read compare

5 = Read

6 = Space forward

7 = Space backward

Symbol: AC3-6 = > Tape Command Register

### **Skip on WCO Flag (MSWF)**

Octal Code: 6721

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the word count overflow (WCO) flag is sensed, and if it contains a 1 the content of the PC is incremented by one so that the next instruction is skipped.

Symbol: If WCO = 0, the PC + 1 = > PC

### **Disable the WCO Flag (MDWF)**

Octal Code: 6722

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The WCO flag is inhibited from causing a program interrupt.

Symbol: None

### **Clear WCO Flag (MCWF)**

Octal Code: 6722

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The WCO flag is cleared. This instruction should be immediately

preceded by commands that load the number 2000 into the AC to obtain the indicated operation.

Symbol:  $0 = > WCO$

#### **Enable WCO Flag (MEWF)**

Octal Code: 6722

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The WCO flag is enabled to cause a program interrupt upon word count overflow. To obtain this operation the MEWF command must be immediately preceded by a sequence that loads the number 4000 into the AC.

Symbol: None

#### **Initialize WCO Flag (MIWF)**

Octal Code: 6722

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The WCO flag is initialized. To obtain the operation the MIWF command must be immediately preceded by commands that load the number 6000 into the AC.

Symbol: None

#### **Skip on EOR Flag (MSEF)**

Octal Code: 6731

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the EOR flag is sensed, and if it contains a 1 the content of the PC is incremented by one so the next instruction is skipped.

Symbol: If  $EOR = 1$ , then  $PC + 1 = > PC$

#### **Disable ERF Flag (MDEF)**

Octal Code: 6732

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Operation of the ERF flag is inhibited.

Symbol: None

#### **Clear the ERF Flag (MCED)**

Octal Code: 6732

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The ERF flag is cleared to 0 in preparation for returning to the main program from the program interrupt subroutine. This command must be immediately preceded by commands that load the number 2000 into the AC to obtain the indicated operation.

Symbol:  $0 = > ERF$

#### **Enable ERF Flag (MEEF)**

Octal Code: 6732

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The ERF flag is enabled. This command must be immediately preceded by commands that load the number 4000 into the AC to obtain the indicated operation.

Symbol: None

### **Initialize ERF Flag (MIEF)**

Octal Code: 6732

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The ERF flag is initialized by clearing and enabling. This command must be immediately preceded by commands that load the number 6000 into the AC to obtain the operation indicated.

Symbol: None

### **Read Tape Status (MTRS)**

Octal Code: 6734

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The condition of tape status levels is loaded into the AC. This command must be immediately preceded by a command that clears the AC to obtain a valid information transfer. The AC bit assignments are:

AC0 = Data request late

AC1 = Tape parity error

AC2 = Read compare error

AC3 = End of file flag set

AC4 = Write lock ring out

AC5 = Tape at load point

AC6 = Tape at end point

AC7 = Tape near end point (Type 520)

AC7 = Last operation write (Type 521 and 522 interfaces)

AC8 = Tape near load point (Type 520)

AC8 = Write echo (Type 522 interface)

AC8 = B control using transporting (Type 521 interface with multiplex transport)

AC9 = Transport rewinding

AC10 = Tape miss character

AC11 = Job done flag interrupt

Symbol: Status Levels = > AC0-11

### **Clear Current Count (MCC)**

Octal Code: 6741

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The current address register (CA) and word count register (WC) are both cleared.

Symbol: 0 = > CA, WC

### **Read Word Count (MRWC)**

Octal Code: 6742

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds



Operation: The content of the AC is transferred into the word count register.  
Symbol: AC = > WC

#### **Read Current Address (MRCA)**

Octal Code: 6744

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the current address register is transferred into the AC. This command does not clear the AC and must be preceded by a command that clears the AC to obtain a valid information transfer.

Symbol: CA V AC = > AC

#### **Load Current Address (MCA)**

Octal Code: 6745

Event Time: 1, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The current address register and word count register are both cleared, then the content of the AC is transferred into the current address register.

Symbol: 0 = > CA, WC

AC = > CA

### **Programming**

The following seven control modes are programmed in use of the Type 57A:

#### **WRITE NORMAL**

One or two characters, N words and one or two characters, or N words can be written in BCD mode. When writing BCD, convert all characters (00<sub>8</sub>) to (12<sub>8</sub>). The WCO flag is set during the writing of the next to last word in a record. In a one-word transfer only, the WCO flag is set before the data transfer begins. The ERF flag is set when the EOR (check character) is written. Parity is read and compared while writing.

The data request late bit will be set if the PDP-8 does not transfer a new word to or from the control before another data request is given. When a 522 interface is being used, a write echo status appears if the character zero (00<sub>8</sub>) is written BCD.

#### **WRITE END OF FILE (EOF)**

The end of the marker is written 17, BCD. It is automatically detected during reading or spacing. One instruction, MTC, initiates this operation, carries it out, and stops the transport WCO does not occur. The ERF flag is set when the EOR (check character) is detected. CA and WC are not modified.

#### **WRITE BLANK TAPE**

To write three inches of blank tape, the program gives a write EOF command and then a space backward command. In either case CA and WC are not modified.

#### **READ NORMAL**

One or two characters, N words and one or two characters, or N words can be read in either parity mode. The WCO flag is set during the record when the specified word count is exceeded. The ERF flag is set when the EOR (check character) is detected. Parity errors may be read by examining the appropriate tape status bit.

When reading in BCD mode, convert all 12<sub>8</sub> to 00<sub>8</sub>. When reading in binary

mode and an EOF is detected, the parity error status bit will be set. If while reading, a character does not appear within the allotted time, the miss character status bit will be set.

### READ COMPARE

Words from tape may be compared against consecutive or non-consecutive locations in core memory for equality. An inequality sets the read compare error flag and the CA holds the location of the inequality. Read compare is like read, except that WCO occurs before the last word is compared. The ERF is always set at EOR. Should WCO occur before EOR, the ERF will be set upon comparison of the last word and at EOR.

### SPACE

Spacing forward or backward one record is automatic and does not modify the CA or WC. Spacing N records in either direction can be done on the Continuous mode, and continues until a WCO occurs or EFF is encountered, whichever comes first. If CA is cleared initially, it will contain the record count and may be examined by the program. The program may command stop prematurely with MNC, after which the tape stops as soon as EOR is seen. The parity error flag will be set if a parity error is detected.

### REWIND, REWIND/UNLOAD

Rewind and rewind/unload do not require the use of CA, WC, data interrupt mode, or program interrupt mode. Rewind/unload is selected by specifying rewind and Continuous mode. The transport will not respond to a forward command for 12 milliseconds after the tape has been rewound and stopped at load point.

All operations begin with the program events indicated in the following basic program sequence. When the main program branches to this sequence (having received for example, a high priority data break request from the tape control), the control and transport are interrogated for availability (MSCR, MSUR) and if ready are instructed to carry out the specified task (MTS, MTC). If the task is one of the eight listed in the instruction list under MTC, the MSCR instruction completes the program sequence; if not, the program branches at BEGIN to another routine (write, read, etc.), returning afterwards to WAIT in the basic program.

BEGIN,	MSCR	/SKIP IF TAPE CONTROL FREE
	MP. - 1	/TAPE CONTROL NOT FREE, JUMP BACK TO
		/MSCR INSTRUCTION
	CLA	
	TAD (1A - 1	/LOAD AC WITH INITIAL ADDRESS MINUS ONE
	MCA	/TRANSFER AC TO CA
	CLA	
	TAD (- N + 1	/LOAD AC WITH COMPLEMENT OF NUMBER OF
		/WORDS TO BE TRANSFERRED PLUS ONE
	MRWC	/TRANSFER AC TO WC
	CLA	
	TAD (	/LOAD AC WITH SELECTED INFORMATION*
	MTS	/TRANSFER AC TO CONTROL WITH PARITY
		/DENSITY AND UNIT NUMBER
	MSUR	/SKIP IF TAPE TRANSPORT READY
	JMP. - 1	/TRANSPORT NOT READY, JUMP BACK TO
		/MSUR INSTRUCTION
	MTC	/TRANSFER AC TO CONTROL WITH COMMAND
		/AND TAPE MOTION MODE

WAIT,	MSCR	/WAIT FOR TAPE FUNCTION TO COMPLETE
	JMP. - 1	/TAPE FUNCTION NOT COMPLETE, JUMP
		/BACK TO MSCR
	HLT	/OPERATION COMPLETION

When programming in the interrupt mode, the TCR flag causes an interrupt in the operating program and the flag may be tested by using the MSCR instruction. The TCR flag must be cleared with the MCD command before dismissing the interrupt. WCO and ERF flags must be disabled before dismissing the interrupt with the option of clearing or not clearing the flags.

## MAGNETIC TAPE SYSTEM (TYPE 580)

The Magnetic Tape System Type 580 is a semi-automatic data storage system that can be used with the PDP-8. One tape control and one magnetic tape transport constitute the Type 580 system. Data transmission is under program control, while the timing of motion delays, end-of-record delays, write clock pulses, etc., is automatic. Densities are 200 and 556 bits per inch (selected by program), and maximum transfer rate is 25,000 characters per second. Format is compatible with IBM NRZI in either binary or BCD parity mode.

The control contains a 12-bit data buffer, which accumulates the data word in both reading and writing, and a 9-bit command register. All commands, data, and status indications are transferred to or from the computer accumulator.

The system performs the following functions:

- Write
- Read forward
- Read reverse
- Space forward (one or N records)
- Space reverse (one or N records)
- Rewind
- Write real time (one word at a time)
- Read real time (one word at a time)

These functions are specified by the presence or absence of ones in the accumulator as shown in the following list:

- AC1(0) = Sets the SPACE flip-flop
- AC3(1) = Sets the GO flip-flop
- AC4(1) = Establish write function
- AC5(0) = Establish even parity (BCD)
- AC5(1) = Establish odd parity (binary)
- AC6(1) = Establish read function
- AC7(0) = Establish the reverse direction
- AC7(1) = Establish the forward direction
- AC8(0) = Select density of 200 BPI
- AC8(1) = Select density of 556 BPI
- AC10(1) = Set rewind
- AC11(1) = Set the REAL TIME flip-flop

When the desired function has been encoded in the accumulator, an IOT instruction is given to initiate the pulses that carry out the function. There are nine IOT micro-instructions for the Type 580 system, as follows:

### **Tape System Initialize Function and Motion (TIFM)**

Octal Code: 6707

Event Time: 1, 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: All tape control registers are cleared, the command register is loaded from bits 1 through 11 of the AC, and motion delays are initiated. The bit assignments of the command register are:

AC1 = Space

AC3 = Go

AC4 = Write

AC5 = Parity mode (0 = even, 1 = odd)

AC6 = Read

AC7 = Direction (0 = reverse, 1 = forward)

AC8 = Density (0 = 200 BPI, 1 = 556 BPI)

AC10 = Rewind

AC11 = Real time

Symbol: 0 = > All Control Registers

AC1-11 = > Command Registers

### **Tape System Read (TSRD)**

Octal Code: 6715

Event Time: 1, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Clear the AC, then load the AC from the content of the data buffer (DB) and clear the data flag.

Symbol: 0 = > AC

DB = > AC

0 = > Data Flag

### **Tape System Write (TSWR)**

Octal Code: 6716

Event Time: 2, 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: Clear the data buffer, then load the data buffer from the content of the AC and clear the data flag.

Symbol: 0 = > DB

AC = > DB

0 = > Data Flag

### **Skip on Tape System Data Flag (TSDF)**

Octal Code: 6721

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the data flag is sampled, and if it contains a 1 the content of the PC is incremented by one so the next instruction is skipped.

Symbol: If Data Flag = 1, then  $PC + 1 = > PC$

### **Skip on Tape System End of Record Flag (TSSR)**

Octal Code: 6722

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The end of record (EOR) flag is sensed, and if it contains a binary 0 the content of the PC is incremented by one so the next instruction is skipped. The data flag is also sensed, and if it contains a binary 1 the next instruction is skipped.

Symbol: If  $EOR = 0$  or if the Data Flag = 1, then  $PC + 1 = > PC$

#### **Tape System Stop Data Transfer (TSST)**

Octal Code: 6724

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: This instruction is issued following transmission of the last character in a record. It initiates tape shut down procedures such as writing the longitudinal parity bit, end of record mark, and the 0.75-inch inter-record gap. It also clears the SPACE flip-flop, when the correct number of records to be spaced has been reached.

Symbol: None

#### **Tape System Read Status (TSRS)**

Octal Code: 6734

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the status register is transferred into the AC. The bit assignments are:

AC0(1) = Parity error

AC1(1) = Motion delay set

AC2(1) = Transport is ready

AC3(1) = Clock delays set

AC4(1) = End of tape

AC5(1) = Tape at load point

Symbol: Status Register =  $> AC0-5$

#### **Tape System Write Real Time (TWRT)**

Octal Code: 6731

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: One character is written on tape. This instruction can be used at any frequency and therefore determines the density of information written on tape.

Symbol: None

#### **Tape System Clear Program Interrupt (TCPI)**

Octal Code: 6732

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The status of the program interrupt flag in the control is sampled, and if it is a 1 (indicating that the 580 system caused a program interrupt) the content of the PC is incremented by one so that the next sequential instruction is skipped. This command clears the program interrupt request flag during a space operation and clears the STOP flip-flop.

Symbol: If Program Interrupt Request Flag = 1, then  $PC + 1 = > PC$

0 =  $>$  Program Interrupt Request Flag, STOP flip-flop

The following instruction sequence is an example of a routine to write data,

and assumes that a previous portion of the program has tested the status of the 580 and that it is ready, etc.

#### /CENTRAL LOOP OF A WRITE DATA ROUTINE

```
WRT,   CLA           /GET FIRST WORD
        TAD 1 AUTO   /VIA AUTO INDEX REGISTER
        MP TW2      /GO TO A WRITE INSTRUCTION
TW1,   CLA
        TAD 1 AUTO
        TSDF         /WAIT FOR THE DATA FLAG
        JMP . - 1
TW2,   TSWR         /WRITE
        ISZ CNTR    /COUNT THE NUMBER OF
        JMP TW1     /WORDS TO BE WRITTEN
TW3,   CLA
        TSRS        /READ STATUS
        TSDS        /WAIT FOR LAST
        JMP . - 1   /WORD TO BE WRITTEN
        TSST        /STOP DATA
```

The following instruction sequence indicates the core of a subroutine to read data from the Type 580 system. As such, this routine is unencumbered with initializing and testing operations, and presents the basic commands used with the tape system.

#### /CENTRAL LOOP OF A READ DATA ROUTINE

```
RED,   CLL CML     /SET THE LINK
        TSDF         /WAIT FOR FIRST CHAR. OR
        JMP . - 1   /WORD TO ENTER BUFFER
        JMP TR2     /GO TO A READ INSTRUCTION
TR1,   TSSR        /SKIP IF END OF RECORD
        JMP . - 1   /OR A DATA FLAG
        TSDF         /SKIP IF DATA FLAG = 1
        JMP TR3     /END OF THE RECORD
TR2,   TSRD        /READ
        SZL         /IF LINK SET
        DCA I AUTO  /STORE IN MEMORY VIA AUTO INDEX
        I SZ CNTR   /COUNT THE WORDS STORED
        JMP TR1
        CLL         /CLEAR LINK TO INHIBIT
        JMP TR1     /STORAGE
TR3,   CLA
        TSRS        /READ STATUS
```

## DATA COMMUNICATION SYSTEMS (TYPE 680)

A data communication system consists of a PDP-8 computer with a Data Line Interface Type 681 option, a Serial Line Multiplexer Type 685, and other equipment connected to form a message switching system or to form a data link between serial data transmission equipment and a larger computer. As a message switching system, the 680 system transmits and receives data with up to 128 local or distant Teletype units. As a data link, the 680 system is an economical device for buffering, formatting, and transferring information between a computer and Teletype or other serial processing equipment operating at one or more data speeds. Assuming only minor data handling before transmission to the larger computer, a 680 system can handle up to 128 5-bit Tele-

type lines at 50 baud. Although the 680 system programming has provision for handling only Teletype lines, programs to pack and unpack messages for other equipment are easily written.

Software for the 680 system is designed to concentrate Teletype data in serial bit format. Although Teletype format is assumed, other data transmission formats that present information in serial format can be used. Subroutines, as presently written, are designed for the 8-bit Teletype code, the 5-bit Teletype code, or a combination of both codes. They also handle mixed speeds on either 8-bit or 5-bit lines with minor changes. Full duplex lines are assumed, but the subroutines operate with half duplex lines, providing the user handles the expected echo.

A Data Communication System Type 680 hardware configuration varies according to the number, type, and distribution of the Teletype units it contains, and upon the use made of the system. Figure 15 shows the basic 680 system configuration, assuming 15 lines: eight local lines, and seven remote lines.




Figure 15. Data Communication System Block Diagram

Teletype signals from remote stations are transmitted and received by a Telegraph Level Converter, Type 683. Interface for local units is provided by a Teletype Connector Panel, Type 682. Teletype signals for each station run from the 682 or 683 to a Serial Line Multiplexer, Type 685. A Matricon Patchboard, Type 684, also provides manual selection of channel connections between the 683 and 685. The 685 consists of a multiplexer for Teletype lines and a clock that causes a program interrupt at a rate eight times the line baud frequency. Single line connections are made between the 685 and the Data Line Interface, Type 681, and between the 685 and the normal computer interface. The Type 681 option provides an output instruction to transfer Teletype information from the accumulator to the 685 and provides an input instruction to read Teletype information directly into the computer core memory from the 685. All Teletype information transfers occur serially, one bit at a time.

In any serial data transmission system a word consists of an indication that character transmission is about to start, several bits that specify a character code, and an indication that the character is done. Figure 16 shows the format of 11-unit code Teletype words as a typical word format used in serial data transmission. In such a system, the device receiving the word signal must determine the bit sampling time so that information is transferred reliably, even though the digital information signal is severely integrated (pulse rise and fall times increased and pulses rounded) due to transmission path impedance, and even though no synchronization is provided between sending and receiving units or between information on different lines. In addition, jitter (time displacement) of the information signal caused by the mechanical contact nature of the equipment originating the signal, must be considered when determining the strobe time.




Figure 16. Typical Teletype Line Timing

The Data Communication System Type 680 uses a clock which operates at eight times the bit rate of information on the signal line to determine the sampling time. By counting pulses from this clock, strobe time in receiving and bit timing in transmitting can be controlled within 12.5 percent. Character transmission and reception in the 680 system is controlled by a combination of the hardware and software, providing the most flexibility and economy. This clock in the Serial Line Multiplexer Type 685 requests a program interrupt eight times during each character bit. The program interrupt subroutine counts the clock pulses and strobcs a received bit after four clock pulses have occurred since the line became active, thus assuring that the bit is sampled after the middle of the pulse and within 12.5 percent of the center of the pulse. In like manner, clock pulses are counted by the program interrupt subroutine to transmit a bit after eight clock pulses have occurred.

### Data Line Interface (Type 681)

The Type 681 option of the PDP-8 enables use of the computer with a Data Communication System Type 680. The Type 681 option controls and executes




transmission and reception of Teletype information between the computer and the Type 680 system. Installation of a Type 681 option in a PDP-8 system adds a Teletype In (TTI) and a Teletype Out (TTO) instruction to the instruction repertoire, and adds two major states to the processor major state generator. The Status (S) and Character (C) states are entered in executing the complex Teletype In instruction.

The TTI and TTO instructions transfer one bit of a Teletype character between the computer and the Serial Line Multiplexer Type 685. These instructions are executed in subroutines entered through the program interrupt subroutine. These subroutines are responsible for determining when a character is completely assembled in the character assembly word (CAW), and for any relocation or translation of assembled characters. Characters are always assembled so that the last bit transmitted shifts into the most significant bit of the CAW and preceding bits are loaded into less significant bits of the CAW, regardless of the Teletype code or transmission path being used.

Teletype In is a complex memory reference instruction which deals with the incoming Teletype line and with two core memory locations. The two locations addressed by the TTI instruction are the next two successive locations following it. These locations contain a line status word (LSW) and a character assembly word (CAW), respectively, so the following sequence is established:

<u>Address</u>	<u>Content</u>
Y	TTI
Y + 1	LSW
Y + 2	CAW

Bits in the LSW are assigned to record the active/inactive status of the line and serve as a real time clock which determines when line sampling should take place. The format of the LSW is:



The CAW stores partially assembled characters. Individual bits on the incoming line enter the most significant bit (bit 0) and are shifted towards the less significant bit (to the right) during the assembly process. The TTI instruction is normally executed following a program interrupt caused by the clock in the multiplexer. Figure 17 shows the flow diagram of the TTI instruction.




Figure 17. Teletype In Instruction Flow Diagram

Execution of the TTI instruction causes the next location in memory to be read and examined. This location contains the LSW. The first bit examined is the active bit (bit 0). If bit 0 contains a 0, indicating that the line was inactive when last tested, the current content of the line will be set into the active bit. That is, if a start bit is currently being received, the active indicator bit will be set to 1. If no start bit is being received it remains a 0. In either event the character assembly word is skipped over and the next instruction will be executed. Should examination of the active bit indicate that the line is already active, the count portion of the LSW is incremented by one and, unless the resulting count equals 4, the CAW is skipped. When the count becomes equal to 4, indicating that four clock interrupts have been received since the line first became active or that 4/8 of a bit time has elapsed so the center of the bit has been reached and it should be sampled. Thus the character assembly word is read, its content is shifted right one position, and the bit presently being received on the line is set into the leftmost position of the CAW. After the first bit has been received eight clock periods occur before the count is again equal to 4 and thus each bit in the serial train is sampled within 12.5% of the center of the bit.

The Teletype Out instruction affects only the content of the accumulator and the outgoing line. It is executed during a single memory cycle. It shifts the content of the accumulator one position to the right and transmits the least significant bit on the outgoing line. Since a bit is transmitted every time this instruction is executed it should be programmed to occur only after eight clock interrupts have been received since the last output.

These instructions are used only in subroutines and are not used in the main program. The following explanation of their use is for description only.

The Teletype In command brings the bits coming over the line into memory and assembles the bits into one Teletype character. The TTI command uses three memory locations as follows:

TTI

0 /status and counter word (LSW)

2000 /character assembly word (for 8-bit code) (CAW)

The program then returns to TTI + 3

The character assembly word is preset so that 1 appears in bit 11 when the entire character, including one stop bit, has been shifted in. The subroutines, finding a 1 in bit 11, assume that an entire character has been read, place the character in its own internal buffer together with the line number it came from, and reinitializes the TTI command by resetting the line status word to 0 and the character assembly word to the proper number. At each clock pulse the program only checks 1/8th of the lines (1/4 for 5-bit codes) for completion.

Unlike the TTO command, the TTI command is executed for all lines at each clock-produced program interrupt. However, once the incoming character is started (i.e., bit 0 of the LSW = 1) the first bit (the start code) is read at the fourth pulse and each succeeding bit is read at the eighth pulse thereafter, thus guaranteeing that the bit is read at the optimum time.

The Teletype Out command shifts the content of the accumulator right one position, sends the previous content of bit 11 to the Teletype line specified by the line select register, and brings a 0 into bit 0 of the accumulator. The program sequence to transmit a word from core memory to a Teletype unit might be as follows:

TAD	CHAR	/GET CHARACTER TO TRANSMIT
TTO		/SHIFT AND TRANSMIT ONE BIT
DCA	CHAR	/SAVE REMAINDER OF CHARACTER

This sequence assumes that the line select register has been loaded with the correct line number using commands for the Serial Line Multiplexer Type 685.

### **Serial Line Multiplexer Type 685**

The 685 is simply a switch which allows the 681 to be connected to any one of 64 Teletype lines. To select a line, the accumulator is set to the number of the desired line, and its content is then transferred into the line select register of the 685 by an IOT command. The line select register (LSR) may be loaded at any time with a program-selected address, or can be incremented by a command which may be microprogrammed with the TTI or TTO instructions to scan all lines in numbered sequence. Incrementing is used for high-speed sequential scans. This unit also contains a flip-flop for each outgoing line. This flip-flop is set or cleared by a TTO instruction and holds the line in the proper state until the next TTO instruction is executed.

### **INSTRUCTIONS**

All instructions for the 680 system contain an operation code of 6, indicating that they are IOT commands. Commands which are associated with the 681 transfer one bit of a character with the computer and have a select code of 40. These commands are functionally memory reference instructions used to perform an input/output transfer operation. Commands associated with the line select register of the 685 use select codes 40 and 41. Commands associated with the clocks of the 685 use select code 42 through 45. All commands using select codes of 41 and 42 use the IOP pulses and are true IOT instructions. The instructions for the 680 system are:

### Teletype Increment (TTINCR)

Octal Code: 6401

Event Time: Not applicable in the normal sense of IOT event times. However it can be considered event time 1, since it is executed before all other operations in the TTI or TTO commands with which it can be combined.

Indicators: IOT, FETCH

Execution Time: 1.5 microseconds when performed individually, or equal to the execution time of other commands when microprogrammed.

Operation: The content of the line select register (LSR) in the Serial Line Multiplexer is incremented by one to address the next sequentially numbered line unit. This operation occurs at T1 time of the Fetch cycle.

Symbol:  $LSR + 1 = > LSR$

### Teletype In (TTI)

Octal Code: 6402

Event Time: Not applicable

Indicators: IOT, FETCH

Execution Time: 3.0 or 4.5 microseconds

Operation: Three core memory locations are required by the TTI instruction. The first location contains the TTI instruction, and the two succeeding locations contain a line status word (LSW) and a character assembly word (CAW), respectively. Bit 0 of the LSW records the active/inactive status of the selected Teletype line, and bits 9 through 11 of the LSW serve as a real time clock to determine the bit assembly time for the CAW. Both of these words should be cleared prior to the first use of the TTI instruction in a subroutine. The TTI instruction checks the status of the selected line and the number in the real time clock. If the line is active and the clock indicates the center of a bit has passed, one bit of the Teletype line is shifted into the CAW.

The TTI instruction is executed in two or three computer cycles. The first cycle is in the Fetch state to read the instruction from core memory and to establish the next sequential core memory location as the address to be read during the next cycle. By placing a 1 in bit 11, this instruction can be microprogrammed to increment the content of the flip-flop line register of the Serial Line Multiplexer Type 685 during the Fetch cycle.

The second cycle is a Status state in which the LSW is read, the active/inactive status of the line is checked, the timing of the current bit is checked, and (based on these conditions) the inactive status of the line is recorded in MB0 and the program advances to the next instruction, the real time clock count is incremented in the LSW and the program advances to the next instruction, or the real time clock count is incremented and the third cycle is initiated.

The active/inactive status of the Teletype line is checked by sampling the condition of bit 0 of the LSW. If MB0(0), indicating that the line is inactive (not transmitting a character) the LSW is shifted one position to the right in the MB, and the complement of the Teletype line is set into MB0. Therefore, if the line is now active, a 1 is set into MB0 and will be read during the Status cycle of the next TTI instruction. The program count is then incremented by one to skip over the CAW, the LSW is restored to core memory, the MB is cleared, and (providing no break request had been received) the Fetch state is entered to fetch the next instruction.

If the MB0(1) at the beginning of the Status cycle, the LSW is incremented by one to advance the real time clock and the LSW number is sampled. If

LSW  $\neq$  3 it is too early to sample the active line so the program count is incremented to skip over the CAW, the LSW is restored to core memory, the MB is cleared, and the program advances to the Fetch state for the next instruction. If LSW = 4 after incrementation, the LSW is rewritten in memory and the major state generator (MSG) is set to the Character state to strobe the line into the CAW during the next cycle.

The third cycle is a Character state in which the CAW is read into the MB from core memory, the character is shifted right one position with the line bit being shifted into MBO, then the CAW is rewritten in memory. The program then advances to the Fetch state for the next instruction.

Symbol: Status state

If MBO(0), then line shifted into LSW and  $F = > \text{MSG}$  for next instruction.  
If MBO(1), and MB  $\neq$  3, then  $\text{LSW} + 1 = > \text{LSW}$  and  $F = > \text{MSG}$  for next instruction.

If MBO(1) and MB = 3, then  $\text{LSW} + 1 = > \text{LSW}$  and  $C = > \text{MSG}$  to continue TTI instruction in next cycle.

Character state

Line shifted into CAW and  $F = > \text{MSG}$  for next instruction.

### Teletype Out (TTO)

Octal Code: 6404

Event Time: Not applicable

Indicators: IOT, FETCH

Execution Time: 1.5 microseconds

Operation: This instruction must be preceded by a command sequence (such as CLA and TAD) that loads the AC with the character to be (or being) transferred to the external Teletype equipment. The TTO instruction clears the L, shifts the content of the AC and the L one position to the right, then transfers the bit contained in AC11 to the selected Teletype line.

Symbol:

$0 = > L$

$L = > \text{AC}0$  and  $\text{AC}j = > \text{AC}j + 1$ , then

$\text{AC}11 = > \text{Selected Line}$

### Clear Line Select Register (TTCL)

Octal Code: 6411

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The line select register is cleared, so line 0 is addressed.

Symbol:  $0 = > \text{LSR}$

### Load Line Select Register (TTSL)

Octal Code: 6412

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The line select register is set by an OR transfer from the content of bits 5 through 11 of the accumulator, then the accumulator is cleared.

Symbol:

$\text{AC}5-11 \vee \text{LSR} = > \text{LSR}$ , then

$0 = > \text{AC}$

### **Read Line Select Register (TTRL)**

Octal Code: 6414

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of the line select register is loaded into bits 5 through 11 of the accumulator by an OR transfer.

Symbol: LSR V AC5-11 = > AC5-11

### **Skip on Clock 1 Flag (TTSKP)**

Octal Code: 6421

Event Time: 1

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The content of clock 1 flag of the Serial Line Multiplexer is sampled, and if it contains a 1 (indicating that a clock pulse has occurred and the flag has been enabled to request a program interrupt) the content of the program counter is incremented by 1 to skip the next sequential instruction. If the skip occurs clock 1 caused a program interrupt if the interrupt system was enabled when the clock pulse occurred.

Symbol: If Clock 1 Flag = 1, then PC + 1 = > PC

### **Turn On Clock 1 (TTXON)**

Octal Code: 6422

Event Time: 2

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The CLOCK 1 ENABLE flip-flop is set and the clock 1 flag is cleared. When the CLOCK 1 ENABLE flip-flop is set the next clock pulse sets the clock 1 flag and requests a program interrupt.

Symbol:

1 = > Clock 1 Enable

0 = > Clock 1 Flag

### **Turn Off Clock 1 (TTXOFF)**

Octal Code: 6424

Event Time: 3

Indicators: IOT, FETCH, PAUSE

Execution Time: 3.75 microseconds

Operation: The CLOCK 1 ENABLE flip-flop is cleared and the clock 1 flag is cleared. When the CLOCK 1 ENABLE flip-flop is cleared the clock 1 flag can not be set by the clock, and can not request a program interrupt or be skipped upon. The clock is unaffected and continues to run, but all operations caused by clock pulses are disabled.

Symbol:

0 = > Clock 1 Enable

0 = > Clock 1 Flag

When the system handles multiple-baud frequencies additional clocks and instructions are provided. Instructions similar to TTSKP, TTXON, and TTXOF use select code 43 for clock 2 and use select code 44 for clock 3.

## **Software**

Subroutines for the 680 system, as presently coded, occupy 400<sub>8</sub> core memory locations plus locations for internal buffering of the input and output characters and for the TTI instructions. In addition, autoindex registers and core

memory locations in page 0 are required as specified in the following list:

<u>8-Bit</u>	<u>5-Bit</u>	<u>5-Bit (2nd speed)</u>	<u>Meaning</u>
TT8BGN	TT5BGN	TT4BGN	Beginning of subroutine
T8AX1	T5AX1	T4AX1	Autoindex register
T8AX2	T5AX2	T4AX2	Autoindex register
T8AX3			
T8AX3	T5AX3	T4AX3	Autoindex register
	T5AX4	T4AX4	Autoindex register (5-bit only)
TT8PG0	TT5PG0	TT4PG0	Start of area in page 0
T80BF2	T50BF2	T40BF2	Start of 2nd output buffer (length = N)
T81BF	T51BF	T51BF	Start of input buffer (length = 2N)
T81N	T51N	T51N	Start of TT1 area (length = 3N + 1)
TTCHAR	TTCHAR	TTCHAR	Character area (appears only once)

The total amount of core memory used by 680 subroutines, including the tags and autoindex registers in page 0, is as follows:

$$422_8 + 7N \text{ (for 8-bit)} \quad \text{or} \quad 438_8 + 7N \text{ (for 5-bit)}$$

where N is the number of lines specified to the subroutines. Within limits, the programs can be stored anywhere in the PDP-8 core memory.

If the 5-bit subroutines are being used all of the tags mentioned should substitute 5s for 8s shown. If both 8-bit and 5-bit systems are being used, both sets of subroutines are necessary and all tags and memory requirements must be duplicated for the second system. At present, coding is available for a single 8-bit system and for two different 5-bit systems to allow the programmer to assemble all of the necessary components with a main program at one time.

Percentages of machine time used in the average case for various types of systems are presented in the following list. Any additional features which may be required for the Teletype handling must be added to these times. The formulas for calculating these times are included so that times for systems with an intermediate number of lines or with combinations of lines can be calculated. For combined systems, add the percentages for each component.

<u>Number of lines</u>	<u>8-Bit 110 Baud*</u>	<u>5-Bit 50 Baud**</u>	<u>5-Bit 75 Baud***</u>
32	34.1%	20.0%	30.0%
64	57.7%	35.1%	52.7%
96	81.3%	50.3%	75.5%
128	104.9%	65.5%	98.3%

\*Formula Used: Where N = the number of lines, the 8-bit subroutines require an average of  $8.38N + 119.5$  microseconds.

\*\*Formula Used: Where N = the number of lines, the 5-bit subroutines require an average time of  $11.85N + 120$  microseconds. Clock flags (at 50 baud) occur every 2500 microseconds.

\*\*\*Formula Used: The percentages for 75 baud are merely 1.5 x 50 baud rate. Clock flags occur every 1667 microseconds.

For further information, refer to DEC Program Library documents DEC-35-S-A and DEC-35-S-B.

# CHAPTER 7

## STANDARD PDP-8 OPERATION

### Controls and Indicators

Manual control of the PDP-8 is exercised by means of keys and switches on the operator console. Visual indications of the machine status and the content of major registers and control flip-flops is also given on this console. Indicator lamps light to denote the presence of a binary 1 in specific register bits and in control flip-flops. The function of these controls and indicators is listed in Table 1, and their location is shown in Figure 18. The functions of all controls and indicators of the Model 33 ASR Teletype unit are described in Table 2, as they apply to operation of the computer. The Teletype console is shown in Figure 19.




Figure 18. PDP-8 Operator Console

TABLE 1. OPERATOR CONSOLE CONTROLS AND INDICATORS

Control or Indicator	Function
PANEL LOCK switch	With this key-operated switch turned clockwise, all keys and switches except the SWITCH REGISTER switches on the operator console are disabled. In this condition the program can not be disturbed by inadvertent key operation. The program can, however, monitor the content of the SR by execution of the OSR instruction. With this switch turned counterclockwise, all operator console keys and switches function normally.
POWER switch	In the counterclockwise position this key-operated switch removes primary power from the computer, and in the clockwise position it applies power.



TABLE 1. OPERATOR CONSOLE CONTROLS AND INDICATORS (continued)

Control or Indicator	Function
START key	Starts the computer program by turning off the program interrupt circuits; clearing the AC, L, MB, and IR; setting the Fetch state, transferring the content of the PC into the MA; and setting the RUN flip-flop. Therefore, the word stored at the address currently held by the PC is taken as the first instruction.
LOAD ADDRESS key	Pressing this key sets the content of the SR into the PC, sets the content of the INST FIELD switches into the IF, and sets the content of the DATA FIELD switches into the DF.
DEPOSIT key	Lifting this key sets the content of the SR into the MB and core memory at the address specified by the current content of the PC. This operation is performed by setting the Execute state and forcing a DCA instruction. The content of the PC is then incremented by one, to allow storing of information in sequential memory addresses by repeated operation of the DEPOSIT key.
EXAMINE key	Pressing this key sets the content of core memory at the address specified by the content of the PC into the MB and AC. This operation is performed by clearing the AC, setting the Execute state, and forcing a TAD instruction. The content of the PC is then incremented by one to allow examination of the content of sequential core memory addresses by repeated operation of the EXAMINE key.
CONTINUE key	Pressing this key sets the RUN flip-flop to continue the program in the state and instruction designated by the lighted console indicators, at the address currently specified by the PC.
STOP key	Causes the RUN flip-flop to be cleared at the end of the cycle in progress at the time the key is pressed.
SINGLE STEP switch	The switch is off in the down position. In the up position the switch causes the RUN flip-flop to be cleared to disable the timing circuits at the end of one cycle of operation. Thereafter, repeated operation of the CONTINUE key steps the program one cycle at a time so that the content of registers can be observed in each state.

TABLE 1. OPERATOR CONSOLE CONTROLS AND INDICATORS (continued)

Control or Indicator	Function
SINGLE INSTRUCTION switch	The switch is off in the down position. In the up position the switch causes the RUN flip-flop to be cleared at the end of the next instruction execution. When the computer is started by means of the START or CONTINUE key, this switch causes the RUN flip-flop to be cleared at the end of the last cycle of the current instruction. Therefore, repeated operation of the CONTINUE key steps the program one instruction at a time.
SWITCH REGISTER switches	Provide a means of manually setting a 12-bit word into the machine Switches in the up position; corresponds to binary ones, down to zeros. The content of this register is loaded into the PC by the LOAD ADDRESS key or into the MB and core memory by the DEPOSIT key. The content of the SR can be set into the AC under program control by means of the OSR instruction.
DATA FIELD indicators and switches*	The indicators denote the content of the data field register (DF) and the switches serve as an extension of the SR to load the DF by means of the LOAD ADDRESS key. The DF determines the core memory field of data storage and retrieval.
INST FIELD indicators and switches*	The indicators denote the content of the instruction field register (IF) and the switches serve as an extension of the SR to load the IF by means of the LOAD ADDRESS key. The IF determines the core memory field from which instructions are to be taken.
PROGRAM COUNTER indicators	Indicate the content of the PC. When the machine is stopped the content of the PC indicates the core memory address of the first instruction to be executed when the START or CONTINUE key is operated. When the machine is running the content of the PC indicates the core memory address of the next instruction.
MEMORY ADDRESS indicators	Indicate the content of the MA. Usually the content of the MA denotes the core memory address of the word currently or previously read or written. After operation of either the DEPOSIT or EXAMINE key, the content of the MA indicates the core memory address at which information was just written or read.

\*Activated only on systems containing the Type 183 Memory Extension Control option.

TABLE 1. OPERATOR CONSOLE CONTROLS AND INDICATORS (continued)

Control or Indicator	Function
MEMORY BUFFER indicators	Indicate the content of the MB. Usually the content of the MB designates the word just read or written at the core memory address held in the MA.
ACCUMULATOR indicators	Indicates the content of the AC.
LINK indicator	Indicates the content of the L.
MULTIPLIER QUOTIENT indicators*	Indicate the content of the multiplier quotient (MQ). The MQ holds the multiplier at the beginning of a multiplication and holds the least significant half of the product at the conclusion. It holds the least significant half of the dividend at the start of a division and at the end holds the quotient.
Instruction indicators (AND, TAD, ISZ, DCA, JMS, JMP, IOT, OPR)	Indicate the decoded output of the IR as the instruction currently in progress.
FETCH, EXECUTE DEFER, BREAK indicators	Indicate the primary control state of the machine and that the current memory-cycle is a Fetch, Execute, Defer or Break cycle, respectively.
ION indicator	Indicates the 1 status of the INT. ENABLE flip-flop. When lit, the program in progress can be interrupted by receipt of a Program Interrupt Request signal from an I/O device.
PAUSE indicator	Indicates the 1 status of the PAUSE flip-flop when lit. An IOT instruction sets the PAUSE flip-flop at T1 time to initiate operation of the IOP generator and to inhibit advance of the normal timing generator. When IOP generator operation is completed (approximately 2.5 microseconds later), a T2 pulse is generated and the PAUSE flip-flop is cleared to enable advance of the timing generator in synchronism with the basic computer clock.
RUN indicator	Indicates the 1 status of the RUN flip-flop. When lit, the internal timing circuits are enabled and the machine performs instructions.

\*Activated only on systems containing the Type 182 Extended Arithmetic Element option.




Figure 19. Teletype Model 33 ASR Console

TABLE 2. TELETYPE CONTROLS AND INDICATORS

Control or Indicator	Function
REL. pushbutton	Disengages the tape in the punch to allow tape removal or tape loading.
B. SP. pushbutton	Backspaces the tape in the punch by one space, allowing manual correction or rub out of the character just punched.
OFF and ON pushbuttons	Control use of the tape punch with operation of the Teletype keyboard/printer.
START/STOP/FREE switch	Controls use of the tape reader with operation of the Teletype. In the lower FREE position the reader is disengaged and can be loaded or unloaded. In the center STOP position the reader mechanism is engaged but de-energized. In the upper START position the reader is engaged and operated under program control.
Keyboard	Provides a means of printing on paper in use as a typewriter and punching tape when the punch ON pushbutton is pressed, and provides a means of supplying input data to the computer when the LINE/OFF/LOCAL switch is in the LINE position.

Control or Indicator	Function
LINE/OFF/LOCAL switch	Controls application of primary power in the Teletype and controls data connection to the processor. In the LINE position the Teletype is energized and connected as an I/O device of the computer. In the OFF position the Teletype is de-energized. In the LOCAL position the Teletype is energized for off-line operation, and signal connections to the processor are broken. Both line and local use of the Teletype require that the computer be energized through the POWER switch.

## OPERATING PROCEDURES

Many means are available for loading and unloading PDP-8 information. The means used are, of course, dependent upon the form of the information, time limitations, and the peripheral equipment connected to the computer. The following procedures are basic to any use of the PDP-8, and although they may be used infrequently as the programming and use of the computer become more sophisticated, they are valuable in preparing the initial programs and learning the function of machine input and output transfers.

### Manual Data Storage and Modification

Programs and data can be stored or modified manually by means of the facilities on the operator console. Chief use of manual data storage is made to load the readin mode leader program into the computer core memory. The readin mode (RIM) loader is a program used to automatically load programs into PDP-8 from perforated tape in RIM format. This program and the RIM tape format are described in Appendix 5 and in Digital Program Library descriptions. The RIM program listed in the Appendix can be used as an exercise in manual data storage. To store data manually in the PDP-8 core memory:

1. Turn the PANEL LOCK switch counterclockwise and turn the POWER switch clockwise.
2. Set the bit switches of the SWITCH REGISTER (SR) to correspond with the address bits of the first word to be stored. Press the LOAD ADDRESS key and observe that the address set by the SR is held in the PC, as designated by lighted PROGRAM COUNTER indicators corresponding to switches in the 1 (up) position and unlighted indicators corresponding to switches in the 0 (down) position.
3. Set the SR to correspond with the data or instruction word to be stored at the address just set into the PC. Lift the DEPOSIT key and observe that the MB, and hence the core memory, hold the word set by the SR.

Also, observe that the PC has been incremented by one so that additional data can be stored at sequential addresses by repeated SR setting and DEPOSIT key operation.

To check the content of an address in core memory, set the address into the PC as in step 2, then press the EXAMINE key. The content of the address is then designed by the MEMORY BUFFER and ACCUMULATOR indicators. The content of the PC is incremented by one with operation of the EXAMINE key, so the content of sequential addresses can be examined by repeated operation after the original (or starting) address is loaded. The content of any address can be modified by repeating both steps 2 and 3.

## Loading Data Under Program Control

Information can be stored or modified in the computer automatically only by enacting programs previously stored in core memory. For example, having the RIM loader stored in core memory allows RIM format tapes to be loaded as follows:

1. Turn the PANEL LOCK switch counterclockwise and turn the POWER switch clockwise.
2. Set the Teletype LINE/OFF/LOCAL switch to the LINE position.
3. Load the tape in the Teletype reader by setting the START/STOP/FREE switch to the FREE position, releasing the cover guard by means of the latch at the right, loading the tape so that the sprocket wheel teeth engage the feed holes in the tape, closing the cover guard, and setting the switch to the STOP position. Tape is loaded in the back of the reader so that it moves toward the front as it is read. Proper positioning of the tape in the reader finds three bit positions being sensed to the left of the sprocket wheel and five bit positions being sensed to the right of the sprocket wheel.
4. Load the starting address of the RIM loader program (not the address of the program to be loaded) into the PC by means of the SR and the LOAD ADDRESS key.
5. Press the computer START key and set the 3-position Teletype reader switch to the START position. The tape will be read automatically.

Automatic storing of the binary loader (BIN) program is performed by means of the RIM loader program as previously described. With the BIN loader stored in core memory, program tapes assembled in the program assembly language (PAL III) binary format can be stored as described in the previous procedure except that the starting address of the BIN loader (usually 7777) is used in step 4. When storing a program in this manner, the computer stops and the AC should contain all zeros if the program is stored properly. If the computer stops with a number other than zero in the AC, a checksum error has been detected. When the program has been stored, it can be initiated by loading the program starting address (usually designated on the leader of the tape) into the PC by means of the SR and LOAD ADDRESS key, then pressing the START key.

## Off-Line Teletype Operation

The Teletype can be used separately from the PDP-8 for typing, punching tape, or duplicating tapes. To use the Teletype in this manner:

1. Assure that the computer PANEL LOCK switch is turned counterclockwise and turn the POWER switch clockwise.
2. Set the Teletype LINE/OFF/LOCAL switch to the LOCAL position.
3. If the punch is to be used, load it by raising the cover, manually feeding the tape from the top of the roll into the guide at the back of the punch, advancing the tape through the punch by manually turning the friction wheel, and then closing the cover. Energize the punch by pressing the ON pushbutton, and produce about two feet of leader. The leader-trailer can be code 200 or 377. To produce the code 200 leader, simultaneously press and hold the CTRL and SHIFT keys with the left hand; press and hold the REPT key; press and release the @ key. When the required amount of leader has been punched release all keys. To produce the 377 code, simultaneously press and hold both the REPT and RUB OUT keys until a sufficient amount of leader has been punched.

If an incorrect key is struck while punching a tape, the tape can be corrected as follows: if the error is noticed after typing and punching N characters, press the punch B. SP. (backspace) pushbutton N + 1 times and strike the keyboard RUB OUT key N + 1 times. Then continue typing and punching with the character which was in error.

To duplicate and obtain a listing of an existing tape: Perform the procedure under the current heading. Then load the tape to be duplicated as described in step 2 of the procedure under Loading Data Under Program Control. Initiate tape duplication by setting the reader START/STOP/FREE switch in the START position. The punch and teleprinter stop when the tape being duplicated is completely read.

Corrections to insert or delete information on a perforated tape can be made by duplicating the correct portion of the tape, and manually punching additional information or inhibiting punching of information to be deleted. This is accomplished by duplicating the tape and carefully observing the information being typed as the tape is read. In this manner the reader START/STOP/FREE switch can be set to the STOP position just before the point of the correction is typed. Information to be inserted can then be punched manually by means of the keyboard. Information can be deleted by pressing the punch OFF pushbutton and operating the reader until the portion of the tape to be deleted has been typed. It may be necessary to backspace and rub out one or two characters on the new tape if the reader is not stopped precisely on time. The number of characters to be rubbed out can be determined exactly by the typed copy. Be sure to count spaces when counting typed characters. Continue duplicating the tape in the normal manner after making the corrections.

New, duplicated, or corrected perforated tapes should be verified by reading them off line and carefully proofreading the typed copy.

## CHAPTER 8

### INTERFACE AND INSTALLATION\*

#### DIGITAL LOGIC CIRCUITS

The PDP-8 is constructed of Digital FLIP CHIP modules. The Digital Logic Handbook describes more than 100 of these modules, all their component circuits, and the associated accessories, i.e., power supplies and mounting panels. The user should study this catalog carefully before beginning the design of a special interface.

#### Basic Digital Circuits

The basic component circuits used in the interface of the PDP-8 as well as in most FLIP CHIP modules are inverters, diode gates, diode-capacitor-diode (DCD) gates, pulse amplifiers, and bus drivers.

#### INVERTERS

An inverter circuit is analogous to a switch. Figure 20 shows the basic inverter circuit. If the inverter base is at  $-3\text{v}$  and the emitter is at ground (most transistors in FLIP CHIP modules have a permanent connection from the emitter to ground), the PNP transistor is saturated and a conduction path is established between the emitter and collector output. Conversely, when the input at the base of the inverter is at ground, the transistor is cut off and the output at the collector goes negative. Collector points can connect to a load within the module or a remote load at the driven circuit. Internal collector loads are clamped at  $-3\text{v}$ . In series-R modules the load resistor is  $7.5\text{K}$  to draw  $2\text{ ma}$ , and in series-S modules the load resistor is  $3\text{K}$  to draw  $5\text{ ma}$ .




Figure 20. Inverter Circuit Schematic Diagram

Flip-flops are cross-coupled inverters using the same circuit. The state of a flip-flop is changed by driving the base of the conducting transistor to ground, thereby turning it off. Figure 21 shows the direct-set input circuit of the Type R210 PDP-8 Accumulator module.

\*See discussion of Input/Output Interfaces in Appendix 4.






Figure 21. Direct-Set Input Circuit Schematic of the R210 PDP-8 Accumulator

### DIODE GATES

The diode gate is used in the R and S series to combine, amplify, invert, and standardize the signals which represent various logic functions. Figure 22 is a circuit schematic diagram of a simple diode gate with one input.




Figure 22. Single-Input Diode Gate Circuit Schematic

When the input is negative, the node point is also negative and current flows from the transistor emitter through the biasing diodes and the biasing resistor to  $-15\text{v}$ . As a result, the PNP transistor is turned on forming a short circuit between the collector and the emitter. Thus, when the input voltage is negative, the output voltage is ground potential. Since the output is from a saturated transistor, it has a low output impedance and good driving power.

When the diode gate input voltage is ground, the biasing diodes and the resistor, which is connected to the  $+10\text{v}$  supply, hold the transistor base more positive than the emitter, and the transistor is turned off. The output is then an open circuit, and it follows the voltage of any other circuit connected to it.

If the load resistor and clamp diode are attached to the transistor collector, they serve as a voltage source and hold the output at  $-3\text{v}$  while the transistor is off. When the transistor is on, the diode is cut off and the load resistor follows the output to ground.

The single-input diode gate therefore has three functions:

- It inverts the input signal.
- It standardizes the output voltage to  $-3\text{v}$  or ground (if the clamped load diode and resistor are connected).
- Since the output current available from the transistor is much greater than the required input current, the diode gate amplifies.

A fourth function, gating, obtained by adding more diode inputs to the node point, is illustrated in Figure 23.




Figure 23. Multiple-Input Diode Gate Circuit Schematic

The node terminal is at approximately the same voltage as the most positive input. Thus, when any input terminal is grounded, the node terminal is also at ground and the circuit output is at  $-3\text{v}$ . If all of the inputs are negative, the node terminal is negative and the circuit output is at ground.

Figure 24 shows how gating functions can be performed by wiring together two or more diode gate outputs and one load resistor. When any input is negative, it saturates the corresponding transistor and forces the output line to ground. If all inputs are at ground, all of the transistors are open circuits and the output voltage, determined by the clamped load resistor, is  $-3\text{v}$ .




Figure 24. Parallel-Connected Diode Gate Circuit Schematic

It is possible to use the basic diode gate to construct very complex logical functions. A drawing showing all of the circuit components, however, would be difficult both to draw and read, so for this reason logic diagrams use a shorthand notation, representing one or more components as a single functional unit. Figure 25 shows a diode gate in the conventional way. The transistor circuit, including the biasing resistors and diodes, appears as a simple rectangle with an arrowhead indicating the direction of the transistor emitter. The load resistor appears as a resistor with a large dot at the top indicating that it is diode clamped to  $-3v$ .




Figure 25. Diode Gate Logic Symbol

Diamonds show assertion input and output voltage levels. A solid diamond indicates a  $-3v$  level, and an open diamond indicates a ground level. In the 2-input diode gate of Figure 49, for example, if input A and input B are both negative, the output is at ground. If either A or B is at ground, the output is negative.




Figure 26. Logic Operations Performed by Diode Gates

### DIODE-CAPACITOR-DIODE GATES

The diode-capacitor-diode (DCD) gate is used to standardize the input to various units such as flip-flops, delays, and pulse amplifiers. It provides logical isolation between pulse and level inputs and produces a logical delay which is essential for sampling flip-flops at the same time they are being changed. It also acts as a logical AND gate since both pulse and level inputs must meet certain requirements for a signal to appear at the output. Either positive pulses or positive-going level changes (both  $-3v$  to ground) may be used as the pulse input.

A schematic drawing of a DCD gate is shown in Figure 27. If the level input is held at ground and the pulse input is held at  $-3v$ , the capacitor becomes charged after the set-up time has passed. If the pulse input then suddenly goes to ground, a positive-going pulse appears at the output. There is delay

at the level input, but the pulse input goes to the output without delay. Even if the level input changes simultaneously with a positive transition at the pulse input, the delay acts as a temporary memory: the pulse input is gated according to the level input that existed during the interval before the pulse.




Figure 27. Diode-Capacitor-Diode Gate Circuit Schematic

An X in the rectangle distinguishes the symbol for the DCD gate (Figure 28) from the diode gate. The output is at the top, the delayed (level) input is at the bottom, and the differentiating (level change or pulse) input is on the side. An arrowhead rather than a diamond indicates the input signal to be differentiated, whether a level change or a pulse. The pulse symbols are hollow when positive-going and solid when negative-going. In the DCD gate, the pulse input must be positive-going.




Figure 28. Diode-Capacitor-Diode Gate Logic Symbol

Since the same pulse may drive many DCD gates, the side of the rectangle opposite the pulse may be used to show a continuation of the same line, as in Figure 29. The illustration on the left below is a simplified version of the identical logical configuration on the right.




Figure 29. Parallel-Connected Trigger Pulse to DCD Gates

## PULSE AMPLIFIERS

The PDP-8 uses two types of pulse amplifier circuits. Modules such as the Type S603 contain monostable multivibrators (one-shots) to produce a standard 100-nsec negative output pulse. Modules such as the Type W640 use a transformer-coupled pulse-forming circuit to produce standard 400-nsec or 1- $\mu$ sec pulses. The time required to saturate the inter-stage coupling transformer determines output pulse duration, and grounding the appropriate side of the output pulse transformer determines output polarity. Figure 30 shows schematically the final stages of this type of pulse amplifier circuit.




Figure 30. Pulse Amplifier Output Circuit Schematic

## BUS DRIVERS

Bus driver circuits that drive a heavy load contain a push-pull output stage, as shown in Figure 31. The Type R650 module uses a dc, inverting, amplifier circuit with a timing capacitor to control rise and fall times. With the capacitor shunted to ground, typical rise and fall time is 700 nsec; with this capacitor floating, typical rise and fall time is 50 nsec. A resistor output terminal is provided for driving coaxial cable.




Figure 31. Bus Driver Output Circuit Schematic

## Interface Circuits of the Computer

Circuit modules of the PDP-8 receiving input signals and supplying output signals are as follows:

<u>Input</u>		<u>Output</u>	
<u>Type</u>	<u>Name</u>	<u>Type</u>	<u>Name</u>
A502	Difference Amplifier	R650	Bus Driver
R123	Diode Gate	S107	Inverter
R210	PDP-8 Accumulator	W640	Pulse Amplifier
R211	MA, MB, and PC		
S107	Inverter		
S111	Diode Gate		
S151	Binary-to-Octal Decoder		
S203	Triple Flip-Flop		
S603	Pulse Amplifier		

### A502 DIFFERENCE AMPLIFIER

Only the PDP-8 containing an Analog-to-Digital Converter Type 189 option uses the A502 Difference Amplifier. The A502 is a high-speed difference amplifier which compares two input voltages and indicates which of the two is the more negative. The comparator has a resolution of 1 mv, and an input range of 0 to -10v. The maximum combined error due to a change in the common input voltage from 0 to -10v and a 20°C temperature change is 5 mv equivalent input offset. Two potentiometers allow adjustment of the zero set and common balance.

The comparator switching time is less than 250 nsec for a +10 mv square wave. The switching time is also less than 250 nsec when one input is at -5.00v and the other is switched from ground to -5.02v. For finer resolution, the switching time is increased. When the comparator is driven from a high impedance, fast switching source, such as a digital-to-analog converter, time should also be allowed for transients to settle.

The 0 to -10v input draws up to 1 $\mu$ a depending on the relative polarity of the two voltage inputs. The maximum current difference between positive and negative input voltages is 1  $\mu$ a. The difference input capacitance is 75 pf.

### R123 DIODE GATE

The Data Line Interface Type 681 option uses the R123 as an interface module only where it receives the Line(1) Teletype signal. The R123 contains six 2-input negative NAND gates, with no load resistors for the gates since they usually drive the input of a flip-flop register. Standard ground and -3v levels with a duration of at least 100 nsec drive the input. Input load is 1 ma shared among the inputs that are at ground.

Standard ground and -3v levels are produced at the output. Each output can drive 20 ma of load at ground. The output terminals of diode gates may be connected in parallel. One clamped load is sufficient for parallel outputs when using less than 2 ft of wire. If the wire exceed this length, additional clamped loads may be necessary for a sufficiently fast fall time in higher frequency applications. Two gates in parallel, driven by the same signal, can drive 38 ma at ground (20 ma each, less the 2-ma clamped load). Gates in parallel, not driven by the same signal, can drive 20 ma at ground minus 2 ma for each clamped load used.

## **R210 PDP-8 ACCUMULATOR**

The R210 is a double-height module that serves as one bit of the accumulator register, with all of the necessary input gates. Bus driver modules from this module apply outputs to the interface. Interface input connections consist of the direct-set connection used as the input bus for programmed data transfers. This input accepts standard levels of ground and  $-3v$ . A ground level of 400-nsec minimum duration activates the input. Input load is 11 ma at ground, and when not in use, the direct-set input terminal must be at  $-3v$ .

## **R211 MA, MB, AND PC**

The R211 is a double-height module that contains one bit of the memory address, memory buffer, and program counter registers of the PDP-8. Connections from this module to the interface receive the Data Address and Data Bit signals supplied by external equipment that uses the data break facility. Signals are received as the level input to three DCD gates on each module. Two of these gates serve as a complementary input to the MA for the Data Address signal. An inverter in the module precedes the DCD gate on the clear side of the MA flip-flop; so the single address signal input either sets or clears the flip-flop. The third DCD gate connects to the 1 side of the MB flip-flop to receive the Data Bit signal directly. Control circuits within the computer provide trigger pulses to all these gates. Input signals must be at ground level to designate a binary 1 or  $-3v$  to designate a binary 0. These signals must precede the trigger pulse by at least 400 nsec. Each Data Address input represents 12 ma of load. Each Data Bit input represents 11 ma of load.

## **R650 BUS DRIVER**

The AC, MB, Break, and Run(1) output signals are buffered by bus driver circuits of Type R650 modules before connection to the interface. The R650 contains two inverting bus drivers for driving heavy current loads to either ground or negative voltages. The bus drivers operate at frequencies up to 2 mc with typical rise and fall times of 25 nsec. The typical total transition times are 60 nsec for output rise and 65 nsec for output fall.

By grounding pin H or S the rise and fall time can be increased to avoid ringing on exceptionally long lines. The driver then operates at frequencies up to 500 kc with typical rise delay of 50 nsec, fall delay of 50 nsec, and total transition time of 800 nsec for output rise and 700 nsec for output fall. Terminal K or U can be used for driving coaxial cable.

The direct output (terminals J and T) drives 20 ma of external load at either ground or  $-3v$ . The resistor output (terminals K and U) drives 90-ohm coaxial cable such as RG-62-U. This output drives 5 ma of external load at either ground or  $-3v$ . The direct output connects to the interface connectors of the PDP-8.

## **S107 INVERTER**

In the basic computer, Type S107 Inverter modules receive the Increment MB and Cycle Select signals used with the data break. In the Memory Extension Control Type 183 option the S107 Inverter receives the Address Extension 1-3 signals, and in the Data Line Interface option Type 681 it receives the Teletype Line(1) signal. Within these two options the Type S107 supplies the Data Field and Teletype Instruction (TT Inst) output signals.

The S107 Inverter contains seven inverter circuits with single-input diode gates. Six of the circuits are used for single-input inversion; the seventh circuit can be used for gating by tying additional diode input networks to its node terminal. Clamped load resistors of 5 ma are a permanent part of each inverter. Typical output total transition times are 60 nsec for rise and 50 nsec for fall.

The diode input accepts standard level inputs of ground and  $-3v$  that are a minimum of 100 nsec in duration. This 1 ma input load is shared among the inputs at ground. The node terminal input accepts only R001 or R002 Diode Network output connections, or their equivalents. The combined length of all leads attached to the node terminal must not exceed 6 inches. Input signal and load characteristics for diode networks are the same as those given for the diode input above.

Output signals from the inverters are standard levels of ground and  $-3v$ . Each inverter drives 15 ma of load at ground. Output terminals of inverters may be connected in parallel. Only one clamped load resistor is needed at the output when less than 2 feet of wire is used. If the wire exceeds this length, additional clamped load resistors may be necessary for a fast enough fall time in high frequency applications.

## **S111 DIODE GATE**

Type S111 modules in the computer receive the Program Interrupt Request and Transfer Direction (Data In) signals.

The S111 Diode Gate contains three diode gates, each connected to a transistor inverter. The gate operates as a NAND for negative inputs and as a NOR for ground inputs. Each gate has three input terminals: two are connected to diodes; a third is connected directly to the node point of the diode gate. The third terminal allows the number of input diodes to be increased by adding external diode networks such as the R001 or R002 modules. External diodes must be connected in the same direction as the diodes in the S111. Typical output total transition times are 60 nsec for rise and 50 nsec for fall.

Input signals to the diode terminals must be standard levels of ground or  $-3v$ , and must have a minimum duration of 100 nsec. Input load is 1 ma shared among the inputs at ground. Input signals to the node terminals accept only connections from Type R001 or R002 Diode Network modules, or their equivalents. The maximum combined length of all leads attached to a node terminal is 6 inches. Input signal load is similar to the diode input.



### **S151 BINARY-TO-OCTAL DECODER**

A Type S151 module, (in parallel with a Type S107) receives Address Extension 1-3 signals supplied to the Memory Extension control option Type 183.

This S151 decodes binary information from three flip-flops into octal form. When the enable input is at ground, the selected output line is at ground and the other seven outputs are at  $-3v$ . When the enable input is at  $-3v$ , all outputs are at  $-3v$ . The internal gates are similar to those in the S111. The enable input is the common emitter connection of the output inverters. Typical total transition times are 75 nsec for output rise and 60 nsec for output fall.

Standard input levels are  $-3v$  and ground, 100 nsec minimum duration. The 2.3 ma input load is shared among the inputs at ground.

### **S203 TRIPLE FLIP-FLOP**

The S203 contains three identical flip-flops. Each flip-flop has a direct clear and a DCD gate for conditional readin. The level input to one of these gates connects to the interface to receive the Data Break Request signal. This input receives standard ground and  $-3v$  levels. The conditioning level must be ground level to condition the gate and to request a break. This conditioning must occur at least 400 nsec before an internal computer pulse triggers the gate. The level input represents a 2-ma load at ground.

### **S603 PULSE AMPLIFIER**

Pulse amplifiers of Type S603 modules receive the Clear AC and Skip inputs of the PDP-8. An S603 module contains three pulse amplifier circuits for power amplification and standardizing pulses in amplitude and width. Each amplifier produces standard 100-nsec negative pulses each time the input triggers from the diode or DCD gate inputs. Both interface input signals flow to the diode input of a pulse amplifier. The pulse amplifier can accommodate input pulses at any frequency up to 2 mc. Delay through the pulse amplifier is approximately 50 nsec. The diode input receives standard 100-nsec pulses ( $-3v$  to ground) or positive-going level changes ( $-3v$  to ground) with a rise time no longer than 60 nsec. The input level must be returned to  $-3v$  for at least 400 nsec before another input may occur at either the diode or DCD gate input. The diode input represents a 1-ma load at ground.

### **W640 PULSE AMPLIFIER**

The IOP pulses, BT1 and BT2 timing pulses, and the B Power Clear pulses are supplied to the interface as outputs from Type W640 modules. The W640 module contains three ungated pulse amplifiers capable of producing either 1- $\mu$ sec or 400-nsec pulses. In the normal PDP-8, these outputs are standard

negative 400-nsec pulses. Each output drives 10 ma of load (equivalent to 10 inverter bases such as the B104 or S111). These amplifiers should not be used without a terminating resistor; typical values are 47 to 150 ohms.

## Interface Circuits of Peripheral Equipment

Several FLIP CHIP circuit modules are of particular interest in the design of equipment to interface with the PDP-8. Chief among these are the W103 Device Selector and the R123 Diode Gate. In addition to these, the following modules serve special interface applications:

<u>Type</u>	<u>Name</u>	<u>Application</u>
B681	Power Inverter	General purpose digital logic to supply or operate devices requiring up to 32 ma.
B684	Bus Driver	Provides output driving current of up to 40 ma.
W040	Solenoid Driver	Provides driving capability for electro-mechanical devices such as counters, clutches, and other solenoid-actuated equipment requiring currents of up to 600 ma at $-2.5$ to $-70v$ .
W051	Driver	Provides driving capability for devices that require up to 100 ma at 0 to $-15v$ .
W501	Schmitt Trigger	Provides level conversion from voltages of $\pm 10v$ to the standard levels required by DEC modules.
W510	Positive Input Converter	Converts positive voltage signal levels to ground and $-3v$ levels for DEC modules.
Type	Name	Application
W600	Negative Output Converter	Converts standard DEC logic levels of ground and $-3v$ to levels of ground and a negative voltage between $-1$ and $-15v$ determined by the level of an external supply.
W601	Positive Output Converter	Converts standard DEC logic levels of ground and $-3v$ to levels of ground and some positive voltage between $+1$ and $+20v$ as determined by the level of an external supply.

### W103 DEVICE SELECTOR

The W103 selects an input/output device according to the code in the instruction word (being held in the memory buffer during the IOT cycle). Figure 32 shows the logic circuits of the W103 module.





Figure 32. Device Selector W103 Logic Circuit

The twelve input diodes permit selection of any arbitrary 6-bit code, and decode the number held in MB bits 3 through 8. When the proper enabling code arrives at the diode gate, the three input gates driving the three pulse amplifiers are enabled and permit passage of the programmed IOP pulses. To establish a code on the module, the six unnecessary diodes are disabled by snipping one of their leads or removing them altogether. If MB bit 3 is a binary 1 to set up the correct code, the diode going to the binary 0 side of MB bit 3 is disabled. Two spare diodes are included for additional gating flexibility. Three pulse amplifiers produce R-series 100-nsec positive-going output pulses. Inverted pulse amplifier output pulses are provided for gates (such as the Type R111 Diode Gate) which require negative or negative-going pulses. Jumper terminals on each pulse amplifier establish a pulse duration of 400

nsec for the output pulse. It is recommended that the 400-nsec pulse duration be used when transmitting the pulse over long distances. The 400-nsec pulse also clears R-series flip-flops whose carry gates are permanently enabled. The positive pulse output of each pulse amplifier is rated 65 ma of external load at ground; the negative output is rated 15 ma at ground (when driving a load connected to  $-15v$ ). These outputs are not designed to drive loads when at  $-3v$  (loads connected to ground). To drive this type of load, a clamped load resistor must be connected to the pulse amplifier output terminal to supply the current.

### R123 DIODE GATE

This module contains six 2-input NAND gates for negative levels and is useful for transferring data into or out of the PDP-8 accumulator. Standard DEC negative levels or 0.4 microsecond negative pulses such as those from the W103 Device Selector can be used as input signals. Input load per gate is 1 ma shared among the inputs at ground.



#### NOTES:

1. STROBE PULSE INPUT TO TERMINALS F, M, AND T WHICH ARE CONNECTED IN COMMON WHEN USED AS A BUS GATE
2. DATA BIT INPUTS TO TERMINALS D, E, K, L, R, AND S
3. TWO MODULES ARE REQUIRED TO STROBE A 12-BIT WORD

Figure 33. Diode Gate R123 Logic Circuit

Two R123 modules provide sufficient gating to transfer one 12-bit word into the accumulator. If more gates are needed to load the AC from several sources, the output terminals can be OR connected by bussing together additional gate collectors.

### INTERFACE CONNECTIONS

All interface connections to the PDP-8 are made at assigned module receptacle connectors in the left (memory-M) or right (processor-P) mounting frame (door). Capital letters designate horizontal rows of modules within a mounting frame from top to bottom. Module receptacles are numbered from left to right as viewed from the wiring side (right to left from the module side). Terminals of a connector or module are assigned capital letters from top to bottom, omitting G, I, O, and Q. Therefore, terminal PE2H is in the right mounting frame (P), the fifth row from the top (E), the second module from the left (2), and the seventh terminal from the top of the connector (H).

The module receptacles and assigned use for interface signal connections are:

<u>Receptacle</u>	<u>Signal Use</u>
PE2	AC 0-8 inputs
PE3	Data Address 0-8 inputs
PE4	Data Bit 0-8 inputs
PF2	AC 9-11, Skip, Clear AC inputs and Run output
PF3	Data Address 9-11 inputs, and Address Accepted and B Break outputs
PF4	Data Bit 9-11 inputs
ME30	Address Extend, 1, 2, 3 inputs and Data Field 0-2 outputs
ME34	BAC 0-8 outputs
ME35	BMB 0-5 outputs
MF34	BAC 9-11, IOTs, BT1, BT2A, and B Power Clear outputs
MF35	BMB 6-11 outputs

Terminals C, F, J, L, N, R, and U of these receptacles are grounded within the computer and terminals D, E, H, K, M, P, S, T, and V carry signals. These terminals mate with Type W011 Signal Cable Connectors at each end of 93-ohm coaxial cable.

Interface connection to the PDP-8 can be established for all peripheral equipment by making series cable connections between devices. In this manner only one set of cables is connected to the computer and two sets are connected to each device: one receiving the computer connection from the computer itself or the previous device; and one passing the connection to the next device. Where physical location of equipment does not make series bus connections feasible, or when cable length becomes excessive, additional interface connectors can be provided near the computer.

All logic signals passing between the PDP-8 and the input/output equipment are standard DEC levels or standard DEC pulses. Logic signals have mnemonic names that indicate the condition represented by assertion of the signal. Standard levels are either ground potential (0.0 to -0.3v), designated by an open diamond (—◇) or are -3v (-3.0 to -4.0v), designated by a solid diamond (—◆). Standard pulses in the positive direction are designated by an open triangle (—▷) and negative pulses are designated by a solid triangle (—▴). Pulses originating in R or S series modules are positive-going pulses which start at -3v, go to ground for 100 nsec, then return to -3v. Pulses originating in W series modules are always negative, are always referenced to ground, are 2.5v in amplitude (2.3 to 3.0v) with a 2v overshoot, and are of 400-nsec duration.

The following tables present cable connections and logic circuit identification information for PDP-8 interface signals. Computer input signals that must drive the interface bus to ground (data inputs to the AC, Clear AC, Skip, and Interrupt Request) must be connected to the collector of a grounded-emitter transistor, and so can be considered transistor-gated negative pulses ( —▴ ) or levels ( —◇ ).




TABLE 3. PROGRAMMED DATA TRANSFER INPUT SIGNALS
















Signal	Symbol	Interface Connection	Module Terminal	Module Type
AC 0		PE2D	PA7E	R210
AC 1		PE2E	PA8E	R210
AC 2		PE2H	PA9E	R210
AC 3		PE2K	PA10E	R210
AC 4		PE2M	PA11E	R210
AC 5		PE2P	PA12E	R210
AC 6		PE2S	PA13E	R210
AC 7		PE2T	PA14E	R210
AC 8		PE2V	PA15E	R210
AC 9		PF2D	PA16E	R210
AC 10		PF2E	PA17E	R210
AC 11		PF2H	PA18E	R210
Clear AC		PF2P	PA19J	S603
Interrupt Request		PF2M	PD36K	S111
Skip		PF2K	PB21V	S603

TABLE 4. PROGRAMMED DATA TRANSFER OUTPUT SIGNALS




Signal	Symbol	Interface Connection	Module Terminal	Module Type
BAC 0 (1)		ME34D	ME26J	R650
BAC 1 (1)		ME34E	ME26T	R650
BAC 2 (1)		ME34H	ME27J	R650

TABLE 4. PROGRAMMED DATA TRANSFER OUTPUT SIGNALS






























Signal	Symbol	Interface Connection	Module Terminal	Module Type
BAC 3 (1)		ME34K	ME27T	R650
BAC 4 (1)		ME34M	ME28J	R650
BAC 5 (1)		ME34P	ME28T	R650
BAC 6 (1)		ME34S	MF26J	R650
BAC 7 (1)		ME34T	MF26T	R650
BAC 8 (1)		ME34V	MF27J	R650
BAC 9 (1)		MF34D	MF27T	R650
BAC 10 (1)		MF34E	MF28J	R650
BAC 11 (1)		MF34H	MF28T	R650
IOP 1		MF34K	MC31H	W640
IOP 2		MF34M	MC31N	W640
IOP 4		MF34P	MC31U	W640
BMB 3 (0)		ME35K	MC27T	R650
BMB 3 (1)		ME35M	MC28J	R650
BMB 4 (0)		ME35P	MC28T	R650
BMB 4 (1)		ME35S	MC29J	R650
BMB 5 (0)		ME35T	MC29T	R650
BMB 5 (1)		ME35V	MD25J	R650
BMB 6 (0)		MF35D	MD25T	R650
BMB 6 (1)		MF35E	MD26J	R650
BMB 7 (0)		MF35H	MD26T	R650
BMB 7 (1)		MF35K	MD27J	R650
BMB 8 (0)		MF35M	MD27T	R650
BMB 8 (1)		MF35P	MD28J	R650

TABLE 5. DATA BREAK TRANSFER INPUT SIGNALS

Signal	Symbol	Interface Connection	Module Terminal	Module Type
Data Address 0 (1)	—◇	PE3D	PC7R	R211
Data Address 1 (1)	—◇	PE3E	PC8R	R211
Data Address 2 (1)	—◇	PE3H	PC9R	R211
Data Address 3 (1)	—◇	PE3K	PC10R	R211
Data Address 4 (1)	—◇	PE3M	PC11R	R211
Data Address 5 (1)	—◇	PE3P	PC12R	R211
Data Address 6 (1)	—◇	PE3S	PC13R	R211
Data Address 7 (1)	—◇	PE3T	PC14R	R211
Data Address 8 (1)	—◇	PE3V	PC15R	R211
Data Address 9 (1)	—◇	PF3D	PC16R	R211
Data Address 10 (1)	—◇	PF3E	PC17R	R211
Data Address 11 (1)	—◇	PF3H	PC18R	R211
Data Bit 0 (1)	—◇	PE4D	PD7M	R211
Data Bit 1 (1)	—◇	PE4E	PD8M	R211
Data Bit 2 (1)	—◇	PE4H	PD9M	R211
Data Bit 3 (1)	—◇	PE4K	PD10M	R211
Data Bit 4 (1)	—◇	PE4M	PD11M	R211
Data Bit 5 (1)	—◇	PE4P	PD12M	R211
Data Bit 6 (1)	—◇	PE4S	PD13M	R211
Data Bit 7 (1)	—◇	PE4T	PD14M	R211
Data Bit 8 (1)	—◇	PE4V	PD15M	R211
Data Bit 9 (1)	—◇	PF4D	PD16M	R211
Data Bit 10 (1)	—◇	PF4E	PD17M	R211
Data Bit 11 (1)	—◇	PF4H	PD18M	R211



TABLE 5. DATA BREAK TRANSFER INPUT SIGNALS (continued)

Signal	Symbol	Interface Connection	Module Terminal	Module Type
Break Request		PF3K	PC32J	S203
Transfer Direction		PF3M	PD23E	S111
Increment MB		PF3T	PD31M	S107
Cycle Select		PF4K	PE7S	S107
Increment CA		PF4M	PE10F	R121

\*Direction is into PDP-8 when signal is  $-3v$ , out of PDP-8 when ground potential.

\*\*The Increment MB input to the PDP-8 must be the output of a gating circuit that enables generation of the ground level signal only when the B Break signal is present.

TABLE 6. DATA BREAK TRANSFER OUTPUT SIGNALS













Signal	Symbol	Interface Connection	Module Terminal	Module Type
BMB 0 (1)		ME35D	MC26J	R650
BMB 1 (1)		ME35E	MC26T	R650
BMB 2 (1)		ME35H	MC27J	R650
BMB 3 (1)		ME35M	MC28J	R650
BMB 4 (1)		ME35S	MC29J	R650
BMB 5 (1)		MF35V	MD25J	R650
BMB 6 (1)		MF35E	MD26J	R650
BMB 7 (1)		MF35K	MD27J	R650
BMB 8 (1)		MF35P	MD28J	R650
BMB 9 (1)		MF35S	MD28T	R650
BMB 10 (1)		MF35T	MD29J	R650
BMB 11 (1)		MF35V	MD29T	R650

TABLE 6. DATA BREAK TRANSFER OUTPUT SIGNALS (continued)















Signal	Symbol	Interface Connection	Module Terminal	Module Type
B Break		PF3P	PE8T	R650
Address Accepted		PF3S	PF10H	W640
WC Overflow		PF4P	PF10N	W640

TABLE 7. MISCELLANEOUS INPUT SIGNALS

Signal	Symbol	Interface Connection	Module Terminal	Module Type
ADDR Extension 1		ME30D	ME8K, MC3K	S107, S151
ADDR Extension 2		ME30E	ME8H, MC3E	S107, S151
ADDR Extension 3		ME30H	ME8E, MC3J	S107, S151
Analog In*		Special BNC	PE11N	A502

\*Input to Analog-to-Digital Converter Type 189 is made to BNC connector on back of processor fan mounting.

TABLE 8. MISCELLANEOUS OUTPUT SIGNALS

Signal	Symbol	Interface Connection	Module Terminal	Module Type
B Run (1)		PF2S	PE8J	R650
Data Field 0 (1)		ME30K	ME7L	S107
Data Field 1 (1)		ME30M	ME7N	S107
Data Field 2 (1)		ME30P	ME7R	S107
BT1		MF34S	MD30H	W640
BT2A		MF34T	MD30U	W640
B Power Clear		MF34V	MD30N	W640

## Miscellaneous Interface Signals

The following input and output signal connections are available for use with DEC equipment options or for use in special interface equipment designed by the customer.

### ADDRESS EXTENSION INPUTS AND DATA FIELD OUTPUTS

When the Memory Extension Control Type 183 is in the computer system, devices using the data break facility must supply a 12-bit data address and a 3-bit address extension. Conversely, the programmed transfer of an address to a register in a device that uses the data break occurs as a 12-bit word from the accumulator and a 3-bit data field extension from the 183.

The Address Extension 1-3 signals must be ground potential to designate a binary 1 and  $-3v$  to designate a binary 0. Each of these signals supplies an input to both an inverter of a Type S107 module and a Type S151 Binary-to-Octal Decoder module. Each signal at ground potential is loaded by 2 ma and each signal at  $-3v$  receives no load.

The Data Field 0-2 signals are constantly available at the interface connectors. They are flip-flop output signals buffered by an inverter of a Type S107 module. Each signal can drive 15 ma at ground potential, specifying a binary 1.

### ANALOG INPUT SIGNAL

The Analog-to-Digital Converter Type 189 option receives an analog input signal between 0 and  $-10v$ . A BNC connector mounted on the outside of the processor fan housing at the back of the computer provides connection for this signal. Internal wiring cables this connector to the input of a Type A502 Comparator module. This module compares the analog input signal with a 0 to  $-10v$  analog signal produced in Type A601 and A604 Digital-Analog Converter modules. The input draws up to  $1 \mu a$  depending on the relative polarity of the two voltage inputs of the A502 module. The maximum current difference between positive and negative input voltages is  $1 \mu a$ . The difference input capacitance is 75 pf.

### B RUN OUTPUT SIGNAL

The binary 1 output of the RUN flip-flop flows to external equipment through the interface circuits. This signal is at  $-3v$  when the computer is performing instructions and is at ground potential when the program halts. Magnetic tape and DEctape equipment use this signal to stop transport motion when the PDP-8 halts, preventing the tape from running off the end of the reel. The B Run signal is routed to the interface connector through a Type R650 Bus Driver module which can drive a 20-ma load.

### BT1 AND BT2A OUTPUT PULSES

Two buffered timing pulse signals, designated BT1 and BT2A, are supplied to I/O devices. These signals can synchronize operations in external equipment with those in the computer. The BT1 and BT2A pulse signals are derived from the T1 and T2A pulse signals generated by the timing signal generator of the PDP-8. The Type W640 Pulse Amplifier module standardizes the T1 and T2A pulses as negative 400-nsec pulses. The resulting (buffered) BT1 and BT2A pulses are supplied to the interface connections. Interface cable connections for each of the pulse outputs can drive a 10-ma load.

## B POWER CLEAR OUTPUT PULSES

The Power Clear pulses generated and used within the PDP-8 are made available at the interface connections. External equipment uses these pulses to clear registers and control logic during the power turn-on period. Use of Power Clear pulses in this manner is valid only when the logic circuits cleared by the pulses are energized before or at the same time the PDP-8 POWER switch is turned on.

### Loading and Driving Considerations

All PDP-8 circuits providing output or receiving input interface signals are R-, S-, or W-series FLIP CHIP modules. Therefore the PDP-8 interface is defined entirely in terms of current driving or draining characteristics.

All R- and S-series modules are capable of driving currents in the direction from ground to  $-15v$ , assuming Ben Franklin's definition of current flow. In no cases are R- or S-series modules designed to drive loads which are essentially base loads. If such loads are to be driven, extra clamped load resistors must be added to make up the necessary differential in current. Therefore, R- and S-series loads are defined in terms of milliamperes at ground and 0 ma at  $-3v$ . In general, the output of any R- or S-series inverter, including the flip-flop, can drive 20 ma. However, a 2-ma load in R or 5-ma load in S modules is included within most flip-flops and this current must be deducted from the available driving capability.

Inputs are also defined in terms of milliamperes. Level inputs to level gates are defined as 1 ma at ground. Level inputs to diode-capacitor-diode (DCD) gates are 2 ma at ground, and pulse inputs to DCD gates are 3 ma at ground. Since capacitive loading presents problems with R-series modules, where long lines are being driven, the user should add extra clamped loads to sufficiently discharge cable capacitance. Approximately an extra 2 ma of clamped load current should be added for every foot of wire beyond  $1\frac{1}{2}$  ft. Inputs to the Type R650 Bus Driver module are exempted from this rule since this module is designed to drive coaxial cable of 93-ohms characteristic impedance.

The Type R650 Bus Driver module has two types of outputs, the fast and the slow (or ramp) output. Using the fast output, the bus driver operates as a fast amplifier. In using the ramp output, an integrating capacitor between input of the bus driver and the output stage, causes the output lines to move from ground to  $-3v$  or in the reverse direction in approximately 500 nsec. This connection on the AC lines reduces cross-talk between lines. All other R650 module outputs are fast.

The Type W640 Pulse Amplifier modules should be carefully terminated. If sufficient noise is generated at the output of the W640, it may cause the pulse amplifier to regenerate; hence it is also recommended that output lines of W640 modules be well shielded. The outputs of W640 modules may be either 400 nsec or 1  $\mu$ sec in width. All connections on the standard PDP-8 use the 400-nsec pulse width.

Input signals to the PDP-8 are, in many cases, a clamped load resistor of 10 ma and a direct input to a flip-flop or pulse amplifier. The input load is, therefore, 10 ma for the clamped load and 1 ma for the flip-flop or the pulse amplifier. Capacitive loads must be at  $-3v$  before the pulse amplifier or flip-flop is used for the next machine cycle. There are some exceptions to

this statement. First, the Data Bit inputs to the MB require 2 ma at ground and no current at  $-3v$ . The Transfer Direction signal requires 1 ma at ground. The Break Request signal input has a 10-ma clamped load plus 2 ma for the internal circuitry or 12 ma at ground. The output of all DEC inverters in the system module series drives 15 ma. In general, the clamped load which is normally used absorbs 10 ma. However, on the input signal interface, no clamped load is used; hence, the above numbers may be used.

Timing is, in general, determined by the machine itself. However, a few statements can be made about module timing. The Type S111 Diode Gates set up in approximately 50 nsec in either direction under normal load conditions. Fall times are faster with heavier loads. The diode-capacitor-diode gates set up in 400 nsec. This 400 nsec is determined from the end of the preceding 100-nsec pulse, and both the level and pulse must return to  $-3v$  for 400 nsec before the next pulse arrives. Pulses originating in R- or S-series modules are 100 nsec in width, measured from the 10% point of the leading edge to the 90% point of the trailing edge. Fall time is not critical on these pulses provided the pulse has returned to  $-3v$  in time to come up for the next pulse.

The following definitions and rules serve as a useful guide in determining the driving capability of output signals and the load presented to input signals by B-series FLIP CHIP modules or Digital System Modules used in peripheral equipment connected to the PDP-8.

#### **BASE LOAD**

Base load is the current which must be drawn from the base of a dc inverter to keep it saturated. In this condition the inverter circuit input terminal is at  $-3v$ , the emitter is at ground, and a nominal 1 ma of current flows through the 3000-ohm base resistor from ground. A 1500-ohm load resistor clamped at  $-3v$  can nominally accept 8 ma, but tolerance considerations limit this number to 7 ma. Thus, an inverter collector with a 1500-ohm clamped load can drive a maximum of seven base loads.

#### **PULSE LOAD**

Pulse load is the load presented to the output of a pulse source by an inverter base in the same speed series, or by the direct set or clear input of a flip-flop. Pulse amplifiers are usually limited to driving 16 pulse loads. This number should be decreased if the bases are widely separated physically, and can be increased to 18 if the bases are physically close together. The series inductance and shunt capacity of connecting wires make pulses at the end of a series of bases either large or small. Consequently, when driving nearly the maximum number of bases, the pulse amplitude should be carefully checked after installation. A terminating resistor in the 100- to 300-ohm range is desirable to reduce ringing on a heavily loaded pulse line. The loading on a pulse source is approximately the same when driving a base as a direct input to a flip-flop. One pulse source, of course, cannot drive both direct input of flip-flops and inverter bases because the direct inputs require Digital standard positive pulses, and base inputs require DEC standard negative pulses. A pulse load is largely determined by the value of the speed-up capacity connected in parallel with the 3000-ohm base resistor. In the 4000-series 500-kc modules this capacitor is 680 pf; in 1000-series 5-mc modules it is 82 pf; and in 6000-series 10-kc modules it is 56 pf.

#### **PULSED EMITTER LOAD**

Pulsed emitter load is the load applied to the collector of an inverter which drives the pulse input to a flip-flop, pulse amplifier, or delay. The pulse cur-

rent passes through all of the inverters in series with the pulse input, and it should be assumed to be the load on each of the series inverters.

### **DC EMITTER LOAD**

The load applied to the collector of an inverter driving a clamped load resistor is the dc emitter load. This load is also presented by the collector of an inverter which drives an emitter in an inverter network terminated by a clamped load resistor. Under these conditions, the collector of an inverter driving an emitter in a transistor gating network must also supply the base current leaving the succeeding inverters which are saturated. This current is small, but in complex networks it must be considered. An inverter in the Digital 1000- or 6000-series modules can supply 15 ma, and in the 4000-series modules can supply 20 ma.

An inverter network can always be analyzed by assuming:

1. A short circuit exists between the emitter and collector when  $-3v$  is applied to the base.
2. Base current of 1 ma will flow if either the collector or emitter is held at ground potential.
3. The maximum dc collector current through an inverter is 20 ma for 4000-series 500-kc modules and is 15 ma for all other Digital series modules.

A capacitor-diode gate level input does not present any dc load. A transient load occurs when the input level changes. Note that all capacitor-diode gates require that the level input precede the initiating pulse input by at least 1  $\mu$ sec.

## **INSTALLATION PLANNING**

### **Space Requirements**

Space must be provided at the installation site to accommodate the PDP-8 and peripheral equipment and to allow access to all doors and panels for maintenance.

Installation dimensions for a table-mounted and a rack-mounted PDP-8 are shown in Figures 34 and 35, respectively. Dimensions of a rack-mounted PDP-8 in an optional Digital computer cabinet and of a table-mounted PDP-8 on an optional Digital winged table are shown in Figure 36. Floor space for a basic optional computer cabinet is  $22\frac{1}{4}$  inches wide (with two end panels) and  $27\frac{1}{16}$  inches deep, plus additional space for a table. Figure 36 can be used in planning the installation of all I/O equipment mounted in standard computer cabinets noting that other cabinets may be equipped with a table, and that cabinets bolted together are  $19\frac{3}{4}$  inches wide with  $1\frac{1}{4}$  inch end panels mounted on the outer ends. Minimum service clearance on all standard

DEC computer cabinets is  $8\frac{3}{4}$  inches at the front and  $14\frac{7}{8}$  inches at the back. A standard Digital computer cabinet contains space for one mounting panel (two rows) of FLIP CHIP modules or an indicator panel above the computer, and for three mounting panels below the operator console. The memory frame and the processor frame are hinged to provide access to the wiring side of the mounting panels. Both of these frames extend beyond the back of the power supply in the table model to allow entrance of interface cables. Cables enter the cabinet model through a port in the bottom of standard cabinets. Wheels and leveling devices on the cabinets allow cable clearance so that sub-flooring is not required.




Figure 34. Table Mounted PDP-8 Installation Dimensions




Figure 35. Cabinet Mounted PDP-8 Installation Dimensions






Figure 36. Optional Cabinet and Table Installation Dimensions

The standard Teletype automatic send receive set requires floor space approximately 22¼ inches wide by 18½ inches deep. Signal cable length restricts the location of the Teletype to within 18 inches of the side of the computer.

## **Environmental Requirements**

Ambient temperature at the installation site can vary between 32 and 130 F (between 0 and 55 C) with no adverse effect on computer operation. However, to extend the life expectancy of the system, it is recommended that the ambient temperature at the installation site be maintained between 70 and 85 F (between 21 and 30 C).

During shipping or storing of the system, the ambient temperature may vary between 32 and 130 F (between 0 and 55 C). Although all exposed surfaces of all Digital cabinets and hardware are treated to prevent corrosion, exposure of systems to extreme humidity for long periods of time should be avoided.

## **Power Requirements**

A source of 115v ( $\pm 17v$ ), 60-hz ( $\pm 0.5$  hz), single-phase power capable of supplying at least 15 amp must be provided to operate a standard PDP-8. To allow connection to the power cable of the computer, this source should be provided with a Hubbell 3-terminal, except for the basic table top PDP-8 grounded-neutral flush receptacle (or its equivalent). A table-mounted PDP-8 is provided with a 15-amp power plug; a rack-mounted PDP-8 has a 20 amp twist-lock plug; and systems that draw more than 20 amps use a 30-amp twist-lock plug.

Power dissipation of a standard PDP-8 is approximately 780w, and the heat dissipation is approximately 2370 Btu/hr. Upon special request, a PDP-8 can be constructed to operate from a 220v ( $\pm 33v$ ), 60-hz ( $\pm 0.5$  cps), single-phase power source or from a 100v ( $\pm 15v$ ), 50-hz ( $\pm 0.5$  hz), single-phase power source.

## **Cable Requirements**

Nine-conductor coaxial cables with Type W011 Cable Connectors provide signal connection between the computer and optional equipment in free-standing cabinets. These cables are connected by plugging the W011 connectors into standard FLIP CHIP module receptacles.

All free standing cabinets require independent 115v receptacles. However, these units may be turned on or off or controlled from the PDP-8 operator console.

Cables connect to cabinets through a drop panel in the bottom of cabinets. Subflooring is not necessary because casters elevate the cabinets from the floor to afford sufficient cable clearance.

## **Installation Procedure**

During system check-out, customers are invited to visit the Maynard manufacturing facility to inspect and become familiar with their equipment. Computer customers may also send personnel to instruction courses on computer opera-

tion, programming, and maintenance conducted regularly in Maynard, Massachusetts.

DEC's engineers are available during installation and test for assistance or consultation. Further technical assistance in the field is provided by home office design engineers or branch office application engineers.

Table 9 gives installation data to be considered when installing a PDP-8. Table 10 lists space requirements. Figure 37, a typical PDP-8 system configuration, can be used as a guide for planning layout.

TABLE 9. INSTALLATION DATA

	Weight (lbs)	Dimensions			Service Clearance		Heat Dissipation Btu/hr	Current (amps)		Power Dissipation (kw)
		Height	Width	Depth	Front	Rear		Nom	Surge	
PDP-8 Table Top	250	32	21-1/2	21-1/4	—	—	2660	7.5	—	0.78
PDP-8 <sup>③</sup> Rack Mount	250	31-1/4	19-5/8 <sup>①</sup>	21-7/8 <sup>②</sup>	22	—	2660	7.5	—	0.78
Standard Cabinet CAB8B (Empty)	225	69-1/8	22-1/4	27-1/16	22	15	—	—	—	—
Teletype ASR-33	40	45	23	19	—	—	(Included in Standard PDP-8)			
Serial Drum 251	500	70	23	28	9	15	1540	5	8	0.45
Card Reader CR01C	25	8-1/4	18	10	—	—	270	0.57	1	0.06
Card Reader 451A	225	42	30	18	—	7	450	1.3	7	0.2
Magnetic Tape Transport 50	600	69-1/8	22-1/4	27-1/16	18-5/8	15	2114	8	12	0.96
Magnetic Tape Transport 570	850	66	32-1/8	32-3/8	19	17	9900	25	40	2.9
Magnetic Tape Transport 545	400	69-1/8	22-1/4	27-1/16	9	15	2870	7.3	8	0.9
Magnetic Tape System 580	400	69-1/8	22-1/4	27-1/16	9	15	2870	7.3	8	0.9
DECtape Transport TU55	35	10-1/2	19-1/2	9-3/4	9	—	410	1	2	0.11
Precision Display 30N	350	49	53	39	—	15	3140	8	8	0.9
Display 338	700	69-1/8 <sup>④</sup>	42	51	—	15	2700	10	10	0.8

NOTES:



- ① 19 inch console panel available on request.
- ② Overall depth is 24-3/8 inches from front of console to back of chassis track slices.
- ③ When PDP-8 is mounted in CAB8 (A or B), there is additional room for:
  - a. One standard (5-1/4 inch high) DEC logic mounting panel above the computer in front.
  - b. Three standard DEC logic mounting panels below the computer table level in front.
  - c. On the rear plenum door, space is available for 1 short mounting panel at the top and three short panels below table level.
- ④ Table height — 27-1/2 inches.

TABLE 10. SPACE REQUIREMENTS

Option	MOUNTING PANELS*		Remarks
	Logic	Other	
Memory Extension Control 183	—	—	Mounts within standard PDP-8 package
Memory Module 184	2	—	Should be mounted in expander cabinet next to PDP-8
Automatic Multiply-Divide 182	—	—	Mounts within standard PDP-8 package
Memory Parity 188	—	—	Mounts within standard PDP-8 package
Automatic Restart KR01	—	—	Mounts within standard PDP-8 package
Data Channel Multiplexer DM01	—	2	
Perforated Tape Reader 750C	2	10 in. front panel	These 5 options share same two mounting panels for control logic.
Perforated Tape Punch 75E	2	15-3/4 in. vertical clearance in cabinet	
Oscilloscope Display 34 D	2	10 in. front panel	
Incremental Plotter 350B	2	Table space needed for plotter	
Card Reader CR01C	2	Table space needed for reader	
A/D Converter 189	—	—	Mounts within standard PDP-8 package
A/D Converter and Multiplexer 138E/139E	2	5-1/4 in. for indicator panel	No additional space needed for 64 channel multiplexer expansion
Light Pen 370	—	—	Logic and power supply included in 34D or 30N
DCS 680 681 685 682	— — 2 2	— — — —	Mounted within standard PDP-8 package for up to 64 full duplex channels connectors for up to 64 Teletypes
Teletype System LT08	2	—	Handles up to 5 Teletypes
Magnetic Tape Control 57A	7	5-1/4 in. connector panel	Controls up to 8 IBM-compatible tape units (570, 50, or 545)
DECtape Control TC01	3	—	Controls up to 8 TU55 DECtape Transports

\*Mounting Panels are standard DEC 5-1/4 in. high logic panels.

NOTE: Power supplies for option logic are normally mounted on rear door of DEC cabinets. Customers using their own cabinets should allow additional space for power supplies.



\* THIS SPACE MAY BE UTILIZED BY EQUIPMENT WHICH EXTENDS INTO THE CABINET BY NO MORE THAN 3 1/2 INCHES

\*\* A.C.-JONES STRIP THIS MUST BE AT LEAST A TWO INCH BLANK TO ALLOW POWER SUPPLIES TO CLEAR THE FAN.

\*\*\* ONE USEABLE MOUNTING PANEL SPACE ABOVE PDP-8

Figure 37. Typical PDP-8 System Configuration and Layout Planning

# **PDP-8/S USERS HANDBOOK**






Figure 1. The PDP-8/S System

# CHAPTER 1

## SYSTEM INTRODUCTION

Digital Equipment Corporation's Programmed Data Processor-8/S (PDP-8/S) is a small scale general-purpose computer. The PDP-8/S is a one-address, fixed word length, serial computer using a word length of 12-bits plus parity and two's complement arithmetic. Cycle time of the 4096-word random address magnetic core memory is 8 microseconds. Standard features of the system include indirect addressing and facilities for instruction skipping and program interruption as functions of input/output device conditions.

Addition is performed in 36 microseconds with one number in the accumulator. Subtraction is performed in 64 microseconds with the subtrahend in the accumulator. Multiplication is performed in approximately 5.35 milliseconds by a subroutine that operates on two signed 12-bit numbers that produce a 24-bit product, leaving the 12 most significant bits in the accumulator. Division of two signed 12-bit numbers is performed in approximately 7.38 milliseconds by a subroutine that produces a 12-bit remainder in core memory.

Flexible, high capacity, input/output capabilities of the computer operate a variety of peripheral equipment. In addition to standard teletype and perforated tape equipment, the system can operate in conjunction with all non-data break optional devices offered in the PDP-8 family line. Equipment of special design is easily adapted for connection into the PDP-8/S system. The computer is not modified with the addition of peripheral devices.

The PDP-8/S is completely self-contained requiring no special power sources or environmental conditions. A single source of 115-volts, 60 cycle, single phase power operates the machine. An internal power supply produces all of the required operating voltages. Standard FLIP CHIP Modules utilizing hybrid silicon circuits insure reliable operation in ambient temperatures between 32 and 130 degrees Fahrenheit.

## COMPUTER ORGANIZATION

The PDP-8/S consists of a central processor, a memory unit, and input/output equipment and facilities. All arithmetic, logic, and system control operations of the standard PDP-8/S are performed by the processor. The central processor and memory are independent and asynchronous. The processor requests memory cycles only when required, each memory cycle consisting of a read followed by a write operation. Input and output addresses and data buffering for the core memory are performed by registers of the processor, and operation of the memory is under control of its own timing logic.



Interface circuits for the processor allow bussed connections to a variety of peripheral equipment. Each input/output device is responsible for detecting its own selection code and for providing any necessary input or output gating. Individually programmed data transfers between the processor and peripheral equipment takes place through the processor accumulator. Standard features of the PDP-8/S also allow peripheral equipment to perform certain control functions such as instruction skipping, and a transfer of program control when initiated by a program interrupt.

Standard peripheral equipment provided with each PDP-8/S system consists of a Teletype Model 33 Automatic Send/Receive set and a Teletype control. The Teletype unit is a standard machine operating from serial 11 unit code characters at a rate of 10 characters per second. The teletype provides a means of supplying data to the computer from perforated tape or by the keyboard, and supplies data as an output from the computer in the form of perforated tapes or typed copy. The Teletype control serves as a serial-to-parallel converter for Teletype inputs to the computer, and serves as a parallel-to-serial converter for computer output signals to the Teletype unit. The Teletype control functions are performed by two functional modules which are built from monolithic integrated circuits and mounted on two standard double size FLIP CHIP cards.

## SYMBOLS

The following special symbols are used throughout this handbook to explain the function of equipment and instructions:

<u>Symbol</u>	<u>Explanation</u>
A = > B	The content of register A is transferred into register B
O = > A	Register A is cleared to contain all binary zeros
A <sub>j</sub>	Any given bit in A
A <sub>5</sub>	The content of bit 5 of register A
A <sub>5</sub> (1)	Bit 5 of register A contains a 1
A <sub>6 - 11</sub>	The control of bits 6 through 11 of register A
A <sub>6 - 11</sub> = > B <sub>0 - 5</sub>	The content of bits 6 through 11 of register A is transferred into bits 0 through 5 of register B
Y	The content of any core memory location
V	Inclusive OR
∇	Exclusive OR
<u>Λ</u>	AND
<u>A</u>	Ones complement of the content of A




Figure 2. PDP-8/S Major Register Block Diagram



## **MEMORY AND PROCESSOR FUNCTIONAL DESCRIPTION**

### **Major Registers**

To store, retrieve, control, and modify information and to perform the required logical, arithmetic, and data processing operations, the central processor employs the logic components shown in a simplified block diagram (Figure 2) of the PDP-8 Users Handbook.

### **Accumulator (AC)**

Arithmetic and logic operations are performed in this 12-bit register. Under programmed control, the AC can be cleared or complemented, its content can be rotated right or left with the link. The content can be rotated right or left with the link. The content of the memory buffer register can be added to the content of the AC and the result left in the AC. The content of both of these registers may be combined by logical operation and the result left in the AC. An inclusive OR may be performed between the AC and the switch register on the operator console and the results left in the AC. The accumulator also serves as an input/output register. All programmed information transfers between memory and an external device pass through the accumulator. In addition to these functions, the accumulator also serves as a buffer for the switch register during manual console operation. Loading an address into the program counter is accomplished by loading the content of the switch register into the accumulator and then serially transferring the content of the accumulator through the adder to the program counter register.

### **Link (L)**

This one-bit register is used to extend the arithmetic facilities of the accumulator. It is used as the carry register for two's complement arithmetic. Overflow into the L from the AC can be checked by the program to greatly simplify and speed up single and multiple precision arithmetic routines. Under program control the link can be cleared and/or complemented, and it can be rotated as part of the accumulator.

### **Program Counter (PC)**

The program sequence (the order in which instructions are performed) is determined by the PC. This 12-bit register contains the address of the memory locations from which the next instruction will be taken. Information enters the PC from the memory via the memory address register and from the switch register on the operator console via the accumulator and adder. Information in the PC is transferred to the memory address register to determine the memory address from which each instruction is taken. Incrementation of the contents of the PC is performed through the adder and establishes the successive memory locations of the program and provides skipping of instructions based upon a programmed test of information or external conditions.

### **Memory Address Register (MA)**

The address in memory which is currently selected for reading or writing is contained in this 12-bit register. Therefore, 4096 words of memory can be addressed directly by this register. Data is transmitted to the MA from the PC or from the memory buffer register.

## **Switch Register (SR)**

Information can be manually set into the switch register for transfer into the PC as an address by means of the LOAD ADDRESS key, or into the MB if data is to be stored in core memory by means of the DEPOSIT key. The switch register may also be interrogated by programmed instruction and its contents placed in the accumulator. All transfers from SR occur through the accumulator.

## **Memory Buffer Register (MB)**

All information transferred between the memory and the processor are temporarily held in the MB. Information can be transferred into the MB from the accumulator or program counter register. The MB can transmit or receive data from an external memory in either serial form or parallel form. Information is read from a memory location in 4 microseconds and rewritten in the same location in another 4 microseconds of one 8 microsecond memory cycle.

## **Instruction Register (IR)**

This 4-bit register contains the operation code of the instruction currently being performed by the machine. The three most significant bits of the current instruction plus the indirect address bit are loaded into the IR from the memory buffer register during a Fetch cycle. The content of the IR is decoded to produce the 8 basic instructions and affects the cycles and states entered in each step in the program.

## **Parity Bit (PB)**

Information stored in the memory contains 12 data bits plus one parity bit. The parity bit is transferred from the memory to the PB register and held until the data word is used. After the data word residing in the MB is used, the content of the PB is checked against the parity tester to determine whether bits have been dropped. New data sent to the MB has its parity stored in PB for writing along with the data word into memory.

## **Parity Test (PT)**

The PT is a one-bit register which continually examines the output of the memory buffer register. Whenever MB is shifted, the parity test flip-flop generates a new parity bit for the 12-bit data word contained in the MB. The content of the PT is compared with the content of the PB, and if they are not the same, a parity error is generated.

## **Parity Generator (PG)**

The Parity Generator examines all incoming data to the MB and generates a new parity bit. The parity bit is then transferred into the PB register just prior to requesting a write memory cycle.

## **Skip Test (SKP)**

The skip test flip-flop examines the output of the AC during the microinstructions which test the content of the AC. If the SKP is set, the PC is incremented by one, causing the processor to skip the next instruction. An external input to the SKP allows peripheral hardware to generate a skip request during an IOT instruction.

## **Serial Adder (SA)**

The SA is a one-bit full serial adder and includes a carry flip-flop, which is used to hold the carry between successive bit additions, and a constant generator, which provides a + constant used in incrementing either the PC, the AC, or the MB. During a TAD instruction, the MB and AC are shifted bit by bit through the serial adder and the output of the serial adder is shifted into the front end of the AC and L. The incrementing and loading of the PC is performed through the adder. A zero detector (ZD) continuously observes the output of the adder during its use for instructions such as ISZ.

## **Major State Generator**

Two more major states are entered serially to execute program instructions. The major state generator establishes one state for each computer timing cycle, every instruction requiring three basic states; the fetch state, the execute state, and the end state. In some cases the execute and end state of the instructions may occur simultaneously. This is so if the instruction does not require the use of the memory during the execute portion of the instruction, or if the use of the serial adder is required both during the execute and end states. In addition to these basic states, there are index and defer states and the break states. Entry into each state is produced as a function of the current instruction and the current state.

The major states of the machine are also referred to as word times, for during these times the data or instruction words are shifted between registers in the central processor.

## **Bit Time Generator**

A major state or word time consists of a set of timing pulses provided by the bit time generator. There are 14 consecutive pulses to each word time. The first 12 of the 14 pulses BT 0 through 11, are used for inter-register shifting in the processor. The 13th pulse is used for housekeeping operations inside the central processor as checking parity, generating parity alarm, requesting memory cycles if necessary, and handling the link during a TAD, or IAC instruction. The 14th pulse is always the final pulse in any word time and is always responsible for the setting of the next word time as a function of the current instruction and the current word time.

## **Description of Major States (Word Times)**

### **FETCH WORD TIME (F)**

During this state, the instruction word which was previously placed in the MB by a memory read request is shifted to the IR and the MA. The MB is also shifted end around on itself so that the contents of the MB remains intact. At the same time, the program counter is incremented through the adder in preparation for the next instruction. All of these operations occur simultaneously during bit times 0-11. On bit time 12, parity test is executed on the instruction and a memory read request is set up if required. Also during bit time 12 and group I operate instructions, the accumulator is cleared if required, the link is cleared if required, or the complement link function occurs if required. If the instruction which is now residing in the IR is a two cycle instruction, on bit time 13, word time X (execute state) and word time E state (end state) are entered simultaneously. If the instruction is a 3-cycle instruction, only word time X is entered. If the instruction is an indirect address

instruction and does not refer to one of eight auto-index locations (10-17<sub>8</sub>) then word time D (defer state) is entered. If the instruction contains an indirect address and does refer to one of the eight auto-indexed locations, then the index word time is entered (I state).

#### **EXECUTE WORD TIME (X)**

All arithmetic and logical manipulations of the AC and MB are performed during word time X. Input/output transfers also occur during word time X. At the conclusion of the execute state, word time E (end state) is always entered.

#### **END WORD TIME (E)**

Regardless of whether or not word time E occurs simultaneously with word time X, its function is always to bring the next instruction to be executed out of the memory into the memory buffer. In addition, if a skip request is present during ISZ, JMS, operate group 2, or IOT instructions, the PC is incremented through the serial adder. Since the PC was already incremented during word time F, the processor effectively skips the next instruction. At the termination of the end state, word time F is always entered unless a priority interrupt is present on the interrupt bus and the interrupt is enabled in which case the break word time is entered.

#### **INDEX WORD TIME (I)**

During word time I (index) the content of the memory buffer, which holds one of the eight auto-index locations, (10<sub>8</sub>-17<sub>8</sub>) is incremented by one and replaced in the memory. The incremented content of the auto-index location is still in the memory buffer when the deferred state is entered. This word will be sent as a 12-bit word to the MA and used as the address of the instruction during the Defer Word time.

#### **DEFER WORD TIME (D)**

Word time D is always entered after word time I, or after word time F when an indirect bit (IR3) is present. During the word time, the content of the memory buffer is sent to the memory address register to be used as a 12-bit address for the instruction operand. On termination of the defer state, the execute state or the execute and end states are entered depending on whether the basic instruction was a two or three cycle instruction.

#### **BREAK WORD TIME (B)**

Should an interrupt request be present on the interrupt line at the completion of word time E, the break state is entered and the content of the program counter is transferred to the MB. A 1 is placed in the program counter and a 0 is placed in the MA. A memory write request is then initiated which will cause the content of the MB (previous C (PC)) to be saved in location 0. The interrupt control is disabled during the break state. At the termination of the break state, the end state is always entered, and the next instruction will be taken from the current content of the program counter or location 1 in the memory.

### **Interface**

The input/output portion of the PDP-8/S is extremely flexible and interfaces readily with special equipment, especially in real time data processing and control environments. The PDP-8/S utilizes a "bus" I/O system rather than the more conventional "radial" system. The "bus" system allows a single set of data and control lines to communicate with all I/O devices. The bus simply goes from one device to the next. No additional connections to the computer

are required. A "radial" system requires that a different set of signals be transmitted to each device; and thus the computer must be modified when new devices are added. The PDP-8/S need not be modified when adding new peripheral devices.

External devices receive two types of information from the computer: data and control signals. Computer output data is present as static levels on 12 lines. These levels represent a 12-bit word to be transmitted in parallel to a device. Data signals are received at all devices but are sampled only by the appropriate one in response to a control signal. Control signals are of two types: levels and timing pulses. Six static levels and their complement are supplied by the MB on 12 lines. These lines contain a code representing the device from which action is required. Each device recognizes its own code and performs its function only when this code is present. There are three timing pulses which may be programmed to occur. These IOP pulses are separated in time by 1  $\mu$  sec and are brought to all devices on 3 lines. These pulses are used by a device only when it is selected by the appropriate code on the level lines. They may be used to perform sequential functions in an external register, such as clear and read, or any other function requiring one, two, or three sequential pulses.

Peripheral devices transmit information to the computer on four types of "busses." These are the information bus, the clear AC bus, the skip bus, and the program interrupt bus. The information bus consists of 12 lines normally held at -3 volts by load resistors within the computer. Whenever one of these lines is brought to ground, a binary 1 will be placed in the corresponding accumulator bit. Each device may use the input bus only when it is selected; and thus, these input lines are time shared among all of the connected devices. The skip bus is electrically identical to the information bus. However, when it is driven to ground the next sequential instruction will be skipped. It too can be used only by the device currently selected and is effectively time shares. The program interrupt bus may be driven to ground at any time by any device whether currently selected or not. When more than one device is connected to the interrupt bus they should also be connected to the skip bus so the program can identify the device requesting program interruption.

The transmission of device selection levels and timing pulses is completely under program control. A single instruction can select any one of 64 devices and transmit up to three IOP timing pulses. Since the timing pulses are individually programmable, one might be used to strobe data into an external device buffer, another to transmit data to the computer, and the third to test a status flip-flop and drive the skip bus to ground if it is in the enabling state.

## CHAPTER 2

# MEMORY AND PROCESSOR BASIC PROGRAMMING

### MEMORY ADDRESSING

The following terms are used in memory address programming:

<u>Term</u>	<u>Definition</u>
Page	A block of 128 core memory locations (200 <sub>8</sub> addresses).
Current Page	The page containing the instruction being executed; as determined by bits 0 through 4 of the program counter.
Page Address	An 8-bit number contained in bits 4 through 11 of an instruction which designates one of 256 core memory locations. Bit 4 of a page address indicates that the location is in the current page when a 1, or indicates it is in page 0 when a 0. Bits 5 through 11 designate one of the 128 locations in the page determined by bit 4.
Absolute Address	A 12-bit number used to address any location in core memory.
Effective Address	The address of the operand. When the address of the operand is in the current page or in page 0, the effective address is a page address. Otherwise, the effective address is an absolute address stored in the current page or page 0 and obtained by indirect addressing.

Organization of the standard core memory or any 4096-word field of extended memory is summarized as follows:

Total locations (decimal)	4096
Total addresses (octal)	7777
Number of pages (decimal)	32
Page designations (octal)	0-37
Number of locations per page (decimal)	128
Addresses within a page (octal)	0-177

---

\*See Appendix I for Program Abstracts.



Four methods of obtaining the effective address are used as specified by combinations of bits 3 and 4.

<u>Bit 3</u>	<u>Bit 4</u>	<u>Effective Address</u>
0	0	The operand is in page 0 at the address specified by bits 5 through 11.
0	1	The operand is in the current page at the address specified by bits 5 through 11.
1	0	The absolute address of the operand is taken from the content of the location in page 0 designated by bits 5 through 11.
1	1	The absolute address of the operand is taken from the content of the location in the current page designated by bits 5 through 11.

The following example indicates the use of bits 3 and 4 to address any location in core memory. Suppose it is desired to add the content of locations A, B, C, and D to the content of the accumulator by means of a routine stored in page 2. The instructions in this example indicate the operation code, the content of bit 4, the content of bit 3, and a 7-bit address. This routine would take the following form:

<u>Page 0</u>		<u>Page 1</u>		<u>Page 2</u>		<u>Remarks</u>
<u>Location</u>	<u>Content</u>	<u>Location</u>	<u>Content</u>	<u>Location</u>	<u>Content</u>	
				R	TAD 00 A	DIRECT TO DATA IN PAGE 0
				S	TAD 01 B	DIRECT TO DATA IN SAME PAGE
				T	TAD 10 M	INDIRECT TO ADDRESS SPECIFIED IN PAGE 0
				U	TAD 11 N	INDIRECT TO ADDRESS SPECIFIED IN SAME PAGE
					⋮	
					⋮	
					⋮	
A	xxxx	C	xxxx	B	xxxx	
M	C	D	xxxx	N	D	

Routines using 128 instructions, or less, can be written in one page using direct addresses for looping and using indirect addresses for data stored in other pages. When planning the location of instructions and data in core

memory, remember that the following locations are reserved for special purposes:

<u>Address</u>	<u>Purpose</u>
0 <sub>8</sub>	Stores the contents of the program counter following a program interrupt.
1 <sub>8</sub>	Stores the first instruction to be executed following a program interrupt.
10 <sub>8</sub> through 17 <sub>8</sub>	Auto-indexing.

### **Indirect Addressing**

When indirect addressing is specified, the address part (bits 5-11) of a memory reference instruction is interpreted as the address of a location containing not the operand, but containing the address of the operand. Consider the instruction TAD A. Normally, A is interpreted as the address of the location containing the quantity to be added to the content of the AC. Thus, if location 100 contains the number 5432, the instruction TAD 100 causes the quantity 5432 to be added to the content of the AC. Now suppose that location 5432 contains the number 6543. The instruction TAD I 100 (where I signifies indirect addressing) causes the computer to take the number 5432, which is in location 100, as the effective address of the instruction and the number in location 5432 as the operand. Hence, this instruction results in the quantity 6543 being added to the content of the AC.

### **Auto-Indexing**

When a location between 10<sub>8</sub> and 17<sub>8</sub> in page 0 of any core memory field is addressed indirectly (by an instruction in which bit 3 is a 1) the content of that location is read, incremented by one, rewritten in the same location, and then taken as the effective address of the instruction. This feature is called auto-indexing. If location 12<sub>8</sub> contains the number 5432 and the instruction DCA I Z 12 is given, the number 5433 is stored in location 12, and the content of the accumulator is deposited in core memory location 5433.

### **STORING AND LOADING**

Data is stored in any core memory location by use of the DCA Y instruction. This instruction clears the AC to simplify loading of the next datum. If the data deposited is required in the AC for the next program operation, the DCA must be followed by a TAD Y for the same address.

All loading of core memory information into the AC is accomplished by means of the TAD Y instruction, preceded by an instruction that clears the AC such as CLA or DCA.

Storing and loading of information in sequential core memory locations can make excellent use of an auto-index register to specify the core memory address.

### **PROGRAM CONTROL**

Transfer of program control to any core memory location uses the JMP or JMS

instructions. The JMP I (indirect address, 1 in bit 3) is used to transfer program control to any location in core memory which is not in the current page or page 0.

The JMS Y is used to enter a subroutine which starts at location  $Y + 1$  in the current page or page 0. The content of the  $PC + 1$  is stored in the specified address Y, and address  $Y + 1$  is transferred into the PC. To exit a subroutine the last instruction is a JMP I Y, which returns program control to the location stored in Y.

## **INDEXING OPERATIONS**

External events can be counted by the program and the number can be stored in core memory. The core memory location used to store the event count can be initialized (cleared) by a CLA command followed by a DCA instruction. Each time the event occurs, the event count can be advanced by a sequence of commands such as CLA, TAD, IAC, and DCA.

The ISZ instruction is used to count repetitive program operations or external events without disturbing the content of the accumulator. Counting a specified number of operations is performed by storing a two's complement negative number equal to the number of iterations to be counted. Each time the operation is performed, the ISZ instruction is used to increment the content of this stored number and check the result. When the stored number becomes zero, the specified number of operations have occurred and the program skips out of the loop and back to the main sequence.

This instruction is also used for other routines in which the content of a memory location is incremented without disturbing the content of the accumulator, such as storing information from an I/O device in sequential memory locations or using core memory locations to count I/O device events.

## **LOGIC OPERATIONS**

The PDP-8/S instruction list includes the logic instruction, AND Y. From this instruction short routines can be written to perform the inclusive OR and exclusive OR operations.

### **Logical AND**

The logical AND operation between the content of the accumulator and the content of a core memory location Y is performed directly by means of the AND Y instruction. The result remains in the AC, the original content of the AC is lost, and the content of Y is unaffected.

### **Inclusive OR**

Assuming value A is in the AC and value B is stored in a known core memory address, the following sequence performs the inclusive OR. The sequence is

stated as a utility subroutine called IOR.

```
    /CALLING SEQUENCE          JMS IOR
    /                          (ADDRESS OF B)
    /                          (RETURN)
    /ENTER WITH ARGUMENT IN AC; EXIT WITH LOGICAL RESULT IN AC
```

```
    IOR,          0
                  DCA TEM1
                  TAD I IOR
                  DCA TEM2
                  TAD TEM1
                  CMA
                  AND I TEM2
                  TAD TEM1
                  ISZ IOR
                  JMP I IOR
    TEM1,         0
    TEM2,         0
```

### Exclusive OR

The exclusive OR operation for two numbers, A and B, can be performed by a subroutine called by the mnemonic code XOR. In the following general purpose XOR subroutine, the value A is assumed to be in the AC, and the address of the value B is assumed to be stored in a known core memory location.

```
    /CALLING SEQUENCE          JMS XOR
    /                          (ADDRESS OF B)
    /                          (RETURN)
    /ENTER WITH ARGUMENT IN AC; EXIT WITH LOGICAL RESULT IN AC
```

```
    XOR,          0
                  DCA TEM1
                  TAD I XOR
                  DCA TEM2
                  TAD TEM1
                  AND I TEM2
                  CMA IAC
                  CLL RAL
                  TAD TEM1
                  TAD I TEM2
                  ISZ XOR
                  JMP I XOR
    TEM1,         0
    TEM2,         0
```

An XOR subroutine can be written using fewer core memory locations by making use of the IOR subroutine; however, such a subroutine takes more time to execute. A faster XOR subroutine can be written by storing the value B in the second instruction of the calling sequence instead of the address of B; however, the resulting subroutine is not as utilitarian as the routine given here.

### ARITHMETIC OPERATIONS

One arithmetic instruction is included in the PDP-8/S order code, the two's

complement add: TAD Y. Using this instruction, routines can easily be written to perform addition, subtraction, multiplication, and division in two's complement arithmetic.

## Two's Complement Arithmetic

In two's complement arithmetic addition, subtraction, multiplication, and division of binary numbers is performed in accordance with the common rules of binary arithmetic. In PDP-8/S, as in other machines utilizing complementation techniques, negative numbers are represented as the complement of positive numbers, and subtraction is achieved by complement addition. Representation of negative values in one's complement arithmetic is slightly different from that in two's complement arithmetic.

The one's complement of a number is the complement of the absolute positive value; that is, all ones are replaced by zeros and all zeros are replaced by ones. The two's complement of a number is equal to the one's complement of the positive value plus one.

In one's complement arithmetic a carry from the sign bit (most significant bit) is added to the least significant bit in an end-around carry. In two's complement arithmetic a carry from the sign bit complements the link (a carry would set the link to 1 if it were properly cleared before the operation), and there is no end-around carry.

A one's complemented representation of a negative number is always one less than the two's complement representation of the same number. Differences between one's and two's complement representations are indicated in the following list.

<u>Number</u>	<u>1's Complement</u>	<u>2's Complement</u>
+5	00000000101	00000000101
+4	00000000100	00000000100
+3	00000000011	00000000011
+2	00000000010	00000000010
+1	00000000001	00000000001
+0	00000000000	00000000000
-0	11111111111	Nonexistent
-1	11111111110	11111111111
-2	11111111101	11111111110
-3	11111111100	11111111101
-4	11111111011	11111111100
-5	11111111010	11111111011

Note that in two's complement there is only one representation for the number which has the value zero, while in one's complement there are two representations. Note also that complementation does not interfere with sign notation in either one's complement or two's complement arithmetic; bit 0 remains a 0 for positive numbers and a 1 for negative numbers.

To form the two's complement of any number in the PDP-8/S, the one's complement is formed, and the result is incremented by one. This is accomplished by the instruction CMA combined with an IAC instruction. Since both of these instructions are functions of the OPR 1 instruction and the actions occur at different event times, they can be combined to form the instruction CIA, Complement and Increment AC.

## Addition

The addition of a number contained in a core memory location and the number contained in the accumulator is performed directly by using the TAD Y instruction, assuming that the binary point is in the same position and that both numbers are properly represented in two's complement arithmetic. Addition can be performed without regard for the sign of either the augend or the addend. Overflow is possible, in which case the result will have an incorrect sign, although the 11 least significant bits will be correct. Following the addition a test for overflow can be made by using the SZL command.

## Subtraction

Subtraction is performed by complementing the subtrahend and adding the minuend. As in addition, if both numbers are represented by their two's complement, subtraction can be performed without regard for the sign of either number. Assuming that both numbers are stored in core memory, a routine to find the value of A-B follows:

```
CLA
TAD B           /LOAD SUBTRAHEND INTO AC
CIA            /COMPLEMENT AND INCREMENT B
TAD A           /AC = A - B
```

## PROGRAMMING SYSTEM

The programming system for the PDP-8/S includes the MACRO-8 Symbolic Assembler, FORTRAN System compiler, Symbolic On-Line Debugging Program, Symbolic Tape Editor, Floating Point Package, mathematical function sub-routines, and utility and maintenance programs. All operate with the basic computer. The programming system was designed to simplify and accelerate the process of learning to program. At the same time, experienced programmers will find that it incorporates many advanced features. The system is intended to make immediately available to each user the full, general-purpose data processing capability of the computer and to serve as the operating nucleus for a growing library of programs and routines to be made available to all installations. New techniques, routines, and programs are constantly being developed, field-tested, and documented in the Digital Program Library for incorporation in users' systems.

## MACRO-8 Symbolic Assembler

The use of an assembly program has become standard practice in programming digital computers. This process allows the programmer to code his instructions in a symbolic language, one he can work with more conveniently than the 12-bit binary numbers which actually operate the computer. The assembly program then translates the symbolic language program into its machine code equivalent. The advantages are significant: the symbolic language is more meaningful and convenient to a programmer than a numeric code; instructions or data can be referred to by symbolic names without concern for, or even knowledge of, their actual addresses in core memory; decimal and alphabetical data can be expressed in a form more convenient than binary numbers; programs can be altered without extensive changes; and debugging is considerably simplified.

The MACRO-8 Symbolic Assembler accepts source programs written in the symbolic language and converts core memory locations, computer instructions, and operand addresses from the symbolic to the binary form. It produces an object program tape, a symbol table defining memory allocations, and useful diagnostic messages:

### **FORTRAN System Compiler**

The FORTRAN (for FORMula TRANslation) System compiler lets the user express the problem he is trying to solve in a mixture of English words and mathematical statements that is close to the language of mathematics and is also intelligible to the computer. In addition to reducing the time needed for program preparation, the compiler enables users with little or no knowledge of the computer's organization and operating language to write effective programs for it. The FORTRAN Compiler contains the instructions the computer requires to perform the clerical work of translating the FORTRAN version of the problem statement into an object program in machine language. It also produces diagnostic messages. After compilation, the object program, the operating system and the data it will work with, are loaded into the computer for solution of the problem.

The FORTRAN language consists of four general types of statements: arithmetic, logic, control, and input/output. FORTRAN functions include addition, subtraction, multiplication, division, sine, cosine, arctangent, square root, natural logarithm, and exponential.

### **Symbolic On-Line Debugging Program**

On-line debugging with DDT-8 gives the user dynamic printed program status information. It gives him close control over program execution, preventing errors ("bugs") from destroying other portions of his program. He can monitor the execution of single instructions or subsections, change instructions or data in any format, and output a corrected program at the end of the debugging session.

Using the standard Teletype keyboard/reader and teleprinter/punch, the user can communicate conveniently with the PDP-8/S in the symbols of his source language. He can control the execution of any portion of his object program by inserting breaks, or traps, in it. When the computer reaches a break, it transfers control of the object program to DDT. The user can then examine and modify the content of individual core memory registers to correct and improve his object program.

### **Symbolic Tape Editor**

The Symbolic Tape Editor program is used to edit, correct, and update symbolic program tapes using the PDP-8/S and the Teletype unit. With the editor in core memory, the user reads in portions of his symbolic tape, removes, changes, or adds instructions or operands, and gets back a complete new symbolic tape with errors removed. He can work through the program instruction by instruction, spot-check it, or concentrate on new sections.

### **Floating Point Package**

The Floating Point Package permits the PDP-8/S to perform arithmetic operations that many other computers can perform only after the addition of costly

optional hardware. Floating point operations automatically align the binary points of operands, retaining the maximum precision available by discarding leading zeros. In addition to increasing accuracy, floating point operations relieve the programmer of scaling problems common in fixed point operations. This is of particular advantage to the inexperienced programmer.

### **Mathematical Function Routines**

The programming system also includes a set of mathematical function routines to perform the following operations in both single and double precision: addition, subtraction, multiplication, division, square root, sine, cosine, arctangent, natural logarithm, and exponential.

### **Utility and Maintenance Programs**

PDP-8/S utility programs provide printouts or punchouts of core memory content in octal, decimal, or binary form, as specified by the user. Subroutines are provided for octal or decimal data transfer and binary-to-decimal, decimal-to-binary, and Teletype tape conversion.

A complete set of standard diagnostic programs is provided to simplify and expedite system maintenance. Program descriptions and manuals permit the user to effectively test the operation of the computer for proper core memory functioning and proper execution of instructions. In addition, diagnostic programs to check the performance of standard and optional peripheral devices are provided with the devices.





## CHAPTER 3

### MEMORY AND PROCESSOR INSTRUCTIONS

Instruction words are of two types: memory reference and augmented. Memory reference instructions store or retrieve data from core memory, while augmented instructions do not. All instructions utilize bits 0-2 to specify the operation code. Operation codes of 0<sub>8</sub> through 5<sub>8</sub> specify memory reference instructions, and codes of 6<sub>8</sub> and 7<sub>8</sub> specify augmented instructions. Since the PDP-8/S operates asynchronously from its memory machine timing is not a multiple of the memory cycle time. Every word time for major states represents a processor time of 10 microseconds. Thus a two cycle instruction requires 20 microseconds worth of processor time. If a major state requires a memory reference, another 8 microseconds is added to the processor cycle time. Example: a two cycle instruction requiring one memory reference consists of 20 microseconds worth of processor time plus 8 microseconds worth of memory cycle time for a total execution time of 28 microseconds. Indirect addressing increases the execution time for the memory reference instruction by 18 microseconds; i.e., 10 microseconds worth of processor time and 8 microseconds worth of memory time. Indirect addressing referencing one of the eight auto-index locations adds an additional 18 microseconds to an indirect memory reference instruction. Augmented instruction, input/output transfer and operate, are performed in two or three machine cycles each requiring one memory reference cycle. Therefore they require either 28 microseconds or 38 microseconds total time.

#### MEMORY REFERENCE INSTRUCTIONS

Since the PDP-8/S system contains a 4096-word core memory, 12 bits are required to address all locations. To simplify addressing, the core memory is divided into blocks, or pages, of 128 words (200<sub>8</sub> addresses). Pages are numbered 0<sub>8</sub> through 37<sub>8</sub> and each field of 4096-words of core memory uses 32 pages. The seven address bits (bits 5 through 11) of a memory reference instruction can address any location in the page on which the current instruction is located by placing a 1 in bit 4 of the instruction. By placing a 0 in bit 4 of the instruction, any location in page 0 can be addressed directly from any page of core memory. All other core memory locations can be addressed indirectly by placing a 1 in bit 3 and placing a 7-bit effective address in bits 5 through 11 of the instruction to specify the location in the current page or page 0 which contains the full 12-bit absolute address of the operand.




Figure 2. Memory Reference Instruction Bit Assignments

Word format of memory reference instructions is shown in Figure 2 and the instructions performed as follows:

### Logical AND (AND Y)

Octal Code: 0

Indicators: AND, FETCH, EXECUTE, END

Execution Time: 36 microseconds with direct addressing, 54 microseconds with indirect addressing, 72 microseconds with auto-indexing

Parity Test: instruction, operand

Operation: The AND operation is performed between the content of memory location Y and the contents of the AC. The result is left in the AC, the original content of the AC is lost, and the content of Y is restored. Corresponding bits of the AC and Y are operated upon independently. This instruction, often called extract or mask, can be considered as a bit-by-bit multiplication. Example:

Original AC <sub>j</sub>	Y <sub>j</sub>	Final AC <sub>j</sub>
0	0	0
0	1	0
1	0	0
1	1	1

Symbol:  $AC_j \wedge Y_i = AC_j$

### Two's Complement Add (TAD Y)

Octal Code: 1

Indicators: TAD, FETCH, EXECUTE, END

Execution Time: 36 microseconds with direct addressing, 54 microseconds with indirect addressing, 72 microseconds with auto-indexing

Parity Test: instruction, operand

Operation: The contents of memory location Y is added to the content of the AC in two's complement arithmetic. The result of this addition is held in the AC, the original content of the AC is lost, and the content of Y is restored. If there is a carry from ACO, the link is complemented. This feature is useful in multiple precision arithmetic.

Symbol:  $ACO-11 + YO-11 = - > ACO-11$

### Increment and Skip If Zero (ISZ Y)

Octal Code: 2

Indicators: ISZ, FETCH, EXECUTE, END

Execution Time: 54 microseconds with direct addressing, 72 microseconds with indirect addressing, 90 microseconds with auto-indexing

Parity Test: instruction, operand

Operation: The content of memory location Y is incremented by one in two's complement arithmetic. If the resultant content of Y equals zero, the content of the PC is incremented by one and the next instruction is skipped. If the resultant content of Y does not equal zero, the program proceeds to the next instruction. The incremented content of Y is restored to memory. The content of the AC is not affected by this instruction.

Symbol:  $Y + 1 = > Y$ . If resultant  $YO-11 = 0$ , then  $PC + 1 = > PC$

### Deposit and Clear AC (DCA Y)

Octal Code: 3

Indicators: DCA, FETCH, EXECUTE, END

Execution Time: 46 microseconds with direct addressing, 64 microseconds with indirect addressing, 82 microseconds with auto-indexing

Parity Test: instruction

Operation: The content of the AC is deposited in core memory at address Y and the AC is cleared. The previous content of memory location Y is lost.

Symbol:  $AC = > Y$ , then  $0 = > AC$

### **Jump to Subroutine (JMS Y)**

Octal Code: 4

Indicators: JMS, FETCH, EXECUTE, END

Execution Time: 46 microseconds with direct addressing, 64 microseconds with indirect addressing, 82 microseconds with auto-indexing

Parity Test: instruction

Operation: The content of the PC is deposited in core memory location Y and the next instruction is taken from core memory location Y + 1. The content of the AC is not affected by this instruction.

Symbol:

$PC + 1 = > Y$

$Y + 1 = > PC$

### **Jump to Y (JMP Y)**

Octal Code: 5

Indicators: JMP, FETCH, EXECUTE, END

Execution Time: 28 microseconds with direct addressing, 46 microseconds with indirect addressing, 64 microseconds with auto-indexing

Parity Test: instruction

Operation: Address Y is set into the PC so that the next instruction is taken from core memory address Y. The original counter of the PC is lost. The content of the AC is not affected by this instruction.

Symbol:  $Y = > PC$

## **AUGMENTED INSTRUCTIONS**

There are two augmented instructions which do not reference memory. They are the input/output transfer (IOT) which has an operation code of 6 and the operate (OPR) which has an operation code of 7. Bits 3-11 within these instructions function as an extension of the operation code and can be microprogrammed to perform several operations within one instruction. The IOT instruction is a 3 processor cycle instruction requiring a fetch, an execute, and an end cycle. Only one memory reference is required for the IOT instruction, the total time of the instruction therefore is 38 microseconds.

During the execute state, a series of three microprogrammed pulses may be generated starting with bit time 0 of word time X and separated from each other by one microsecond intervals. These pulses are used to indicate external functions and are designated as input/output pulses (IOP 1, 2, 4). There are two classes of operate instructions: Group 2 operate instructions are used for testing the accumulator and require 3 processor cycles and 1 memory reference cycle. These instructions therefore require 38 microseconds. Group 1 operate instructions are used for rotating the accumulator and incrementing the accumulator. These instructions require 2 processor cycles and 1 memory reference cycle and therefore execution time is 28 microseconds.

### **Input/Output Transfer Instruction**

Microinstructions of the input-output transfer (IOT) instruction initiate operation of peripheral equipment and effect information transfers between the processor and an I/O device. Specifically, when an operation code of 6 is detected, the IOP generator is enabled to produce IOP 1, IOP 2, and IOP 4 pulses as a function of the content of instruction bits 9 through 11. These pulses occur at 1 microsecond intervals designated as event times 3, 2, and 1 as follows:

Instruction Bit	IOP Pulse	IOT Pulse	Event Time
11	IOP 1	IOT 1	1
10	IOP 2	IOT 2	2
9	IOP 4	IOT 4	3

The IOP pulses are gated in the device selector of the program-selected equipment to produce IOT pulses that enact a data transfer or initiate a control operation. Selection of an equipment is accomplished by bits 3 through 8 of the IOT instruction. These bits form a 6-bit code that enables the device selector in a given device.

The format of the IOT instruction is shown in Figure 3. Operations performed by IOT microinstructions are explained in Section B of this handbook.




Figure 3. IOT Instruction Bit Assignments

### Operate Instruction

The operate instruction consists of two groups of microinstructions. Group 1 (OPR 1) is principally for clear, complement, rotate, and increment operations and is designated by the presence of a 0 in bit 3. Group 2 (OPR 2) is used principally in checking the content of the accumulator and link and continuing to, or skipping, the next instruction based on the check. A 1 in bit 3 designates an OPR 2 microinstruction.

Group 1 operate microinstruction format is shown in Figure 4 and the microinstructions are explained in the succeeding paragraphs. Any logical combination of bits within this group can be combined into one microinstruction. For example, it is possible to assign ones to bits 5, 6, and 11; but it is not logical to assign ones to bits 8 and 9 simultaneously since they specify conflicting operations. The only restriction on combining OPR 1 operations within one instruction, other than logical conflicts, is that a rotate operation (bits 8, 9, or 10) may not be combined with the increment AC operation (bit 11) since they are executed during the same bit times.




Figure 4. Group 1 Operate Instruction Bit Assignments

### **No Operation (NOP)**

Octal Code: 7000

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: This command causes a 1 instruction delay in the program (28 microseconds) and then the next sequential instruction is initiated. This command is used to add execution time to a program, such as to synchronize subroutine or loop timing with peripheral equipment timing.

Symbol: None

### **Increment Accumulator (IAC)**

Octal Code: 7001

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the AC is incremented by one in two's complement arithmetic.

Symbol:  $AC + 1 = > AC$

### **Rotate Accumulator Left (RAL)**

Octal Code: 7004

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the AC is rotated one binary position to the left with the content of the link. The content of bits AC1-11 are shifted to the next greater significant bit, the content of AC0 is shifted into the L, and the content of the L is shifted in AC11.

Symbol:

$$AC_j = > AC_j - 1$$

$$AC_0 = > L$$

$$L = AC_{10}$$

### **Rotate Two Left (RTL)**

Octal Code: 7006

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the AC is rotated two binary positions to the left with the content of the link. This instruction is logically equal to two successive RAL operations.

Symbol:

$$AC_j = > AC_j - 2$$

$$AC_1 = > L$$

$$AC_0 = > AC_{11}$$

$$L = > AC_{10}$$

### **Rotate Accumulator Right (RAR)**

Octal Code: 7010

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the AC is rotated one binary position to the right with the content of the link. The content of bits AC0-10 are shifted to the next

less significant bit, the content of AC11 is shifted into the L, and the content of the L is shifted into AC0.

Symbol:

$$\begin{aligned} AC_j &= \succ AC_j + 1 \\ AC_{11} &= \succ L \quad L = \succ AC_0 \end{aligned}$$

### **Rotate Two Right (RTR)**

Octal Code: 7012

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the AC is rotated two binary positions to the right with the content of the link. This instruction is logically equal to two successive RAR operations.

Symbol:

$$\begin{aligned} AC_j &= \succ AC_j + 2 \\ AC_{10} &= L \\ AC_{11} &= AC_0 \\ L &= \succ AC_1 \end{aligned}$$

### **Complement Link (CML)**

Octal Code: 7020

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the L is complemented.

Symbol:  $\bar{L} = \succ L$

### **Complement Accumulator (CMA)**

Octal Code: 7040

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the AC is set to the one's complement of the current contents of the AC. The content of each bit of the AC is complemented individually.

Symbol:  $\overline{AC_j} = \succ AC_j$

### **Complement and Increment Accumulator (CIA)**

Octal Code: 7041

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction

Operation: The content of the AC is converted from a binary value to its equivalent two's complement number. This conversion is accomplished by combining the CMA and IAC commands, thus, the one's complement of the content of the AC is incremented by one during bit time 0-11.

Symbol:

$$\begin{aligned} AC_j &= \succ AC_j, \\ \text{then } AC + 1 &= \succ AC \end{aligned}$$

### **Clear Link (CLL)**

Octal Code: 7100

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 28 microseconds

Parity Test: instruction  
 Operation: The content of the L is cleared to contain a 0.  
 Symbol: 0 = > L

**Set Link (STL)**

Octal Code: 7120  
 Indicators: OPR, FETCH, EXECUTE, END  
 Execution Time: 28 microseconds  
 Parity Test: instruction  
 Operation: The L is set to contain a binary 1. This instruction is logically equal to combining the CLL and CML commands.  
 Symbol: 1 = > L

**Clear Accumulator (CLA)**

Octal Code: 7200  
 Indicators: OPR, FETCH, EXECUTE, END  
 Execution Time: 28 microseconds  
 Parity Test: instruction  
 Operation: The content of each bit of the AC is cleared to contain a binary 0.  
 Symbol: 0 = > AC

**Set Accumulator (STA)**

Octal Code: 7240  
 Indicators: OPR, FETCH, EXECUTE, END  
 Execution Time: 28 microseconds  
 Parity Test: instruction  
 Operation: Each bit of the AC is set to contain a binary 1. This operation is logically equal to combining the CLA and CMA commands.  
 Symbol: 1 = > ACj

Group 2 operate microinstruction format is shown in Figure 5 and the primary microinstructions are explained in the following paragraphs. Any logical combination of bits within this group can be composed into one microinstruction. (The instructions constructed by most logical command combinations are listed in Appendix 2.)

If skips are combined in a single instruction the inclusive OR of the conditions determines the skip when bit 8 is a 0; and the AND of the inverse of the conditions determines the skip when bit 8 is a 1. For example, if ones are designated in bits 6 and 7 (SZA and SNL), the next instruction is skipped if either the content of the AC = 0, or the content of L = 1. If ones are contained in bits 5, 7, and 8, the next instruction is skipped if the AC contains a positive number and the L contains a 0.




Figure 5. Group 2 Operate Instruction Bit Assignments

**Halt (HLT)**

Octal Code: 7402

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: Clears the RUN flip-flop at the end of word time E, just after memory request for the next instruction is executed so that the program stops at the conclusion of the current instructions. This command can be combined with others in the OPR 2 group. In such combinations the operations are executed prior to the program stop.

Symbol:  $0 = > \text{RUN}$

**Or with Switch Register (OSR)**

Octal Code: 7404

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The inclusive OR operation is performed between the content of the AC and the content of the SR. The result is left in the AC, the original content of the AC is lost, and the content of the SR is unaffected by this command. When combined with the CLA command, the OSR performs a transfer of the content of the SR in the AC.

Symbol:  $\text{AC}_j \vee \text{SR}_j = > \text{AC}_j$

**Skip, Unconditional (SKP)**

Octal Code: 7410

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol:  $\text{PC} + 1 = > \text{PC}$

**Skip on Non-Zero Link (SNL)**

Octal Code: 7420

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the L is sampled, and if it contains a 1 the content of the PC is incremented by one so that the next sequential instruction is skipped. If the L contains a 0, no operation occurs and the next sequential instruction is initiated.

Symbol: If  $L = 1$ , then  $\text{PC} + 1 = > \text{PC}$

**Skip on Zero Link (SZL)**

Octal Code: 7430

Event Time: 1

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the L is sampled, and if it contains a 0 the content of the PC is incremented by one so that the next sequential instruction is skipped. If the L contains a 1, no operation occurs and the next sequential instruction is initiated.



### **Skip on Zero Accumulator (SZA)**

Symbol: If  $L = 0$ , then  $PC + 1 = PC$

Octal Code: 7440

Indicators: OPR, FETCH, EXECUTE, END

Execution TIME: 38 microseconds

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of each bit of the AC is sampled, and if each bit contains a 0 the content of the PC is incremented by one so that the next sequential instruction is skipped. If any bit of the AC contains a 1, no operation occurs and the next sequential instruction is initiated.

Symbol: If  $ACO - 11 = 0$ , then  $PC + 1 = > PC$

### **Skip on Non-Zero Accumulator (SNA)**

Octal Code: 7450

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of each bit of the AC is sampled, and if any bit contains a 1 the content of the PC is incremented by one so that the next sequential instruction is skipped. If all bits of the AC contain a 0, no operation occurs and the next sequential instruction is initiated.

Symbol: If  $ACO-11 \neq 0$ , then  $PC + 1 = > PC$

38 microseconds

### **Skip on Minus Accumulator (SMA)**

Octal Code: 7500

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the most significant bit of the AC is sampled, and if it contains a 1, indicating the AC contains a negative two's complement number, the content of the PC is incremented by one so that the next sequential instruction is skipped. If the AC contains a positive number no operation occurs and program control advances to the next sequential instruction.

Symbol: If  $ACO = 1$ , then  $PC + 1 = > PC$

### **Skip on Positive Accumulator (SPA)**

Octal Code: 7510

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the most significant bit of the AC is sampled, and if it contains a 0, indicating a positive (or zero) two's complement number, the content of the PC is incremented by one so that the next sequential instruction is skipped. If the AC contains a negative number, no operation occurs and program control advances to the next sequential instruction.

Symbol: If  $ACO = 0$ , then  $PC + 1 = > PC$

### **Clear Accumulator (CLA)**

Octal Code: 7600

Indicators: OPR, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: Each bit of the AC is cleared to contain a binary 0.

Symbol:  $0 = > AC$

## PROGRAM INTERRUPT

The program interrupt feature allows certain external conditions to interrupt the computer program. It is used to speed the information processing of input-output devices or to allow certain alarms to halt the program in progress and initiate another routine. When a program interrupt request is made the computer completes execution of the instruction in progress before acknowledging the request and entering the interrupt mode. A program interrupt is similar to a JMS to location 0; that is, the content of the program counter is stored in location 0, and the program resumes operation in location 1. The interrupt program commencing in location 1 is responsible for identifying the signal causing the interruption, for removing the interrupt condition, and for returning to the original program. Exit from the interrupt program, back to the original program, can be accomplished by a JMP IZO instruction.

### Instructions

The two instructions associated with the program interrupt synchronization element are IOT microinstructions that do not use the IOP generator. These instructions are:

#### Interrupt Turn On (ION)

Octal Code: 6001

Event Time: Not applicable

Indicators: IOT, FETCH, ION

Execution Time: 38 microseconds

Operation: This command enables the computer to respond to a program interrupt request. If the interrupt is disabled when this instruction is given, the computer executes the next instruction, then enables the interrupt. The additional instruction allows exit from the interrupt subroutine before allowing another interrupt to occur. This instruction has no effect upon the condition of the interrupt circuits if it is given when the interrupt is enabled.

Symbol: 1 = > INT. ENABLE

#### Interrupt Turn Off (IOF)

Octal Code: 6002

Event Time: Not applicable

Indicators: IOT, FETCH

Execution Time: 38 microseconds

Operation: This command disables the program interrupt synchronization element to prevent interruption of the current program.

Symbol: 0 = > INT. ENABLE, INT. DELAY

### Programming

When an interrupt request is acknowledged, the interrupt is automatically disabled by the program interrupt synchronization circuits (not by instructions). The next instruction is taken from core memory location 1. Usually the instruction stored in location 1 is a JMP, which transfers program control to a subroutine which services the interrupt. At some time during this subroutine an ION instruction must be given. The ION can be given at the end of the subroutine to allow other interrupts to be serviced after program control is transferred back to the original program. In this application, the ION instruction immediately precedes the last instruction in the routine. A delay of one instruction (regardless of the execution time of the following instruction) is inherent in the ION instruction to allow transfer of program control back to

the original program before enabling the interrupt. Usually exit from the subroutine is accomplished by a JMP IZO instruction.

The ION command can be given during the subroutine as soon as it has determined the I/O device causing the interrupt. This latter method allows the subroutine which is handling a low priority interrupt to be interrupted, possibly by a high priority device. Programming of an interrupt subroutine which checks for priority and allows itself to be interrupted, must make provisions to relocate the content of the program counter stored in location 0; so that if interrupted, the content of the PC during the subroutine is stored in location 0, and the content of the PC during the original program is not lost.

## **MEMORY PARITY**

Checking of each word written in and read from memory is provided by the parity checking hardware. Thus each word stored in memory is a 13 bit word consisting of 12 data bits and one parity bit. The parity bit is made either a 0 or a 1 so that an even number of binary ones is always present in every word in memory. Every word which enters the memory buffer from the processor has a new parity bit generated, for writing in the memory. Every word entering the memory buffer from the memory carries with it a parity bit. Every word shifted from the memory buffer into the processor has its parity tested and checked against the parity bit which was placed in the processor by the memory. The memory parity error flag is connected to the interrupt bus and will generate an interrupt if the interrupt is enabled and a parity error occurs.

### **Instructions**

#### **Skip on No Memory Parity Error (SMP)**

Octal Code: 6101

Event Time: 3

Indicator: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instructions

Operation: The memory parity error flag is sensed and if it contains a 0 (signifying no error has been detected) the PC is incremented so that the next successive instruction is skipped.

Symbol: If Memory Parity Error Flag = 0, then  $PC + 1 = > PC$

#### **Clear Memory Parity Error Flag (CMP)**

Octal Code: 6104

Event Time: 2

Indicator: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instructions

Operation: The memory parity error flag is cleared.

Symbol:  $0 = > \text{Memory Parity Error Flag}$

### **Programming**

Both instructions for this option are used in the program interrupt subroutine and in diagnostic maintenance programs. The SMP command is used as a programmed check for memory parity error. In the program interrupt subroutine this command can be followed by a jump to a portion of the routine that services memory parity as described previously. The CMP command is used to initialize memory parity in preparation for normal programmed operation of the computer.

## CHAPTER 4

### OPTIONAL MEMORY AND PROCESSOR EQUIPMENT

#### DATA BREAK (TYPE DB85)

This option adds one and two cycle data break capability to the PDP-8/S. The option occupies two 1943-type mounting panels of a set of four which also houses the MC 8S and MM 8S options. Parts of the memory extension control are required for data break.

Addition of data break to a PDP-8/S requires removal of the 4K stack and its drive electronics from the PDP-8/S. The removed 4K stack is installed in the DB8S mounting panel, and becomes a totally independent entity with two devices, namely the PDP-8/S processor and data break, vying for memory time.

The memory cycle time is 8  $\mu$ sec, and it will grant data break requests over processor requests in case of ties. The data break interface contains its own MB and MA registers, as does the processor. No use of processor registers is made by data break, thus many instructions will continue to operate simultaneously with data break cycles (if such processor cycles do not require memory cycles).

The longest possible wait for a data break request to be acted upon by the memory would be 8  $\mu$ sec. It is entirely possible that data breaks need not increase the processor's running time at all since the processor can only access memory once every 10  $\mu$ sec. The processor can come to a standstill if data breaks are permitted to occur at a 125 kh rate. The maximum single cycle data break rate is 125 kh.

Three-cycle breaks will require three consecutive memory cycles, or a total of 24  $\mu$ sec per break. The maximum three-cycle data break rate is 42 kh. All functional descriptions of both single and three-cycle data break for the PDP-8 apply to the 8/S data break. The time pulses  $T_1$  and  $T_2$  are available and occur in approximately the same proportional positions with respect to the memory cycle as they occur in the PDP-8. The main data break lines are the same as the PDP-8, but there is an additional pair of connectors required in data break devices. These connectors will have to receive BMB bits 3-8 (0) and (1) from the processor for IOT activation and sensing of data break devices, since the processor and data break MB's are different registers. There is a display panel with the DB8S that shows the contents of DBMB, DBMA, data break request and processor request.

#### MEMORY EXTENSION CONTROL (TYPE MC8S)

The MC8S occupies two 1943 mounting panels of a set of four which also house the DB8S option. The MC8S provides suitable control logic for expanding the total memory capacity of an PDP-8/S to 32,000 words. The MC8S panel, in addition to holding the basic 4K stack removed from the processor, will also accept another 4K stack (MM8S). Thus, an 8K PDP-8/S may be obtained by the addition of one MM8S memory module to the MC8S panel.

The operation of the MC8S is identical to the memory extension control (Type 183) in the PDP-8. The same IOT instructions are used for manipulating data and instruction fields. For detailed explanations of the following instructions, see PDP-8 option Type 183.

TABLE 1. MC8S IOT INSTRUCTION REFERENCE

Instruction	OP Code	Description	Time	Indicators
CDF	62 n 1	change to data field n	38 $\mu$ S	IOT, F, X, E
CIF	62 n 2	change to instr field n	38 $\mu$ S	IOT, F, X, E
RDF	62 1 4	read data field = > AC6-8	38 $\mu$ S	IOT, F, X, E
RIF	62 2 4	read instr field = > AC6-8	38 $\mu$ S	IOT, F, X, E
RMF	62 4 4	restore memory field	38 $\mu$ S	IOT, F, X, E
RIB	62 3 4	read interrupt buffer	38 $\mu$ S	IOT, F, X, E

### 4K — MEMORY MODULE (TYPE MM8S)

This option includes a set of modules, including stack and necessary drive electronics to implement an additional 4K bank of PDP-8/S memory. The MM8S must plug into an MC8S or an ME8S mounting panel.

#### MODULE COMPLEMENT

1	H201	4K x 13 bit memory module
6	W108	driver modules
1	A702	—10 volt reference
7	W532	AC sense amplifiers
7	W533	slice amplifiers

### MEMORY EXTENSION (TYPE ME8S)

This option includes two 1943 mounting panels, which accommodate up to two MM8S memory modules. For each pair of 4K memory stacks added beyond 8K, an ME8S mounting panel must be added.

Example: A 12K word 8/S consists of:

1	PDP-8/S	(4K)
1	MC8S	memory extension control
1	ME8S	memory extension
2	MM8S	two 4K memory modules

For typical mounting configuration, see the PDP-8/S installation discussion.

## CHAPTER 5

### INPUT/OUTPUT EQUIPMENT

Most of the input/output equipment for the PDP-8/S is identical to the corresponding I/O equipment for the PDP-8, except for IOT instruction execution times and indicators. All available PDP-8/S I/O options are listed in this section. For descriptions, the reader is referred to Chapter 6 of the PDP-8 Users Handbook. However, equipment differences and instructions are specified in this chapter where applicable.

#### TELETYPE\* AND CONTROL

**Teletype Model 33 ASR** — See description in the PDP-8 Users Handbook.

**Teletype Control** — See description in the PDP-8 Users Handbook.

**Keyboard/Reader** — See description in the PDP-8 Users Handbook.

The instruction list for the Keyboard/Reader is:

##### **Skip on Keyboard Flag (KSF)**

Octal Code: 6031

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The keyboard flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Keyboard Flag = 1, then  $PC + 1 = > PC$

##### **Clear Keyboard Flag (KCC)**

Octal Code: 6032

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: Both the AC and the keyboard flag are cleared in preparation for transferring a Teletype character into the AC.

Symbol:

0 = > AC

0 = > Keyboard Flag

##### **Read Keyboard Buffer Static (KRS)**

Octal Code: 6034

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the TTI is transferred into bits 4 through 11 of the AC. This is a static command in that neither the AC nor the keyboard flag is cleared.

Symbol:  $TTI \vee AC\ 4-11 = > AC\ 4-11$

---

\*Teletype is a registered trademark of the Teletype Corporation.

### Read Keyboard Buffer Dynamic (KRB)

Octal Code: 6036

Event Time: 2,3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The AC and the keyboard flag are both cleared, then the content of the TTI is transferred into bits 4 through 11 of the AC.

Symbol: 0 = > AC, Keyboard Flag

TTI V AC 4-11 = > AC 4-11

A program sequence loop to read input information into the computer from the Teletype keyboard or tape reader can be written as follows:

```
LOOK,          KSF          /SKIP WHEN TTI IS FULL
                JMP LOOK
                KRB          /READ TTI INTO AC
```

### Teleprinter/Punch — See Description in the PDP-8 Users Handbook.

The instruction list for printing or punching is:

#### Skip on Teleprinter Flag (TSF)

Octal Code: 6041

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The teleprinter flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Teleprinter Flag = 1, then  $PC + 1 = > PC$

#### Clear Teleprinter Flag (TCF)

Octal Code: 6042

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The teleprinter flag is cleared to 0.

Symbol: 0 = > Teleprinter Flag

#### Load Teleprinter and Print (TPC)

Octal Code: 6044

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The TTI is loaded from the content of bits 4 through 11 of the AC; then the Teletype character just loaded is selected, and punched and/or printed.

Symbol: AC 4-11 = > TTI

#### Load Teleprinter Sequence (TLS)

Octal Code: 6046

Event Time: 2, 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The teleprinter flag is cleared; then a Teletype character code is transferred from the content of AC 4-11 into the TTO, the character is selected and punched and/or printed.

Symbol: 0 = > Teleprinter Flag

AC 4-11 = > TTO

A program sequence loop to print and/or punch a character when the TTO is free can be written as follows:

## HIGH-SPEED PERFORATED TAPE READER

### AND CONTROL (TYPE PC02)

See Description in the PDP-8 Users Handbook

#### Skip on Reader Flag (RSF)

Octal Code: 6011

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The reader flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Reader Flag = 1, then  $PC + 1 = > PC$

#### Read Reader Buffer (RRB)

Octal Code: 6012

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the reader buffer is transferred into bits 4 through 11 of the AC and the reader flag is cleared. This command does not clear the AC.

Symbol:  $RB \vee AC\ 4-11 = > AC\ 4-11$

0 = > Reader Flag

FREE,

TSF

/SKIP WHEN FREE

JMP FREE

TLS

/LOAD TTO, PRINT OR PUNCH

**Teletype System Type LT08** — Description in the PDP-8 Users Handbook.

#### Reader Fetch Character (RFC)

Octal Code: 6014

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The reader flag and the reader buffer are both cleared, one character is loaded into the reader buffer from tape, and the reader flag is set when this operation is completed.



Symbol: 0 = > Reader Flag, RB  
Tape Data = > RB  
1 = > Reader Flag when done

A program sequence loop to read a character from perforated tape can be written as follows:

```
LOOK,      RFC      /FETCH CHARACTER FROM TAPE
           RSF      /SKIP WHEN RB FULL
           JMP LOOK
           CLA
           RRB      /LOAD AC FROM RB
```

### **HIGH-SPEED TAPE PUNCH CONTROL (TYPE PC03)**

See Description in the PDP-8 Users Handbooks.

#### **Skip on Punch Flag (PSF)**

Octal Code: 6021

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The punch flag is sensed, and if it contains a binary 1 the content of the PC is incremented by one so that the next sequential instruction is skipped.

Symbol: If Punch Flag = 1, then  $PC + 1 = > PC$

#### **Clear Punch Flag (PCF)**

Octal Code: 6022

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: Both the punch flag and the punch buffer are cleared in preparation for receiving a new character from the computer.

Symbol: 0 = > Punch Flag, PB

#### **Load Punch Buffer and Punch Character (PPC)**

Octal Code: 6024

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: An 8-bit character is transferred from bits 4 through 11 of the AC into the punch buffer and then this character is punched. This command does not clear the punch flag or the punch buffer.

Symbol:  $AC\ 4-11\ V\ PB = > PB$

#### **Load Punch Buffer Sequence (PLS)**

Octal Code: 6026

Event Time: 2, 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The punch flag and punch buffer are both cleared; the contents of bits 4 through 11 of the AC is transferred into the punch buffer, the character in the PB is punched in tape, and the punch flag is set when the operation is completed.

Symbol: 0 = > Punch Flag, PB  
AC4-11 = > PB  
1 = > Punch Flag when done

A program sequence loop to punch a character when the punch buffer is "free" can be written as follows:

```
FREE,          PSF          /SKIP WHEN FREE
              JMP FREE
              PLS          /LOAD PB FROM AC AND PUNCH
                          /CHARACTER
```

## **ANALOG-TO-DIGITAL CONVERTER (TYPE AD8S)**

This converter operates in the conventional successive approximation manner. To start conversion, the appropriate IOT command is given. The converter assumes the value of the analog signal is at mid-scale by setting a one in the appropriate register. The equivalent analog signal is then generated by the Digital to Analog converter, and the comparator compares the two analog values. If the analog input is greater than the value in the guess register, the output of the comparator goes to  $-3v$  and the appropriate bit remains in the one state. This process is continued ten times with each bit being weighed exactly  $\frac{1}{2}$  of the preceding bit. After conversion is completed, the buffer register in the A to D contains the digital representation in binary, of the analog input voltage. Upon completion of conversion, the End of Conversion flag is set. Sampling of the flag is accomplished by initiation of a second IOT command. Once the computer determines that the conversion is complete, the accumulator should be cleared and the digital value read into the computer by another IOT command. The digital value is shifted into bits 0-9 of the accumulator. Prior to operation on this information, the accumulator should be rotated two places right.

### **AD8S Converter Specifications**

Monotonicity: Guaranteed for all settings

Aperture Time: Same as conversion time

Converter Recovery Time: None

Analog Input: 0 to  $-10.23$  VOLTS (FULL SCALE) is standard. Bipolar or specific amplitude range input can be accommodated on special request. If a different voltage range is desired, it is recommended that an amplifier be used at the source, since this will also provide a low driving impedance and reduce the possibilities of noise pickup between the source and the converter.

Input Loading:  $\pm 1$  microampere and 125 picofarads for the standard 0 to  $-10.23$  volt (full scale) input.

Digital Output: A 10-bit binary number in absolute value form.

Resolution: 1 part in 1024 (10 mv)

Accuracy:  $0.1\% \pm \frac{1}{2}$  LSB

Conversion Rate: 6 kh for low impedance sources

Interfacing: The required modules and back panel printed circuit boards for direct interfacing to the PDP8/S are included as part of the AD8S option. Interfacing is accomplished through the use of two R123 diode gate modules and one W103 device selector module. (See the Digital Logic Handbook for a more detailed description of these modules.) There are twelve cable slots available, six of which are used to bring in the I/O bus, while the remaining six may be used to continue the I/O bus to other peripheral equipment.

## **ANALOG-TO-DIGITAL CONVERTER (TYPE 138E)**

### **AND MULTIPLEXER CONTROL (TYPE 139E)**

See description in the PDP-8 Users Handbook.

The following IOT commands have been assigned to the Type 138E/139E converter system:

#### **Skip on A-D Flag (ADSF)**

Octal Code: 6531

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The A-D converter flag is sensed, and if it contains a binary 1 (indicating that the conversion is complete) the content of the PC is incremented by one so that the next instruction is skipped.

Symbol: If A-D Flag = 1, then  $PC + 1 = > PC$

#### **Convert Analog Voltage to Digital Value (ADCV)**

Octal Code: 6532

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The A-D converter flag is cleared, the analog input voltage is converted to a digital value, and then the A-D converter flag is set to 1. The number of binary bits in the digital-value word and the accuracy of the word is determined by the preset switch position.

Symbol: 0 = > A-D Flag at start of conversion, then

1 = > A-D Flag when conversion is done.

#### **Read A-D Converter Buffer (ADRB)**

Octal Code: 6534

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The converted number contained in the converter buffer (ADCB) is transferred into the AC as a normalized word (shifted into the most significant bits), unused bits of the AC are cleared, and the A-D converter flag is cleared.

Symbol: ADCB = > AC

0 = > A-D Converter Flag

### Clear Multiplexer Channel (ADCC)

Octal Code: 6541

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The channel address register (CAR) of the multiplexer is cleared in preparation for setting of a new channel.

Symbol:  $0 = > \text{CAR}$

### Set Multiplexer Channel (ADSC)

Octal Code: 6542

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The channel address register of the multiplexer is set to the channel specified by bits 6 through 11 of the AC. A maximum of 64 single-ended or 32 differential input channels can be used.

Symbol:  $\text{AC } 6-11 = > \text{CAR}$

### Increment Multiplexer Channel (ADIC)

Octal Code: 6544

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the channel address register of the multiplexer is incremented by one. If the maximum address is contained in the register when this command is given, the minimum address (00) is selected.

Symbol:  $\text{CAR} + 1 = > \text{CAR}$

A program to cycle through all channels of the converter a given number of times, storing the conversion values at successive core memory locations can be written as follows:

```
LOOP,      ADCI      /INCREMENT CAR
           ADCV      /INITIATE CONVERSION
           ADSF      /NEEDED FOR CONVERSION
           JMP -1    /TIMES GREATER THAN
                    /28.5  $\mu$ S
           ADRB      /READ A-D CONVERTER BUFFER
           DCA I Z 10 /STORE RESULT IN ADDRESS SPECIFIED
                    /BY AUTO-INDEX REGISTER 10
           ISZ CNTR  /INCREMENT CYCLE COUNTER
           JMP LOOP  /REPEAT CYCLE
                    /END OF LOOP
```

Execution of this program loop takes 278 microseconds.

## DIGITAL-TO-ANALOG CONVERTER (TYPE AA01A)

See Description in the PDP-8 Users Handbook.

### **Load Digital-to-Analog Converter 1 (DAL1)**

Octal Code: 6551

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the accumulator is loaded into the digital buffer register of channel 1.

Symbol:  $AC = > DAC1$

## **INCREMENTAL PLOTTER AND CONTROL (TYPE 350B)**

See Description in the PDP-8 Users Handbook.

Instructions for the recorder and control are:

### **Skip on Plotter Flag (PLSF)**

Octal Code: 6501

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instructions

Operation: The plotter flag is sensed, and if it contains a 1 the content of the PC is incremented by one so the next sequential instruction is skipped.

Symbol: If plotter Flag = 1, then  $PC + 1 = > PC$

### **Clear Plotter Flag (PLCF)**

Octal Code: 6502

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter flag is cleared in preparation for issuing a plotter operation command.

Symbol:  $0 = > \text{Plotter Flag}$

### **Pen Up (PLPU)**

Octal Code: 6504

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter pen is raised from the surface of the paper.

Symbol: None

### **Pen Right (PLPR)**

Octal Code: 6511

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter pen is moved to the right in either the raised or lower position.

Symbol: None

**Drum Up (PLDU)**

Octal Code: 6512

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter paper drum is moved upward. This command can be combined with the PLPR and PLDD commands.

Symbol: None

**Drum Down (PLDD)**

Octal Code: 6514

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter paper drum is moved downward.

Symbol: None

**Pen Left (PLPL)**

Octal Code: 6521

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter pen is moved to the left in either the raised or lowered position.

Symbol: None

**Drum Up (PLUD)**

Octal Code: 6522

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter paper drum is moved upward. This command is similar to command 6512 except that it can be combined with the PLPL or PLPD commands.

Symbol: None

**Pen Down (PLPD)**

Octal Code: 6524

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The plotter pen is lowered to the surface of the paper.

Symbol: None

Program sequence must assume that the pen location is known at the start of a routine since there is no means of specifying an absolute pen location in an incremental plotter. Pen location can be preset by the manual controls on the recorder. During a subroutine, the PDP-8/S can track the location of the pen on the paper by counting the instructions that increment position of the pen and the drum.

## CARD READER AND CONTROL (TYPE CR01C)

See Description in the PDP-8 Users Handbook.

### Skip on Data Ready (RCSF)

Octal Code: 6631

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the data ready flag is sensed, and if it contains a 1 (indicating that information for one card column is ready to be read) the content of the PC is incremented by one so the next sequential instruction is skipped.

Symbol: If Data Ready Flag = 1, then  $PC + 1 = > PC$

### Read Alphanumeric (RCRA)

Octal Code: 6632

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The 6-bit Hollerith code for the 12 bits of a card column are transferred into bits 6 through 11 of the AC, and the data ready flag is cleared.

Symbol:  $AC6-11 \vee \text{Hollerith Code} = > AC6-11$

$0 = > \text{Data Ready Flag}$

### Read Binary (RCRB)

Octal Code: 6634

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instructions

Operation: The 12-bit binary code for a card column is transferred directly into the AC, and the data ready flag is cleared. Information from the card column is transferred into the AC so that card row 12 enters AC0, row 11 enters AC1, row 0 enters AC2, . . . and row 9 enters AC11.

Symbol:  $AC \vee \text{Binary Code} = > AC$

$0 = > \text{Data Ready Flag}$

### Skip on Card Done Flag (RCSP)

Octal Code: 6671

Event Time: 1

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the card done flag is sensed, and if it contains a 1 (indicating that the card has passed the read station) the content of the PC is incremented to skip the next sequential instruction.

Symbol: If Card Done Flag = 1, then  $PC + 1 = > PC$

### Select Card Reader and Skip If Ready (RCSE)

Octal Code: 6672

Event Time: 2

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The content of the reader-not-ready flag is sensed and if it contains a 1 (indicating that the card reader is ready for programmed operation) the PC is incremented to skip the next sequential instruction; a card is started towards the read station from the feed hopper; and the card done flag is cleared. If the reader-not-ready flag contains a 0 (indicating power is off or no card is in the read station) card selection (motion) does not occur and the skip does not occur.

Symbol: If Reader-Not-Ready Flag = 1, then  $PC + 1 = > PC$   
 $0 = > \text{Card Done Flag}$

#### **Clear Card Done Flag (RCRD)**

Octal Code: 6674

Event Time: 3

Indicators: IOT, FETCH, EXECUTE, END

Execution Time: 38 microseconds

Parity Test: instruction

Operation: The card done flag is cleared. This command allows a program to stop reading at any point in a card deck.

Symbol:  $0 = > \text{Card Done Flag}$





## CHAPTER 6

### STANDARD PDP-8/S OPERATION

#### CONTROLS AND INDICATORS

Manual control of the PDP-8/S is exercised by means of keys and switches on the operator console. Visual indications of the machine status and the content of major registers and control flip-flops is also given on this console. Indicator lamps light to denote the presence of a binary 1 in specific register bits and in control flip-flops. The function of these controls and indicators is listed in Table 2, and their location is shown in Figure 6. The functions of all controls and indicators of the Model 33 ASR Teletype unit are described in Table 4, as they apply to operation of the computer. The Teletype console is shown in Figure 7.




Figure 6. PDP-8/S Operator Console

TABLE 2. OPERATOR CONSOLE CONTROLS AND INDICATORS

Control or Indicator	Function
PANEL LOCK switch	With this key-operated switch turned clockwise, all keys and switches except the SWITCH REGISTER switches on the operator console are disabled. In this condition the program can not be disturbed by inadvertent key operation. The program can, however, monitor the content of the SR by execution of the OSR instruction. With this switch turned counterclockwise all operator console keys and switches function normally.

TABLE 2. OPERATOR CONSOLE CONTROLS AND INDICATORS (continued)

Control or Indicator	Function
POWER switch	In the counterclockwise position this key-operated switch removes primary power from the computer, and in the clockwise position it applies power.
START key	Starts the computer program by turning off the program interrupt circuits; clearing the AC, L, MB, and IR; setting the End state, transferring the content of the PC into the MA; and setting the RUN flip-flop requesting a memory cycle. Therefore, the word stored at the address currently held by the PC is taken as the first instruction.
LOAD ADDRESS key	Pressing this key sets the content of the SR into the AC, sets the RUN flip-flop for one cycle, transfers the content of AC into PC serially, sets the content of INST FIELD switches into the IF, and sets the content of the DATA FIELD switches into the DF.
DEPOSIT key	Lifting this key sends the contents of PC to MA serially, and sets the content of the SR into the AC from where it is shifted into the MB during a single machine cycle, and a memory write request is initiated causing the data in MB to be stored at the current content of the MA. The content of the PC is then incremented by one, to allow storing of information in sequential memory addresses by repeated operation of the DEPOSIT key.
EXAMINE key	Pressing this key sends the contents of PC to MA serially and sets the content of core memory, at the address specified by the content of the MA, into the MB. The content of the PC is then incremented by one to allow examination of the content of sequential core memory addresses by repeated operation of the EXAMINE key.
CONTINUE key	Pressing this key sets the RUN flip-flop to continue the program in the state and instruction designated by the lighted console indicators, at the address currently specified by the PC.
STOP key	Causes the RUN flip-flop to be cleared at the end of the FETCH cycle in progress at the time the key is pressed.

TABLE 2. OPERATOR CONSOLE CONTROLS AND INDICATORS (continued)

Control or Indicator	Function
SINGLE STEP switch	The switch is off in the down position. In the up position, the switch causes the RUN flip-flop to be cleared to disable the timing circuits at the end of one cycle of operation, i.e., the end of each major state. Thereafter, repeated operation of the CONTINUE key steps the program one major state at a time so that the content of registers can be observed in each state. (Note: The machine stops after memory cycles are completed.)
SINGLE INSTRUCTION switch	The switch is off in the up position. In the down position, the switch causes the RUN flip-flop to be cleared at the beginning of the next instruction execution. The computer will always appear to stay in the Fetch state with the MB containing the instruction to be executed. Repeated operation of the CONTINUE key steps the program one instruction at a time.
SWITCH REGISTER switches	Provide a means of manually setting a 12-bit word into the machine. Switches in the down position correspond to binary zeros, up to ones. The content of this register is loaded into the PC by the LOAD ADDRESS key or into the MB and core memory by the DEPOSIT key. The content of the switch register can be set into the AC under program control of the OSR instruction.
DATA FIELD indicators and switches*	The indicators denote the content of the data field register (DF) and the switches serve as an extension of the SR to load the DF by means of the LOAD ADDRESS key. The DF determines the core memory field of data storage and retrieval.
INST FIELD indicators and switches*	The indicators denote the content of the instruction field register (IF) and the switches serve as an extension of the SR to load the IF by means of the LOAD ADDRESS key. The IF determines the core memory field from which instructions are to be taken.
PROGRAM COUNTER indicators	Indicate the content of the PC. When the machine is stopped, the content of the PC indicates the core memory address of the first instruction to be executed when the START key is operated. The instruction to be executed after the CONTINUE key is operated is currently sitting in the MB and PC indicates the next instruction to be executed.

\*Activated only on systems containing the Memory Extension Control option.

TABLE 2. OPERATOR CONSOLE CONTROLS AND INDICATORS (continued)

Control or Indicator	Function
MEMORY ADDRESS indicators	Indicate the content of the MA. Usually the content of the MA denotes the core memory address of the word currently or previously read or written. After operation of either the DEPOSIT or EXAMINE key, the content of the MA indicates the core memory address at which information was just written or read.
MEMORY BUFFER indicators	Indicate the content of the MB. Usually the content of the MB designates the word just read or written at the core memory address held in the MA.
ACCUMULATOR indicators	Indicates the content of the AC.
LINK indicator	Indicates the content of the L.
Instruction indicators (AND, TAD, ISZ, DCA, JMS, JMP, IOT, OPR)	Indicate the decoded output of the IR as the instruction currently in progress.
FETCH, INDEX, DEFER, EXECUTE, END, and BREAK indicators	Indicate the primary control state of the machine and that the current processor cycle is a Fetch, Index, Defer, Execute, End or Break cycle, respectively.
ION indicator	Indicates the 1 status of the INT. ENABLE flip-flop. When lit, the program in progress can be interrupted by receipt of a Program Interrupt Request signal from an I/O device.
PAUSE indicator	Indicates the 1 status of the PAUSE flip-flop when lit. A memory request sets the PAUSE flip-flop to inhibit advance of the processor timing generator. The PAUSE flip-flop is automatically reset by the memory when a memory cycle has been completed and the data has either been removed from the memory buffer for storing in memory or loaded from memory into the memory buffer.
RUN indicator	Indicates the 1 status of the RUN flip-flop. When lit, the internal timing circuits are enabled and the machine performs instructions.




Figure 7. Teletype Model 33 ASR Console

TABLE 3. TELETYPE CONTROLS AND INDICATORS

Control or Indicator	Function
REL. pushbutton	Disengages the tape in the punch to allow tape removal or tape loading.
B. SP. pushbutton	Backspaces the tape in the punch by one space, allowing manual correction or rub out of the character just punched.
OFF and ON pushbuttons	Control use of the tape punch with operation of the Teletype keyboard/printer.
START/STOP/FREE switch	Controls use of the tape reader with operation of the Teletype. In the lower FREE position the reader is disengaged and can be loaded or unloaded. In the center STOP position the reader mechanism is engaged but de-energized. In the upper START position the reader is engaged and operated under program control.
Keyboard	Provides a means of printing on paper in use as a typewriter and punching tape when the punch ON pushbutton is pressed, and provides a means of supplying input data to the computer when the LINE/OFF/LOCAL switch is in the LINE position.

TABLE 3. TELETYPE CONTROLS AND INDICATORS (continued)

Control or Indicator	Function
LINE/OFF/LOCAL switch	Controls application of primary power in the Teletype and controls data connection to the processor. In the LINE position the Teletype is energized and connected as an I/O device of the computer. In the OFF position the Teletype is de-energized. In the LOCAL position the Teletype is energized for off-line operation, and signal connections to the processor are broken. Both line and local use of the Teletype require that the computer be energized through the POWER switch.

## OPERATING PROCEDURES

Many means are available for loading and unloading PDP-8/S information. The means used are, of course, dependent upon the form of the information, time limitations, and the peripheral equipment connected to the computer. The following procedures are basic to any use of the PDP-8/S, and although they may be used infrequently as the programming and use of the computer become more sophisticated, they are valuable in preparing the initial programs and learning the function of machine input and output transfers.

### Manual Data Storage and Modification

Programs and data can be stored or modified manually by means of the facilities on the operator console. Chief use of manual data storage is made to load the readin mode loader program into the computer core memory. The readin mode (RIM) loader is a program used to automatically load programs into PDP-8/S from perforated tape in RIM format. This program and the RIM tape format are described in Appendix 6 of this handbook and in Digital Program Library descriptions. The RIM program listed in the Appendix can be used as an exercise in manual data storage. To store data manually in the PDP-8/S core memory:

1. Turn the PANEL LOCK switch counterclockwise and turn the POWER switch clockwise.
2. Set the bit switches of the SWITCH REGISTER (SR) to correspond with the address bits of the first word to be stored. Press the LOAD ADDRESS key and observe that the address set by the SR is held in the PC, as designated by lighted PROGRAM COUNTER indicators corresponding to switches in the 1 (up) position and unlighted indicators corresponding to switches in the 0 (down) position.
3. Set the SR to correspond with the data or instruction word to be stored at the address just set into the PC. Lift the DEPOSIT key and observe that the MB, and hence the core memory, hold the word set by the SR.

Also, observe that the PC has been incremented by one so that additional data can be stored at sequential addresses by repeated SR setting and DEPOSIT key operation.

To check the content of an address in core memory, set the address into the PC as in step 2, then press the EXAMINE key. The content of the address is then designed by the MEMORY BUFFER and ACCUMULATOR indicators. The content of the PC is incremented by one with operation of the EXAMINE key, so the content of sequential addresses can be examined by repeated operation after the original (or starting) address is loaded. The content of any address can be modified by repeating both steps 2 and 3.

## **Loading Data Under Program Control**

Information can be stored or modified in the computer automatically only by enacting programs previously stored in core memory. For example, having the RIM loader stored in core memory allows RIM format tapes to be loaded as follows:

1. Turn the PANEL LOCK switch counterclockwise and turn the POWER switch clockwise.
2. Set the Teletype LINE/OFF/LOCAL switch to the LINE position.
3. Load the tape in the Teletype reader by setting the START/STOP/FREE switch to the FREE position, releasing the cover guard by means of the latch at the right, loading the tape so that the sprocket wheel teeth engage the feed holes in the tape, closing the cover guard, and setting the switch to the STOP position. Tape is loaded in the back of the reader so that it moves toward the front as it is read. Proper positioning of the tape in the reader finds three bit positions being sensed to the left of the sprocket wheel and five bit positions being sensed to the right of the sprocket wheel.
4. Load the starting address of the RIM loader program (not the address of the program to be loaded) into the PC by means of the SR and the LOAD ADDRESS key.
5. Press the computer START key and set the 3-position Teletype reader switch to the START position. The tape will be read automatically.

Automatic storing of the binary loader (BIN) program is performed by means of the RIM loader program as previously described. With the BIN loader stored in core memory, program tapes assembled in the program assembly language (PAL III) binary format can be stored as described in the previous procedure except that the starting address of the BIN loader (usually 7777) is used in step 4. When storing a program in this manner, the computer stops and the AC should contain all zeros if the program is stored properly. If the computer stops with a number other than zero in the AC, a checksum error has been detected. When the program has been stored, it can be initiated by loading the program starting address (usually designated on the leader of the tape) into the PC by means of the SR and LOAD ADDRESS key, then pressing the START key.

## **Off-Line Teletype Operation**

The Teletype can be used separately from the PDP-8/S for typing, punching tape, or duplicating tapes. To use the Teletype in this manner:

1. Assure that the computer PANEL LOCK switch is turned counterclockwise and turn the POWER switch clockwise.

2. Set the Teletype LINE/OFF/LOCAL switch to the LOCAL position.
3. If the punch is to be used, load it by raising the cover, manually feeding the tape from the top of the roll into the guide at the back of the punch, advancing the tape through the punch by manually turning the friction wheel, and then closing the cover. Energize the punch by passing the ON pushbutton, and produce about two feet of leader. The leader-trailer can be code 200 or 377. To produce the code 200 leader, simultaneously press and hold the CTRL and SHIFT keys with the left hand; press and hold the REPT key; press and release the @ key. When the required amount of leader has been punched release all keys. To produce the 377 code, simultaneously press and hold both the REPT and RUB OUT keys until a sufficient amount of leader has been punched.

If an incorrect key is struck while punching a tape, the tape can be corrected as follows: if the error is noticed after typing and punching N characters, press the punch B. SP. (backspace) pushbutton N + 1 times and strike the keyboard RUB OUT key N+ 1 times. Then continue typing and punching with the character which was in error.

To duplicate and obtain a listing of an existing tape: Perform the procedure under the current heading. Then load the tape to be duplicated as described in step 2 of the procedure under Loading Data Under Program Control. Initiate tape duplication by setting the reader START/STOP/FREE switch in the START position. The punch and teleprinter stop when the tape being duplicated is completely read.

Corrections to insert or delete information on a perforated tape can be made by duplicating the correct portion of the tape, and manually punching additional information or inhibiting punching of information to be deleted. This is accomplished by duplicating the tape and carefully observing the information being typed as the tape is read. In this manner the reader START/STOP/FREE switch can be set to the STOP position just before the point of the correction is typed. Information to be inserted can then be punched manually by means of the keyboard. Information to be inserted can then be punched manually by means of the keyboard. Information can be deleted by pressing the punch OFF pushbutton and operating the reader until the portion of the tape to be deleted has been typed. It may be necessary to backspace and rub out one or two characters on the new tape if the reader is not stopped precisely on time. The number of characters to be rubbed out can be determined exactly by the typed copy. Be sure to count spaces when counting typed characters. Continue duplicating the tape in the normal manner after making the corrections.

New, duplicated, or corrected perforated tapes should be verified by reading them off line and carefully proofreading the typed copy.



# CHAPTER 7

## INTERFACE AND INSTALLATION\*

### INTERFACE CONNECTIONS

All interface connections to the PDP-8 are made at assigned module receptacle connectors in the rear portion of the processor. Capital letters designate rows of modules within the mounting frame from right to left, looking at the front of the computer. Module receptacles are numbered from front to back as viewed from the wiring side. Terminals of a connector or module are assigned capital letters from top to bottom, omitting G, I, O, and Q. Therefore, terminal E37H is in the fifth row from the right side (E), the 37th module from the front (37) and the seventh terminal from the top of the connector (H).

The module receptacles and assigned use for interface signal connections are:

<u>Receptacle</u>	<u>Signal Use</u>
E38	IC 0-8 inputs
E37	IC 9-11, Skip, Clear AC inputs and interrupt input
E39	BAC 0-8 outputs
E40	BMB 0-5 outputs
B39	BAC 9-11, IOTs, and B Power Clear outputs
D40	BMB 6-11 outputs

Terminals C, F, J, L, N, R, and U of these receptacles are grounded within the computer and terminals D, E, H, K, M, P, S, T, and V carry signals. These terminals mate with Type W011 Signal Cable Connectors at each end of 93-ohm coaxial cable.

Interface connection to the PDP-8/S can be established for all peripheral equipment by making series cable connections between devices. In this manner only one set of cables is connected to the computer and two sets are connected to each device: one receiving the computer connection from the computer itself or the previous device; and one passing the connection to the next device. Where physical location of equipment does not make series bus connections feasible, or when cable length becomes excessive, additional interface connectors can be provided near the computer.

All logic signals passing between the PDP-8/S and the input/output equipment are standard DEC levels or standard DEC pulses. Logic signals have mnemonic names that indicate the condition represented by assertion of the signal. Standard levels are either ground potential (0.0 to -0.3v), designated by an open diamond (—◇) or are -3v (-3.0 to -4.0v), designated by a solid diamond (—◆). Standard pulses in the positive direction are designated by an open triangle (—▷) and negative pulses are designated by a solid triangle (—▶). All interface pulses are either positive (—▷) or negative (—▶) pulses, 400 ns in duration.

---

\*See discussion of Input/Output Interferences in Appendix 4.



The following tables present cable connections and logic circuit identification information for PDP-8/S interface signals. Computer input signals that must drive the interface bus to ground (data inputs to the AC, Clear AC, Skip, and Interrupt Request) must be connected to the collector of a grounded-emitter transistor, and so can be considered transistor-gated negative pulses (  ) or levels (  ).



TABLE 1. PROGRAMMED DATA TRANSFER INPUT SIGNALS
















Signal	Symbol	Interface Connection	Module Terminal	Module Type/Load
IC 0		E38	E3D	R001/8 ma
IC 1		E38	E3F	R001/8 ma
IC 2		E38	E3J	R001/8 ma
IC 3		E38	E3L	R001/8 ma
IC 4		E38	E3N	R001/8 ma
IC 5		E38	A3T	R001/8 ma
IC 6		E38	A3R	R001/8 ma
IC 7		E38	A3N	R001/8 ma
IC 8		E38	A3L	R001/8 ma
IC 9		E37	A3J	R001/8 ma
IC 10		E37	A3F	R001/8 ma
IC 11		E37	A3D	R001/8 ma
Clear IC		E37	A19R	R603
Interrupt Request		E37	A40E	R107/11 ma
Skip		E37	A9K	R107/11 ma

TABLE 2. PROGRAMMED DATA TRANSFER OUTPUT SIGNALS





























Signal	Symbol	Interface Connection	Module Terminal	Module Type/Load
BAC 0 (1)		E39D	D5F	R107/18 ma
BAC 1 (1)		E39E	D5J	R107/18 ma
BAC 2 (1)		E39H	D5L	R107/18 ma

TABLE 2. PROGRAMMED DATA TRANSFER OUTPUT SIGNALS

Signal	Symbol	Interface Connection	Module Terminal	Module Type/Load
BAC 3 (1),		E39K	D5N	R107/18 ma
BAC 4 (1)		E39M	D5R	R107/18 ma
BAC 5 (1)		E39P	D5T	R107/18 ma
BAC 6 (1)		E39S	C5F	R107/18 ma
BAC 7 (1)		E39T	C5J	R107/18 ma
BAC 8 (1)		E39V	C5L	R107/18 ma
BAC 9 (1)		B39D	C5N	R107/18 ma
BAC 10 (1)		B39E	C5R	R107/18 ma
BAC 11 (1)		B39H	C5D	R107/18 ma
IOP 1		B39K	A40K	R107/18 ma
IOP 2		B39M	A40L	R107/18 ma
IOP 4		B39P	A40N	R107/18 ma
BMB 3 (1)		E40K	B37F	R107/18 ma
BMB 3 (0)		E40M	B37J	R107/18 ma
BMB 4 (0)		E40P	B37L	R107/18 ma
BMB 4 (1)		E40S	B37N	R107/18 ma
BMB 5 (0)		E40T	B37R	R107/18 ma
BMB 5 (1)		E40V	B37T	R107/18 ma
BMB 6 (0)		D40D	A17D	R107/18 ma
BMB 6 (1)		D40E	A17F	R107/18 ma
BMB 7 (0)		D40H	A17R	R107/18 ma
BMB 7 (1)		D40K	C05T	R107/18 ma
BMB 8 (0)		D40M	A17T	R107/18 ma
BMB 8 (1)		D40P	C13L	R107/18 ma
B Power Clear		B39V	A17L	R107/18 ma

# INSTALLATION PLANNING

## Spaces Requirements




Figure 8. Table Top Model PDP-8/S — Front View




Figure 9. Table Top Model PDP-8/S — Side View




Figure 10. PDP-8/S Shown in Standard Digital Cabinet (Weight: approx. 75 lb)

## **Environmental Requirements**

Ambient temperature at the installation site can vary between 32 and 130 F (between 0 and 55 C) with no adverse effect on computer operation. However, to extend the life expectancy of the system, it is recommended that the ambient temperature at the installation site be maintained between 70 and 85 F (between 21 and 30 C).

During shipping or storing of the system, the ambient temperature may vary between 32 and 130 F (between 0 and 55 C). Although all exposed surfaces of all Digital cabinets and hardware are treated to prevent corrosion, exposure of systems to extreme humidity for long periods of time should be avoided.

## **Power Requirements**

A source of 115v ( $\pm 17$ v), 60-cps ( $\pm 0.5$  cps), single-phase power capable of supplying at least 15 amp must be provided to operate a standard PDP-8/S. To allow connection to the power cable of the computer, this source should be provided with a Hubbell 3-terminal, except for the basic table top PDP-8/S grounded-neutral flush receptacle (or its equivalent). A table-mounted PDP-8/S is provided with a 15-amp power plug; a rack-mounted PDP-8/S has a 20 amp twist-lock plug; and systems that draw more than 20 amps use a 30-amp twist-lock plug.

## **Cable Requirements**

Nine-conductor coaxial cables with Type W011 Cable Connectors provide signal connection between the computer and optional equipment in free-standing cabinets. These cables are connected by plugging the W011 connectors into standard FLIP CHIP module receptacles.

All free standing cabinets require independent 115v receptacles. However, these units may be turned on or off or controlled from the PDP-8/S operator console.

Cables connect to cabinets through a drop panel in the bottom of cabinets. Subflooring is not necessary because casters elevate the cabinets from the floor to afford sufficient cable clearance.

## **Installation Procedure**

During system check-out, customers are invited to visit the Maynard manufacturing facility to inspect and become familiar with their equipment. Computer customers may also send personnel to instruction courses on computer operation, programming, and maintenance conducted regularly in Maynard, Massachusetts.

Digital's engineers are available during installation and test for assistance or consultation. Further technical assistance in the field is provided by home office design engineers or branch office application engineers.




Figure 11. Typical PDP-8/S Installation and Standard Options.

Memory extensions above 8K require an additional cabinet to house the ME8S panels.

- CA B8S-A      Rack for mounting 8/S and some standard options.
- CA B8S-B      Rack for mounting additional options and customer designed hardware for use with an 8/S.

**LINC-8 USERS HANDBOOK**







LINC-8 Processor

# CHAPTER 1

## INTRODUCTION AND DESCRIPTION

### SYSTEM INTRODUCTION

The LINC-8 is a dual computer system, combining the Laboratory Instrument Computer (LINC), specifically designed at M.I.T. for use in the laboratory environment, and the computational power and input/output flexibility of Digital Equipment Corporation's Program Data Processor (PDP) 8, a small-scale, general-purpose computer, which can serve as an independent information handling facility in a larger computer system, or as the control element in a complex processing system.

Both the LINC and the PDP-8 are one-address, fixed-word length, parallel computers using 12-bit binary arithmetic. Cycle time of the 4096-word, random-address magnetic-core memory, which is shared by both computers, is 1.5  $\mu$ sec. Standard features of the LINC-8 include indexed and indirect addressing, facilities for sensing a wide variety of external signals, and program interruption or pausing as functions of input/output device conditions.

The 1.5- $\mu$ sec. cycle time of the system provides a computation rate of 333.333 1's complement additions per second. Subtraction require 6  $\mu$ sec (with the subtrahend in the accumulator). Multiplication requires approximately 33  $\mu$ sec and forms the 22-bit product of two-signed 11-bit numbers. Division is accomplished by means of a subroutine that produces a 12-bit quotient in the accumulator and a 12-bit remainder in memory.

In addition to a standard Teletype, perforated tape equipment, dual magnetic tape transport, cathode ray tube display, and multi-channel analog-to-digital converter, the LINC-8 incorporates all of the flexible, high-capacity input/output capabilities of the standard PDP-8, and it is capable of operating in conjunction with a number of optional devices, such as high speed perforated tape readers and punches, card equipment, line printer, magnetic drum systems, and magnetic tape equipment. The system is easily adapted for connection to equipment of special design.

Completely self-contained, the LINC-8 requires no special power sources or environmental conditions; it operates from a single source of 115v, 60 hertz (50 hertz optional), single phase power. Internal power supplies produce all of the operating voltages required. FLIP CHIP modules, and built-in provisions for marginal checking, ensure reliable operation in ambient temperatures between 50° and 105°F (10° and 40°C). The reader is assumed to be familiar with the PDP-8 Users Handbook, included in this book, which describes the PDP-8 system in detail. The LINC-8 Users Handbook, therefore, is limited to a detailed description of the LINC subsystem and its interaction with the PDP-8.

### COMPUTER ORGANIZATION

The LINC-8 system combines two major subsystems, the LINC subsystem operating as an adjunct to the PDP-8 subsystem, and it provides two distinct modes of operation. In the LINC mode, the PDP-8 operates primarily as a supporting system component supplying special subroutines for some of the more complex LINC instructions. In the PDP-8 mode, the LINC subsystem is disabled, and all of the standard features of the PDP-8 augmented by the dual magnetic tape transport, scope display, A-D converter, and relay register, are operable.

The LINC subsystem (hereafter referred to simply as the LINC) combines a processor, input/output equipment, and operator console, and it uses part of

the basic 4096-word PDP-8 memory for storage of LINC programs and data. In the LINC mode of operation, instructions and data are retrieved from or stored in the memory under control of the data break facilities of the PDP-8 and are interpreted and processed by the LINC processor. The memory is continuously cycling, automatically performing a Read and Write operation during each computer cycle. Complex LINC instructions, namely the magnetic tape and operate instructions, together with the sensing and control of the LINC operator console, are executed by PDP-8 subroutines also residing in the basic memory. The program interrupt facilities of the PDP-8 call these subroutines into operation, and the LINC is disabled during their execution. A more detailed description of the interaction of memory and processor is presented in chapter 2 of the LINC-8 handbook.

The LINC provides a cathode ray tube display, analog-to-digital converter, relay register, sense lines, sense switches, and dual magnetic tapes, all controlled by the LINC processor. The PDP-8 controls the standard PDP-8 Teletype and all other input/output equipment. Each input/output device detects its own select code and provides any necessary input or output gating. Individually programmed data transfers between the processor and peripheral equipment take place through the PDP-8 accumulator. Peripheral equipment, rather than the program, can initiate single or multiple data transfers by means of the data-break facilities.

Standard peripheral equipment provided with each LINC-8 system are: a Teletype 33 Automatic Send-Receive Set; a 5-inch Textronix 561A Cathode Ray Tube Display both for individual points in a 512 x 512 array and for point-by-point-generated alphanumeric characters; a high-speed 16-channel, multiplexed, 9-bit precision analog-to-digital converter (eight channels are associated with operator-controlled potentiometers which supply various control parameters); and a dual magnetic LINC tape transport that reads and writes binary-coded information on each of two 3-1/2-inch reels, each holding 512 blocks of 256 12-bit words, at the rate of approximately 6000 words per second, 6-bit relay register, 12 sense lines and 6 sense switches.

The dual magnetic tape transport, analog-to-digital converter, and cathode ray tube display system are described in chapters 4, 5, and 6 of the LINC handbook.




Figure 1 LINC-8 System Organization

## SYSTEM ORGANIZATION

The LINC subsystem operates as a peripheral attachment to the PDP-8, using the standard PDP-8 interface for transmission of data and control signals as shown in figure 1. Both data break and program interrupt facilities are used: the data break permits access to the memory for instructions and data; the program interrupt to enable a special PDP-8 program. PROGOFOP (PROGram OF Operation), to execute the complex LINC instructions, MTP, OPR, and EXC, and to carry out the special functions of the operator console.

## MAJOR REGISTERS

To store, retrieve, control and modify information, and to perform the required logical, arithmetic, and data processing operations, the LINC subsystem of the LINC-8 employs the logic components shown in figure 2 and described in the following paragraphs.

### Accumulator (A)

Arithmetic and logic operations are performed in this 12-bit register. Under program control, A can be cleared or complemented, and its contents can be rotated right or left with or without the link bit. The contents of the B register can be added to the contents of A and the result left in A or in both A and the memory. The contents of A and B may be combined by the logical operations OR and exclusive OR, the result remaining in A. The contents of B may be used as a mask to clear specified portions of A. The contents of A may be used as the vertical deflection value for the cathode ray tube display. A and B also have gates which allow them to be used together as the shift and buffer registers of a successive approximation analog-to-digital converter, the converted value appearing in A. Register A holds the most significant 12-bits of the result of multiplication of the contents of A and B. The accumulator also holds the contents of either the LEFT or the RIGHT SWITCHES, both of which appear on the dual console (the RIGHT SWITCHES also serve as the switch register of the PDP-8). In addition, the accumulator also holds the 6-bit LINC code derived from the PDP-8 Teletype.

### Link (L)

This 1-bit register extends the arithmetic facilities of the accumulator, serving as the carry register for 2's complement arithmetic. This feature greatly simplifies multiple-precision arithmetic. Under program control, the link can be cleared or rotated as part of the accumulator. It also holds the sign of the product during multiplication.

### Program Counter (P)

P determines the program sequence; i.e., the order in which LINC instructions are performed. This 10-bit register contains the address of the location within the selected lower memory back from which the next instruction is to be taken. Information enters P from the B register during the JMP instruction or under PDP-8 program control. After its contents are copied into the memory address register (S) to obtain the instruction, the P register is indexed, i.e., incremented by one, in preparation for the next instruction in sequence. Under program control, the P register may be indexed an extra time as the result of testing various internal conditions or external signal levels with SKIP instructions, causing the next instruction in sequence to be skipped.




Figure 2 LINC Subsystem Major Register Block Diagram

## **Memory Address Register (S)**

This 11-bit register contains the address of the memory location within the bank currently selected for reading or writing. All LINC subsystem references to memory via the data-break facility use this register.

## **High Speed Address Selection Gates (HSAS)**

The high-speed address selection gates allow either the PDP-8 processor or the LINC subsystems to provide the address to be used by memory. When the LINC is running in the data-break mode, the LINC S register and Memory Bank Selection registers provide address information directly to memory. At all other times the PDP-8 MA register provides address information to memory.

## **Memory Bank Selectors (UMBS and LMBS)**

The LINC memory in the LINC-8 can be extended to 31 banks of 1024 words each in 4096-word units. (Banks 1, 2, and 3 are included in the basic configuration.) The bank numbers corresponding to the upper and lower LINC memory are held in two 5-bit memory-bank selection registers. The upper memory bank selector (UMBS) holds the bank number corresponding to the upper memory (used whenever the most significant bit of the LINC memory address register is 1, and the lower memory bank selector (LMBS) holds the bank number corresponding to the lower memory (used whenever the most significant bit of the LINC memory address register is 0). LINC instructions set UMBS and LMBS to the desired memory bank numbers. The instruction which changes the LMBS sets an intermediate buffer so that when the instruction JMP X occurs, the LMBS is changed and the program sequence proceeds to the newly selected memory bank beginning with the instruction at location X.

## **Left and Right Switch Register (LSR and RSR)**

These 12-bit switch registers on the dual console are set manually. The program interprets their contents as numerical parameters, as an instruction to be specially executed by lifting the DO TOG switch, or as memory address and content values in Fill and Examine operations. The RSR serves also as the switch register of the PDP-8.

## **Sense Switches**

LINC skip class instructions can test these six console switches thereby providing program branching under manual control.

## **Memory Contents Register (B)**

This 12-bit register temporarily holds all information transfers between the LINC processor registers and the core memory under control of the data-break facility. Information can be transferred between B and A, between B and P, from B to S, and from B to Z. The B register is used in address indexing operations and to hold the horizontal deflection value for the cathode ray tube display. Under program control, the contents of B can be rotated to the right one place by the skip and rotate instruction, which tests consecutive bits of a specified word of memory without affecting the accumulator.




Figure 3 B-Register Information Transfer

### **Instruction Control Register (C)**

This 12-bit register contains the operation code of the instruction currently being executed. It also serves as a step counter in shifting and multiplication, and as an extended operation counter for display instructions and analog-to-digital conversion. Its contents are decoded into the 65 instructions of the LINC subsystem and affect the various states entered at each step of the program.

### **Z Register (Z)**

This 12-bit register holds the multiplier during multiplication and the least significant eleven bits of the resultant product. It also serves as the assembly-disassembly register for the magnetic tape unit, and as the grid pattern intensification register in the display character (DSC) instruction.

### **Relay Register (R)**

Six relays are mounted in the data terminal panel and are operated in response to the six bits of the relay register, which can be set under program control from the right half of the accumulator. Register R may also hold a 6-bit parameter, indicated on the console for operator convenience, and its contents transferred to the accumulator under program control.

## **LINC-8 INTERFACE**

The transfer of data and control signals between the LINC subsystem and the PDP-8 makes use of the PDP-8 interface bus as shown in figure 2 and described in the following paragraphs.

### **Interface Gates**

Data from the LEFT switches, the LINC console switches, memory-bank selector register, and memory-contents register (B), and LINC Processor interrupts and status, are gated onto the PDP-8 accumulator input bus by IOT instructions from the PDP-8. Additional gates provide for the transfer of data and address information to the PDP-8 memory when the LINC subsystem is operating in the data-break mode.

### **Interface Control**

An IOT command from the PDP-8 selects and turns on the LINC subsystem, putting it in the data-break mode and setting a LINC-select flip-flop in the interface control to select and enable the interface gates. The interface control detects and responds to other IOT commands directed to the LINC from the

PDP-8, and it transmits data transfer direction signals, break requests, and LINC-generated program interrupt requests to the PDP-8.

## **TIMING AND CONTROL ELEMENTS**

Circuit elements described in the following paragraphs determine the timing and control of LINC instructions.

### **Time Pulse Distributor**

Basic time pulses from the PDP-8 processor are used in the generation of the sequence of pulses required in the execution of instructions by the LINC subsystem. An IOT command from the PDP-8 starts the time pulse distributor which continues to operate until an interrupt request signal is accommodated by the PDP-8, after which it is restarted by a further command. A LINC HALT instruction will also stop the LINC and return program control to the PDP-8.

### **Instruction Decoder**

The contents of the control register are decoded into separate instructions by the instruction decoder. If the LINC subsystem is to execute the current instruction directly, the output of the instruction decoder is used in the generation of the required command steps. If, instead, the current instruction is one which PROGOFOP must interpret and carry out, the output of the instruction decoder is used only in the generation of a signal to the interface control which permits the PDP-8 to assume control to interpret and execute the instruction.

### **Command Generator**

On the basis of the instruction decoder output and the schedule of time pulses from the time pulse distributor, the command generator generates and transmits detailed command signals to all elements of the LINC subsystem as required in the execution of the instruction. PDP-8 IOT commands also travel through the command generator from the interface control to the affected elements. In some instructions, such as those of the SKIP class, the generated commands depend on internal states of the LINC subsystem, or on the presence of external signal levels as shown in figure 2.

### **Data Terminal Panel**

This panel, mounted immediately to the right of the CRT display and tape unit, holds preamplifiers for the A-D system, relays, and "external line" inputs, and provisions for adding special interface logic. The standard PDP-8 interface bus signals are brought to the data terminal panel, and space is provided for 50 FLIP CHIP modules.






Figure 4 Data Terminal Panel

### **A-D, CRT Display, Dual Magnetic Tape**

Descriptions of these input/output devices are in chapters 4, 5, and 6.

### **OPERATIONAL SUMMARY**

The LINC-8 system is set up for operation in the LINC mode by loading and starting the interpretive PDP-8 program PROGOFOP in the first 1024 locations of the basic PDP-8 memory (addresses 0-1777<sub>8</sub>). The operator does this automatically by mounting a basic system tape on the magnetic tape unit and pressing the LOAD key. PROGOFOP permits the operator to use the LINC-8 in the LINC mode, interpreting and carrying out further console actions, initiated by the operator, which transfer LINC programs from magnetic tape to the LINC memory (address 4000<sub>8</sub>-7777<sub>8</sub> of the basic PDP-8 memory). Upon receipt of one of the start LINC signals from the LINC console, PROGOFOP selects and starts the LINC subsystem by means of an IOT command. The LINC subsystem then proceeds to operate independently, fetching instructions and data from its assigned portion of the PDP-8 memory via the PDP-8 data-break system, and executing instruction by means of LINC subsystems control and processing elements while PROGOFOP and the PDP-8 central processor awaits further use. Whenever the LINC fetches the particular LINC instructions MTP, OPR, or EXC, or whenever a Teletype key initiates the LINC console action, the LINC-8 drops out of the data-break mode and a program-interrupt request reaches the PDP-8 permitting PROGOFOP to resume operation tem-

porarily to interpret and execute the LINC instruction or to carry out the specified console or Teletype action just initiated.

IOT instructions embedded in PROGOFOP permit the PDP-8 to control the dual magnetic tape unit and associated LINC subsystem elements directly in order to execute the complex MTP (magnetic tape), instructions. The instructions/OPR 13 (transfer to PDP-8 mode), OPR 14 (type out an ASCII character), OPR 15 (KBD-read keyboard), OPR 16 (RSW-read right switches), and OPR 17 (LSW-read left switches) are similarly carried out. Other OPR instructions as well as the instructions EXC (execute) permit the LINC to call special PDP-8 subroutines for additional input/output or processing functions. The programmer may specify these special subroutines which may be stored in locations 2000<sub>8</sub>-3777<sub>8</sub> of the PDP-8 memory for call by PROGOFOP. Upon completion of its task, PROGOFOP restarts the LINC subsystem, which then resumes operation in the LINC mode.

## CHAPTER 2

### MEMORY AND PROCESSOR BASIC PROGRAMMING

The basic 4096-word LINC-8 memory, which can be expanded to 32,768 words, is treated by the LINC subsystem in 1024-word memory-bank segments. The LINC uses a selected pair of memory banks, referred to as upper and lower memory respectively. The LINC may select any pair with the exception of bank 0. (PDP-8 addresses 0 through 1777<sub>8</sub>) which is reserved for the exclusive use of the interpretive program PROGOFOP. In the basic configuration, the LINC subsystem may therefore select two of the three banks 1, 2, or 3. LINC instructions select the memory-bank pairs.

The LINC memory-reference instructions can be divided into classes on the basis of the way the memory is addressed within a selected pair of banks to obtain the operand. The following terms describe memory-reference modes:

<u>Term</u>	<u>Definition</u>
$\beta$ location	The 15 memory locations 1 through 17 <sub>8</sub> of the lower memory bank (designated by bits 8 through 11 of an instruction)
Memory quarter	A block of 256 core-memory locations (400 <sub>8</sub> addresses)
Lower memory	The bank of 1024 core-memory locations 0 through 1777 <sub>8</sub> as specified by the lower-memory-bank selector
Upper memory	The bank of 1024 core-memory locations 2000 through 3777 <sub>8</sub> as specified by the upper-memory-bank selector.
Absolute address	An 11-bit number used to address any location in upper or lower memory
Effective address	The address of the memory location containing the operand

Organization of the core memory for full word (2-bank) references is summarized as follows:

Total locations (decimal)	2048
Addresses (octal)	0-3777
Number of memory quarters	8
Quarter designations lower memory	0-3
Quarter designations upper memory	4-7
Number of locations per quarter (decimal)	256

Special use is made of the following lower bank locations:

<u>Address</u>	<u>Purpose</u>
0	Stores contents of program counter following JMP instructions for subroutine return
1	Holds horizontal coordinate in DSC (display character) instruction
1 through 17 <sub>8</sub>	$\beta$ locations

## Direct Lower Memory Reference

Lower memory holds programs during execution. Upper or lower memory may hold operands. Three of the LINC instructions, ADD X, STC X, and JMP X, comprise the lower memory-reference class. In this class, the 10-bit number X (bits 2-11) is the direct address of any location within the lower memory.

All other memory reference instructions address either the upper or lower memory indirectly, the  $\beta$ -registers directly, or the location immediately following the instruction location.

## Index-Class Memory Reference

In the largest class of instructions, the 4-bit number  $\beta$  held in bits 8-11 of the instruction together with bit 7 (the i-bit) of the instruction determines the location of the operand, according to the following:

i (Bit7)	$\beta$ (Bits 8-11)	Effective Address
0	0	The contents of bits 1-11 of the register immediately following the instruction.
1	0	The address of the register immediately following the instruction. (The operand itself appears in this register.)
0	1-17 <sub>s</sub>	The contents of bits 1-11 of register $\beta$ .
1	1-17 <sub>s</sub>	The contents, incremented by 1, of bits 1-11 of register $\beta$ .

The following example illustrates the use of i and  $\beta$  in the index-class instruction ADA i  $\beta$  (add to accumulator) to form the sum of the four numbers N<sub>1</sub>, N<sub>2</sub>, N<sub>3</sub> and N<sub>4</sub> (in the example,  $\beta = 7$  is used; any  $\beta$  register 1-17 may be similarly used):

Lower Bank Location	i $\beta$	Octal Code	Remarks
0			
1			
.			
.			
7	B		Replaced by B+1 after indexing
.			
.			
17			
.			
.			
R	ADA	1100	Indirect to address A
R+1	A	A	

Lower Bank Location	$i \beta$	Octal Code	Remarks
R+2	ADA i	1120	Immediate to R+3
R+3	$N_2$	$N_2$	
R+4	ADA 7	1107	Indirect to address 7
R+5	ADA i 7	1127	Indirect to address 7 with indexing
.			
.			
.			
A	$N_1$	}	May be anywhere in upper or lower memory
.			
.			
B	$N_3$		
B+1	$N_4$		
.			
.			
.			

### Indirect Addressing

When indirect addressing is specified, the number  $\beta$  ( $1 \leq \beta \leq 17_8$ ), i.e., bits 8-11 of the instruction word in index-class instructions, is interpreted as the address of a location containing not the operand, but the address of the operand. (If  $\beta = 0$  and  $i = 0$ , the location immediately following the instruction location contains the address of the operand.) The operand itself may be located anywhere in upper or lower memory. Thus in the instruction ADA 7 used in the preceding example, the number 7 refers to location 7 which holds the address, B, of the operand. The operand itself,  $N_3$ , is added to the accumulator. In the instruction ADA, the location of the operand is held in the location immediately following the instruction, i.e., in location  $R + 1$ . The operand in this case,  $N_1$ , is added to the accumulator.

### Immediate Operand Location

In index-class instructions when  $i = 1$  and  $\beta = 0$ , the operand immediately follows the instruction. This feature is useful for storing parameters in simple cases. Thus in the above example, the instruction ADA i immediately specifies the addition of the operand  $N_2$  to the accumulator.

### Indexing

In index-class instructions, when  $i = 1$  and  $\beta = 1, 2, \dots, 17_8$ , the contents of register  $\beta$  are first incremented by one and replace in register  $\beta$ . The resulting 11-bit number is then used as the address of the operand in memory. Thus if location 7 contains the number 3742 and the instruction ADA i 7 is given, the number in register 3743 is added to the accumulator, and the number 3743 itself is stored in register 7.

### Half-Word Instructions

Three of the LINC index-class instructions deal with half words of six bits each, held in either the left or right half (bits 0-5 or 6-11) of the memory operand locations. The leftmost bit, bit 0, of the location containing the effective address specifies which half of the operand will be involved; the other half of the operand will be unaffected. If bit 0 is 0, the left half will be used, whereas if

bit 0 is 1, the right half will be used. Thus in the instruction LDH 13 (LOAD HALF), if location 13 contains the number 4775, the right half of the operand in location 775 will be loaded into the right half of the accumulator; whereas if location 13 contains the number 0775, the left half of the operand in location 775 will be loaded into the right half of the accumulator.

### Half-Word Location Indexing

If  $i = 1$  and  $\beta = 1, 2, \dots, 17$ , in half-word instructions, the contents of location  $\beta$  are first incremented and replace in location  $\beta$ , and the resulting number is used to address the operand. The indexing in this case involves the leftmost bit, bit 0, so that consecutive references to half words are made from left to right within the same location and then on to the left half word in the next location, etc. Thus, if location 13 contains the number 775 and the instruction LDH  $i$  13 is given, the number 0775 is half-word incremented to 4775 and replaced in location 13. Because the leftmost bit of the location containing the effective address is now 1, the right half of the operand in location 775 is loaded into the right half of the accumulator. If the instruction is repeated, the number 4775 is half-word incremented to 0776 and replaced in location 13, and the left half of the operand in location 776 is loaded into the right half of the accumulator. Repeating the instruction will load next the right half of the operand in location 776, and so on.

### Immediate Half-Word Location

In half-word instructions, the operand immediately follows the instruction location by setting  $i = 1$  and  $\beta = 0$ . In this case, the left half of operand is automatically specified. The right half is always unused.

### Loading and Storing

The STA  $i$   $\beta$  instruction stores data in any upper or lower memory location. The LDA  $i$   $\beta$  instruction loads data into accumulator from any location in either upper or lower memory. The STC X instruction (followed by ADD X to restore the accumulator if necessary) stores data in any lower-memory location. An ADD X instruction following any instruction which clears the accumulator, such as CLR, loads data from any lower-memory location into the accumulator.

### Program Control

The JMP X instruction transfers program control to any lower-memory location. If the instruction JMP X is executed in location R, the code number for JMP R + 1 is automatically stored in location 0. Thus, after execution of a subroutine not containing other JMP instructions, the instruction JMP 0 transfers control back to location R + 1. If the subroutine contains other JMP instructions, the contents of location 0 must first be moved to another location. When changing Memory Bank Selectors, the jump instruction has special properties.

### Indexing Operations

The XSK instruction counts repetitive program operations without disturbing the contents of the accumulator. Counting is performed by storing a 1's complement negative number equal to the number of program loops to be counted. Each time the operation is performed, the XSK  $i$   $\beta$  instruction increments the contents of location  $\beta$  and checks whether the rightmost 10-bit encoded number equals 1777. When 1777 is found, the specified number of operations has occurred, and the program skips out of the loop and proceeds to the next operation. A special instruction SET  $i$   $\beta$  sets loop-count values into location  $\beta$  without disturbing the accumulator before entering the series of loops.

## **Logic Operations**

Instructions BSE  $i \beta$  and BCO  $i \beta$  directly provide the logic operations OR and exclusive OR. The instruction BCL  $i \beta$  (which clears each bit of the accumulator corresponding to a 1 in the operand) indirectly provides the logic operation AND.

## **Arithmetic Operation**

The instructions ADD and COM provide the fundamental operations of addition and subtraction. Addition is 1's complement form, and subtraction is accomplished by taking the 1's complement of the subtrahend and adding. A special instruction LAM  $i \beta$  (link-add-to-memory) simplifies multiple word length calculations.

## **Multiplication**

The MUL  $i \beta$  instruction automatically multiplies two signed 11-bit numbers to give a signed 22-bit product. The multiplier and multiplicand may be treated either as integers or as fractions.

# CHAPTER 3

## LINC PROCESSOR INSTRUCTIONS

### MEMORY BANK SELECTION INSTRUCTIONS

#### Change Lower-Memory Bank (LMB)

Mnemonic: LMB N

Octal Code: 600 + N

Execution Time: 3 microseconds




Figure 5 Memory Bank Instruction Format

Operation: This instruction changes the contents of the lower-memory-bank selector. The quantity N (bits 7-11 of the instruction) is transferred to an intermediate buffer and, when the next JMP X (X = 0) instruction is given, this buffer is transferred into the lower-memory-bank selector. Therefore the jump is executed in the newly selected memory bank. The contents of the program counter will be stored in location 0 of the new memory bank and the program continues at location X of the new memory bank ( $1 \leq N \leq 37_8$ ). If N = 0 or an N for which no memory hardware exists, then the instruction does nothing and the lower-memory-bank selector is unchanged.

#### Change Upper-Memory Bank (UMB)

Mnemonic: UMB N

Octal Code: 640 + N

Execution Time: 3 microseconds

Operation: This instruction changes the upper-memory-bank selector to the value N. The number N (bits 7-11 of the instruction) is transferred to the upper-memory-bank selector ( $1 \leq N \leq 37_8$ ). If N = 0, or an N for which no memory hardware exists, then the instruction does nothing and the upper-memory-bank selector is unchanged.

### FULL ADDRESS INSTRUCTIONS

The full address class instructions address directly any operand held in lower memory (locations 0-1777<sub>8</sub>). Indirect addressing is impossible with instructions of this class. The operation codes are held in bits 0 and 1; bits 2 through 11 contain the operand address. The format of the full address class instruction is shown in figure 6.




Figure 6 Full Address Class Format



### Add Contents of Memory to Accumulator (ADD)

Mnemonic: ADD Y  
Octal Code: 2000 + Y  
Execution Time: 3 microseconds

Operation: Add the contents of location Y to the contents of the accumulator and leave the sum in the accumulator, using 12-bit binary addition with end-around carry. The contents of Y are not changed. The FLOFF flip flop will be set when overflow occurs; see FLO instruction.

### Store and Clear (STC)

Mnemonic: STC Y  
Octal Code: 4000 + Y  
Execution Time: 3 microseconds  
Operation: Store the contents of the accumulator in location Y, and then clear the accumulator.

### Jump (JMP)

Mnemonic: JMP Y  
Octal Code: 6000 + Y  
Execution Time:  $Y \neq 0$ : 3  $\mu$ sec;  $Y = 0$ : 1.5  $\mu$ sec  
Operation: Y is placed in the program counter; the next instruction is taken from location Y. If  $Y \neq 0$ , a JMP to the register following the location of JMP Y is stored in location 0. Thus, the JMP instruction may be used to jump to a subroutine, since the return to the calling program can be affected by a jump to location 0.

The first JMP Y instruction after an LMB (change lower-memory-bank selector) has a special operation. The new lower-memory bank is selected, and the jump is executed in the new memory bank. JMP P + 1 is stored in location 0 of the new memory bank, and the program continues at location Y of the newly selected lower-memory bank. (P is the address of the instruction JMP Y in the previously selected memory bank.)

## INDEX-CLASS INSTRUCTIONS

The index-class instructions address any register in upper and lower memory according to the following scheme which shows how the i and  $\beta$  bits determine the operand (the  $\beta$  registers are locations 1-17<sub>s</sub> of lower memory). See Chapter 2 for examples.

i (Bit 7)	$\beta$ (Bits 8-11)	Effective Address Y
0	0	The 11-bit number held at the location immediately following the instructions in bits 1-11.
1	0	The contents of the program counter plus one. (The operand itself immediately follows the instruction.)
0	1-17 <sub>s</sub>	The 11-bit number held in register $\beta$ in bits 1-11.

$i$ (Bit 7)	$\beta$ (Bits 8-11)	Effective Address Y
1	1-17 <sub>8</sub>	The 11-bit number formed by adding one to the contents of register $\beta$ . The contents of the rightmost ten bits of register $\beta$ are first indexed by one, using 10-bit binary addition without end carry. The leftmost two bits are not changed. Thus, 1777 is indexed to 0000; 3777 to 2000; etc.

Figure 7 shows the format of the index-class instruction.




Figure 7 Index-Class Format

Execution Times: Two execution times are given for each instruction. The faster time is for the condition  $i = 1$  and  $\beta = 0$ . All other combinations of  $i$  and  $\beta$  require the longer of the two execution times.

#### Load Accumulator (LDA)

Mnemonic: LDA  $i \beta$

Octal Code:  $1000 + 20i + \beta$

Execution Time: 3-4.5 microseconds

Operation: Load the accumulator with the contents of the register whose effective address is Y. The contents of register Y are not changed.

#### Store Accumulator (STA)

Mnemonic: STA  $i \beta$

Octal Code:  $1040 + 20i + \beta$

Execution Time: 4.5-6 microseconds

Operation: Store the contents of the accumulator in the memory register specified by the effective address Y. The contents of the accumulator are not changed.

#### Add to Accumulator (ADA)

Mnemonic: ADA  $i \beta$

Octal Code:  $1100 + 20i + \beta$

Execution Time: 3-4.5 microseconds

Operation: Add the contents of the effective address Y to the contents of the accumulator and leave the sum in the accumulator, using 12-bit binary addition with end-around carry. The contents of memory register Y are not changed. The FLOFF flip flop will be set when overflow occurs, see FLO instruction.

#### Add to Memory (ADM)

Mnemonic: ADM  $i \beta$

Octal Code:  $1140 + 20i + \beta$

Execution Time: 6-7.5 microseconds

Operation: Add the contents of the effective address Y to the contents of the accumulator and leave the sum in register Y and the accumulator, using 12-bit binary addition with end-around carry. FLOFF will be set upon overflow.

### Link Add to Memory (LAM)

Mnemonic: LAM  $i \beta$

Octal Code:  $1200 + 20i + \beta$

Execution Time: 6-7.5 microseconds

Operation: First, add the contents of the link bit (the integer 0 or 1) to the contents of the accumulator and leave the sum in the accumulator, using 12-bit binary addition. If there is an end carry, set the link bit; if there is no end carry, clear the link bit. Next, add the contents of the effective address Y to the contents of the accumulator using 12-bit binary addition. If there is an end carry, set the link bit; if there is no end carry, the contents of the link bit are not changed. The sum is left in the accumulator and in register Y. FLOFF will be set upon overflow.

### Multiply (MUL)

Mnemonic: MUL  $i \beta$

Octal Code:  $1240 + 20i + \beta$

Execution Time: 33-34.5  $\mu$ sec

Operation: This instruction multiplies the contents of the accumulator by the contents of the specified memory register, and leaves the result in the accumulator. The multiplier and multiplicand are treated as signed 11-bit 1's complement numbers, and the sign of the product is left in both the accumulator (bit 0) and the link bit.

The multiplier and multiplicand are treated either as integers or fractions; they may not, however, be mixed as fractions and integers. The leftmost bit (bit 0) of the register holding the address specifies the form of the numbers. When bit 0 of this register contains 0, the numbers are treated as integers; i.e., the binary points are assumed to be to the right of bit 11 of the accumulator and the specified memory register. Given  $C(A) = -10$ ,  $C(\beta) = 400$  (bit 0 of register  $\beta = 0$ ), and  $C(400) = +2$ , the instruction MUL  $\beta$  will leave -20 in the accumulator and 1 in the link bit. Overflow is, of course, possible when the product exceeds  $\pm 3777$ . Multiplying +3777 by +2, for example, produces +3776 in the accumulator; note that the sign of the product is correct, and that the overflow effectively occurred from bit 1, not from bit 0.

When bit 0 of the register containing the effective address contains 1, the LINC treats the numbers as fractions; i.e., the binary point is assumed to be to the right of the sign bit (between bit 0 and bit 1) of the accumulator and the specified memory register. Given  $C(A) = +.2$ ,  $C(\beta) = 5120$  (bit 0 of register  $\beta = 1$ ), and  $C(1120) = +.32$ , execution of MUL  $\beta$  will leave +.064 in the accumulator and 0 in the link bit.

When two 11-bit signed numbers are multiplied, a 22-bit product is formed. For integers, the rightmost (or least significant) eleven bits of this product are left with the proper sign in the accumulator. For fractions, the most significant eleven bits of the product are left with the proper sign in the accumulator. The least significant 11 bits are left in the Z register and can be obtained with the ZTA instruction.

It should be noted that when  $i = 1$  and  $\beta = 0$ , no memory register contains the memory address, and therefore no bit specifies either integer or fractional multiplication. In this case integer multiplication is assumed.

### **Skip if Accumulator Equals (SAE)**

Mnemonic: SAE  $i \beta$

Octal Code:  $1440 + 20i + \beta$

Execution Time: 4.5-6 microseconds

Operation: If the contents of the accumulator match the contents of the effective address Y, skip the next register in the instruction sequence; otherwise, go on to the next instruction in sequence. The contents of the accumulator and of register Y are unchanged.

### **Skip and Rotate (SRO)**

Mnemonic: SRO  $i \beta$

Octal Code:  $1500 + 20i + \beta$

Execution Time: 4.5-6 microseconds

Operation: If the rightmost bit of the contents of the effective address Y is 0, skip the next register in the instruction sequence; otherwise, go on to the next instruction in sequence. In either case, rotate the contents of register Y one place to the right and replace in register Y. The contents of the accumulator are unchanged.

### **Bit Clear (BCL)**

Mnemonic: BCL  $i \beta$

Octal Code:  $1540 + 20i + \beta$

Execution Time: 3-4.5 microseconds

Operation: For each bit of the effective address Y which contains 1, clear the corresponding bit of the accumulator. The contents of register Y and all other bits of the accumulator are unchanged.

### **Bit Set (BSE)**

Mnemonic: BSE  $i \beta$

Octal Code:  $1600 + 20i + \beta$

Execution Time: 4.5-6 microseconds

Operation: For each bit of the contents of the effective address Y which contains 1, set the corresponding bit of the accumulator to 1. The contents of register Y and all other bits of the accumulator are unchanged.

### **Bit Complement (BCO)**

Mnemonic: BCO  $i \beta$

Octal Code:  $1640 + 20i + \beta$

Execution Time: 3-4.5 microseconds

Operation: For each bit of the contents of the effective address Y which contains 1, complement the corresponding bit of the accumulator. The contents of register Y and all other bits of the accumulator are unchanged.

## **ALPHA CLASS INSTRUCTIONS**

### **Set Instruction (SET)**

Mnemonic: SET  $i a$

Octal Code:  $40 + 20i + a$

Execution Time: 4.5-6 microseconds

Operation: The SET instruction sets register  $a$  ( $0 \leq a \leq 17$ ) to the value contained in the memory register specified. The instruction itself always occupies two consecutive memory registers,  $p$  and  $p + 1$ :

Memory Address	Memory Contents	
p	SET i a	40 + 20i +
p + 1	c	c
p + 2	~	~
⋮	⋮	⋮
⋮	⋮	⋮

The computer automatically skips the second register of the pair, p + 1: i.e., the contents of p + 1 are not interpreted as the next instruction. The next instruction after SET is always taken from p + 2.

The i bit in the SET instruction does not control indexing. Instead, it tells how to interpret the contents of register p + 1.

When i = 0, the LINC interprets C(p + 1) as the memory address for locating the value which will replace C(a). That is, register p + 1 is thought of as containing X.

Memory Address	Memory Contents		Effect
10	[N]	[-]	
⋮	⋮	⋮	
⋮	⋮	⋮	
→ p	SET 10	0050	C(X), i.e., N, → C(10).
p + 1	X	X	
⋮	⋮	⋮	
⋮	⋮	⋮	
X	N	N	

and the contents of register X replace the contents of 10, C(X) → C(10). In this case X is the rightmost 11 bits, the address part of register p + 1; the leftmost bit of C(p + 1) may have any value.

In the second case, when i = 1, the LINC interprets C(p + 1) as the value which will replace C(a). Thus, below, C(p + 1) → C(5):

Memory Address	Memory Contents		Effect
5	[N]	[-]	
⋮	⋮	⋮	
⋮	⋮	⋮	
→ p	SET i 5	0065	C(p + 1), i.e., N, → C(5).
p + 1	N	N	

## Index and Skip (XSK)

Mnemonic: XSK  $i a$

Octal Code:  $200 + 20i + a$

Execution Time: 4.5 microseconds

Operation: If the address part (the contents of the rightmost ten bits) of register  $a$  ( $0 \leq a \leq 17$ ) equals 1777, skip the next register in the instruction sequence; otherwise execute the next instruction in sequence. If  $i = 1$ , the address part of register  $a$  is first indexed by one, using 10-bit binary addition without end carry. The leftmost two bits are unchanged. Thus, 1777 is indexed to 0000; 3777 to 2000; 5777 to 4000; and 7777 to 6000.

## SHIFT INSTRUCTIONS

The shift-class instructions rotate the accumulator either left or right. When the  $i$  bit is 1, the link bit is included; when 0, the link bit is excluded. The execution time for the shift-class instruction is shown below.

n (octal) $0 \leq n \leq 17$	0, 1	2, 3	4, 5	6, 7	10, 11	12, 13	14, 15	16, 17
time $\mu$ sec (decimal)	3	4.5	6	7.5	9	10.5	12	13.5

### Rotate Left (ROL)

Mnemonic: ROL  $i n$

Octal Code:  $240 + 20i + n$

Operation: Rotate the contents of the accumulator  $n$  places to the left, with or without the link bit. The  $i$ -bit specifies one of two variations as shown in figure 8.




Figure 8 Bit Rotation of ROL Instruction

### Rotate Right (ROR)

Mnemonic: ROR  $i n$

Octal Code:  $300 + 20i + n$

Operation: Rotate the contents of the accumulator  $n$  places to the right, with or without the link bit. Information shifted out of A bit 11 is also shifted into bit 0 of the Z register, and the Z register is shifted right. The  $i$ -bit specifies one of two variations as shown in figure 9.




Figure 9 Bit Rotation of ROR Instruction

### Scale Right (SCR)

Mnemonic: SCR  $i$   $n$

Octal Code:  $340 + 20i + n$

Operation: Shift the contents of the accumulator, with or without the link bit,  $n$  places to the right without changing the sign bit, replicating the sign in  $n$  bits to the right of the sign bit. The  $i$ -bit specifies one of two variations as shown in figure 10.




Figure 10 Bit Shifting of SCR Instruction

## SKIP INSTRUCTIONS

The skip instructions modify the instruction execution sequence according to the  $i$  bit. The next register in the instruction sequence is skipped if:

$i = 0$  and the specified condition is met

or

$i = 1$  and the specified condition is not met.

Otherwise, the next instruction in sequence is executed. The skip instructions are explained as follows:

### Skip on External Level (SXL)

Mnemonic: SXL  $i$   $n$

Octal Code:  $400 + 20i + n$

Execution Time:  $3 \mu\text{sec}$

Condition: The signal on the external level line  $n$  is  $-3v$  (as opposed to  $0v$ ).

$0 \leq n \leq 13$ .

### Key Struck Skip (KST)

Mnemonic: KST  $i$  (SXL  $i$  15)

Octal Code:  $415 + 20i$

Execution Time:  $3 \mu\text{sec}$

Condition: A key has been struck on the teletype and has not yet been read into the LINC Accumulator (KBD instruction not yet given).

### **Skip on Sense Switch (SNS)**

Mnemonic: SNS i n  
Octal Code: 440 + 20i + n  
Execution Time: 3 microseconds  
Condition: SENSE switch N is up.  $0 \leq n \leq 5$ .

### **Accumulator Zero Skip (AZE)**

Mnemonic: AZE i  
Octal Code: 450 + 20i  
Execution Time: 3 microseconds  
Condition: Accumulator contains either 0000 or 7777.

### **Accumulator Positive Skip (APO)**

Mnemonic: APO i  
Octal Code: 451 + 20i  
Execution Time: 3 microseconds  
Condition: The sign bit (bit 0) of the accumulator is 0.

### **Link Zero Skip (LZE)**

Mnemonic Code: LZE i  
Octal Code: 452 + 20i  
Execution Time: 3 microseconds  
Condition: The link bit is 0.

### **Interblock Zone Skip (IBZ)**

Mnemonic: IBZ i  
Octal Code: 453 + 20i  
Execution Time: 3 microseconds  
Condition: The selected tape unit is up to speed and at an interblock zone.

### **Overflow (FLO)**

Mnemonic: FLO i  
Octal Code: 0454 + 20i  
Execution Time: 3 microseconds  
Condition: The overflow flip-flop (FLOFF) is set to 1. Overflow is set during the execution of ADD, ADA, ADM, or LAM if the sum of two positive numbers is negative or the sum of two negative numbers is positive. If ADD, ADA, ADM, or LAM is executed and no overflow occurs, FLOFF is set to 0.

### **Z Zero Skip (ZZZ)**

Mnemonic: ZZZ i  
Octal Code: 0455 + 20i  
Execution Time: 3 microseconds  
Condition: Bit 11 of Z is 0.

## **HALF-WORD INSTRUCTIONS**

Three instructions deal with 6-bit numbers or half words. These instructions use the index registers and have the four addressing variations as the index class, but specify either the left or right half of memory register X as the operand. Details of programming these instructions are given in the previous chapter.



### **Load-Half (LDH)**

Mnemonic: LDH  $i \beta$

Octal Code:  $1300 + 20i + \beta$

Execution Time: 3-4.5 microseconds

Operation: Copy the contents of the designated half of register Y into the right of the accumulator. Clear the left half of the accumulator. The contents of register Y are unchanged.

### **Store Half (STH)**

Mnemonic: STH  $i \beta$

Octal Code:  $1340 + 20i + \beta$

Execution Time: 4.5-6 microseconds

Operation: Copy the contents of the right half of the accumulator into the designated half of register Y. The contents of the accumulator and of the other half of register Y are unchanged.

### **Skip if Half Differs (SHD)**

Mnemonic: SHD  $i \beta$

Octal Code:  $1400 + 20i + \beta$

Execution Time: 4.5-6 microseconds

Operation: If the contents of the right half of the accumulator do not match the contents of the designated half of register Y, skip the next instruction in sequence; otherwise, execute the next instruction. The contents of the accumulator and of register Y are unchanged.

## **OPERATE INSTRUCTIONS**

### **Operate Channel (OPR)**

Mnemonic: OPR  $i n$

Octal Code:  $500 + 20i + n$

Execution Time: Greater than 150 microseconds

Operations: This instruction signals PROGOFOP to execute input/output routine designated by the user (see chapter 7). OPR 13 thru OPR 17 are defined below.

### **PDP-8 Mode (PDP)**

Mnemonic: PDP

Octal Code: 513

Execution Time: Approximately 150 microseconds

PROGOFOP Operation: This instruction transfer control to PDP-8 mode by executing a PDP-8 JMS instruction to the absolute address (Y) contained in the LINC A register. This address is taken to be in the first 4K segment of the LINC-8 memory. By doing a PDP-8 JMP I Y control is returned to PROGOFOP, thereby restarting the LINC processor at the location contained in the LINC P register. This means the instruction immediately following the PDP instruction unless the PDP-8 program which was executed changed the LINC P register by an IOT instruction. The LINC A register is unchanged.

### **Type Out (TYP)**

Mnemonic: TYP

Octal Code: 514

Execution Time: Approximately 150 microseconds if teleprinter is free.

PROGOFOP Operation: The ASCII character in the right 8 bits (bits 4-11) of the LINC A register is put in the teleprinter buffer and typed out on the tele-

type printer. Control is returned to the LINC immediately. If the teleprinter is not free (i.e., still typing a previous character) the instruction pauses until the character can be placed in the teleprinter buffer. The LINC A register is unchanged.

### Keyboard (KBD)

Mnemonic: KBD i

Octal Code: 515 + 20i

Execution Time: Approximately 150 microseconds

PROGOFOP Operation: Clear the accumulator. If a key has been struck since the last KBD instruction, read its 6-bit code number into the right half of the accumulator. If no key has been struck and  $i = 1$ , pause until a key is struck and continue as above. If no key has been struck and  $i = 0$ , execute the next instruction.

### Right Switches (RSW)

Mnemonic: RSW

Octal Code: 516

Execution Time: Approximately 150 microseconds

PROGOFOP Operation: Copy the contents of the RIGHT Switches into the accumulator.

### Left Switches (LSW)

Mnemonic: LSW

Octal Code: 517

Execution Time: Approximately 150 microseconds

PROGOFOP Operation: Copy the contents of the LEFT Switches into the accumulator.

## MISCELLANEOUS

### Halt (HLT)

Mnemonic: HLT

Octal Code: 0000

Operation: Halt the computer. The RUN light on the console is turned off. The LINC-8 can be restarted only from the console.

### Z to A (ZTA)

Mnemonic: ZTA

Octal Code: 0005

Execution Time: 3 microseconds

Condition: As shown in figure 11, the contents of Z, bits 0 to 10, replace the contents of A, bits 1 to 11. Bit 0 of A is set to 0. Bit 11 of Z is ignored. The contents of Z are unchanged.




Figure 11 Bit Transfer of ZTA Instruction

**Clear (CLR)**

Mnemonic: CLR

Octal Code: 0011

Execution Time: 3 microseconds

Operation: Clear the accumulator, the link bit, and the Z register.

**Accumulator to Relay (ATR)**

Mnemonic: ATR

Octal Code: 0014

Execution Time: 3 microseconds

Operation: Copy the contents of the right half of the accumulator (bits 6-11) into the relay register. The contents of the accumulator are unchanged.

**Relay to Accumulator (RTA)**

Mnemonic: RTA

Octal Code: 0015

Execution Time: 3 microseconds

Operation: Copy the contents of the relay register into the right half of the accumulator (bits 6-11) and clear the left half of the accumulator. The contents of the relay register are unchanged.

**No Operation (NOP)**

Mnemonic: NOP

Octal Code: 0016

Execution Time: 3 microseconds

Operation: This instruction provides a delay of 3 microseconds before proceeding to the next instruction. (It does nothing else.)

**Complement Accumulator (COM)**

Mnemonic: COM

Octal Code: 0017

Execution Time: 3 microseconds

Operation: Complement the contents of the accumulator.

## CHAPTER 4

### LINC TAPE SYSTEM

The LINC tape system (figure 12) is a standard feature of the basic LINC-8 and serves as an auxiliary magnetic tape data storage facility. The LINC tape system stores information at fixed positions on magnetic tape as in magnetic disk or drum storage devices, rather than at unknown or variable positions as is the case in conventional magnetic-tape systems. This feature allows replacement of blocks of data on tape in a random fashion without disturbing other previously recorded information. In particular, during the writing of information on tape, the system reads format (mark) and timing information from the tape and uses this information to determine the exact position at which to record the information to be written. The same mark and timing information is used to locate data to be read back from the tape.




Figure 12 LINC Tape System

This system has a number of features to improve its reliability and make it exceptionally useful for program updating and program editing applications. These features are: phase or polarity sensed recording on redundant tracks; reading and writing in forward direction; search (reading block marks) in either forward or in reverse direction; and a simple mechanical mechanism utilizing hydrodynamically lubricated tape guiding (the tape floats on air during tape motion and does not touch any metal surfaces. In factory tests a tape has made 30,000 passes over the read/write head with negligible signs of wear.)

#### LINC-8 TAPE FORMAT

The LINC tape system makes use of a 10-track read/write head. Tracks are arranged in two redundant 5-bit channels. These channels hold a timing track, a mark track, and three information tracks. Redundant recording of each 5-bit tape character on nonadjacent tracks materially reduces bit drop outs and minimizes the effect of skew. Series connection of corresponding track heads within both channels and the use of Manchester phase recording techniques, rather than amplitude sensing techniques, virtually eliminate drop outs.

The timing and mark tracks control the timing of operations within the control unit and establish the format of data contained on the information tracks. The timing and mark tracks together with identifying block numbers are recorded prior to all normal data reading and writing on the information tracks. The timing of operations performed by the tape drive and some control functions are determined by the information on the timing track. Therefore, wide variations in the speed of tape motion do not affect system performance. Information read from the mark track is used during reading and writing data to indicate the beginning and end of data blocks and to determine the functions performed by the system in each control mode.

During normal data reading, the LINC-8 assembles 12-bit computer length words from four successive lines read from the information tracks of the tape. During normal data writing, the control disassembles 12-bit words and distributes the bits so they are recorded on four successive lines on the information tracks. Checksums are recorded with the data and used during subsequent reading operations to verify the correctness of data transfers.




Figure 13 Standard LINC Tape Format

At each end of the tape is an area called the End Zone which provides physical protection for the rest of the tape. When a tape which has been left moving as the result of executing a LINC tape instruction with  $i = 1$  reaches an end zone, the tape stops automatically. (This prevents the tape from being pulled off the reel.) Words marked C and G above do not generally concern the programmer except insofar as they affect tape timing. The computer uses words marked C to ensure that the tape writers are turned off following a Write instruction. Words marked G, called "guard" words, protect the forward and backward block numbers when the Write current is turned on and off. The word marked CS is the check sum word (complement of sum of all data words).

BN is the forward block number, this causes a block interrupt in the forward direction. BN is the backward block number and causes a block interrupt when the tape is going backwards. The number assembled by the tape control from BN or BN (depending on direction) will always be the complement of the number of the block, i.e., the BN read for block 200 would be 7677. When searching tape, the block number (i.e. 7677 for block 200) will be read just prior to that block passing over the tape head, independent of direction. This means the backward block number corresponding to a given block is located just after the block, and the forward block number just precedes the data block.

Inter-block zones are spaces between block areas which can be sensed by the skip class instruction, IBZ i, when either tape is moving either forward or backward. The purpose of such sensing is to make programmed block searching more efficient.

A tape contains a series of data blocks that can be of any length. Information on the mark track determines block length. Usually a program which writes mark timing and block number information at specific locations establishes a uniform block length of 256 words over the entire length of a reel of tape. The ability to write variable-length blocks is useful for certain data formats. For example, small blocks containing index or tag information can be alternated with large blocks of data. (Programs supplied with LINC-8 allow writing for fixed block lengths only.) Interblock zones carrying no information are included between all blocks. The tape has special end zones at each end, and automatic stopping or reversal of direction occurs whenever an end zone is encountered.

## FUNCTIONAL DESCRIPTION

The dual LINC tape transport consists of two separate tape drives capable of handling 3½-inch reels of ¾-inch magnetic tape. Bits are recorded at a density of 420 bits per track inch at a speed of approximately 60 inches per second. While the tape control circuits are reading the two pairs of mark and timing tracks, writing may occur simultaneously in the three pairs of information tracks. Each 3-bit line of tape is read or written in approximately 40 microseconds.

The characteristics of the standard LINC tape are summarized below:

Nominal tape speed	60 inches per second ( $\pm 25\%$ )
Reading/writing rate	25,000 lines (6250 words) per second
Density	420 bits per track inch
Tape	¾ inch x 150 feet on 3½ inch reels
Tape capacity	1,572,864 bits
Block length	2½ inches
Block transfer time	1/25 second
Start/stop/reverse time	1/10 second

IOT commands from the PDP-8 operate the tape system directly. PROGOFOP generates these commands in response to a request by the LINC subsystem for an interpretation of a LINC magnetic tape instruction. In general, each such instruction specifies which of the pair of drives is to be used, which block of data on tape and which quarter of memory are involved in the transfer of data, and the direction in which data is to be transferred. PROGOFOP selects the correct drive and, if the tape on that drive is not already in motion, starts it moving in the forward direction in the search mode.

In the search mode, the tape system generates program interrupt requests whenever it encounters block numbers. The block number, which at that point has been assembled and resides in the A register, is read by PROGOFOP from the A register into the PDP-8 accumulator, and a comparison with the desired block number is made. If the comparison indicates that the tape is moving in the wrong direction, PROGOFOP generates a new direction-of-motion command. Otherwise, no change in motion is made. In either case, PROGOFOP then idles and awaits further block—number interrupt requests. Finally, when the comparison indicates that the desired block number has been found, a transfer is initiated, but only if the tape is moving in the forward direction. (If the desired block number is found while the tape is moving in the backward direction, the motion is reversed and the search continues until the above conditions are met.)

PROGOFOP then issues an IOT command to the tape system informing it that the desired block has been found, putting the system in the block-transfer mode. If the instruction calls for writing on tape, a further IOT command enables the write circuits at this point. In the block-transfer mode, the completion of the assembly of each 12-bit word causes the tape system to generate a program interrupt request. PROGOFOP accepts these requests and transfers the next word to or from memory as required (via the PDP-8 accumulator and the LINC B register), indexing an internally programmed address and word counter, and building up a checksum for later use.

For read tape instructions, when the entire block has been transferred, PROGOFOP compares the computed checksum with the checksum stored on tape and repeats the entire search and transfer process if it finds a checksum discrepancy. For write-tape operation, the computed checksum is simply written on the tape immediately following the block.

Oncompletion of a tape operation, the tape drive may be either stopped or left in motion. This is specified by bit 7 of the MTP instruction word and carried out by PROGOFOP via an IOT command.

## FORMAT FOR MTP INSTRUCTION

All LINC-tape class instructions are two-word instructions (see figure 14). The first word specifies the instruction, selects the left or right tape unit, and determines the motion of the tape following the completion of the instruction. The second word specifies the memory quarter(s) and the tape block address(es) used in the transfer.




Figure 14 LINC Tape Instruction Format

Unit bit: If  $u = 0$ , the lefthand unit is selected.  
 If  $u = 1$ , the righthand unit is selected.

QN & BN bits: (for instructions RDC, RDE, WRC, WRI)

The QN bits specify the quarter of memory involved.  
 The BN bits specify the block of tape involved.

QN & BN bits: (for instructions RCG and WCG)

The QN bits specify the number of consecutive block-quarter transfers to occur after the first block-quarter transfer.  
 The BN bits specify the first block of tape involved in the transfer. Bits 9 through 11 of the BN bits specify the first quarter of memory involved in the transfer.

QN & BN bits: (for instructions MTB and CHK)

The QN bits have no meaning. In the CHK instruction, the BN bits specify the block involved. The use of the BN bits in the MTB instruction is explained under that instruction.

**Magnetic Tape Control (MTP)**

Mnemonic: MTP i u  
 QN BN

Octal Code: MTP i u                       $700 + 20i + 10u$   
 QN BN                                       $1000QN + BN$

Operation:

Motion Control

$i = 0$  Tape stops after instruction execution.

$i = 1$  Tape is left in motion after instruction execution.

Unit Selection

$u = 0$  Tape unit #0.

$u = 1$  Tape unit #1.

QN: Quarter Number                       $0 \leq QN \leq 7$

QN	Memory Registers
0	0-377
1	400-777
2	1000-1377
3	1400-1777

QN	Memory Registers
4	2000-2377
5	2400-2777
6	3000-3377
7	3400-3777

BN: Block Number                       $000 \leq BN \leq 777$  (octal)

1 Tape = 512 (decimal) blocks.

1 Block = 256 (decimal) words.

1 Word = 12 (decimal) bits.



Data sum = sum without end-around carry of 256 words in block.

Checksum = complement of data sum.

Transfer check = data sum + checksum.

= -0 if block is transferred correctly.

≠ -0 if block is transferred incorrectly.

### **Read and Check (RDC)**

Mnemonic: RDC i u

Octal Code: 700 + 20i + 10u

Operation: Copy block BN into memory quarter ON and check the transfer. If the block is transferred correctly, leave -0 in the accumulator and execute the next instruction; otherwise, repeat the instruction. The information on tape is unchanged.

### **Read and Check Group (RCG)**

Mnemonic: RCG i u

Octal Code: 701 + 20i + 10u

Operation: Copy block BN into the memory quarter whose number corresponds to the rightmost three bits of BN (block 773 into quarter 3, etc.) and copy the following consecutive QN blocks into the following consecutive memory quarters (block 000 follows block 777, quarter 0 follows quarter 7). Check each block transfer and repeat if necessary until all blocks have transferred correctly; then leave -0 in the accumulator and execute the next instruction. The information on tape is unchanged.

### **Read Tape (RDE)**

Mnemonic: RDE i u

Octal Code: 702 + 20i + 10u

Operation: Copy block BN into memory quarter QN and leave the transfer check in the accumulator. The information on tape is unchanged.

### **Move Toward Block (MTB)**

Mnemonic: MTB i u

Octal Code: 703 + 20i + 10u

Operation: Subtract the next block number encountered from BN, leaving the difference in the accumulator. When i = 1, leave the tape moving forward if the difference is positive and backward if the difference is negative or -0.

### **Write and Check (WRC)**

Mnemonic: WRC i u

Octal Code: 704 + 20i + 10u

Operation: Copy the contents of memory quarter QN into block BN and check the transfer. If the memory contents are transferred correctly, leave -0 in the accumulator and execute the next instruction; otherwise, repeat the instruction. The contents of memory are unchanged.

### **Write and Check Group (WCG)**

Mnemonic: WCG i u

Octal Code: 705 + 20i + 10u

Operation: Copy the contents of the memory quarter whose number corresponds to the rightmost three bits of BN into block BN (quarter 5 into block 665, etc.) and copy the contents of the following consecutive QN quarters into the following consecutive blocks (quarter 0 follows quarter 7, block 000 follows block 777). Check each transfer and repeat if necessary until all blocks have been written correctly; then leave -0 in the accumulator and execute the next instruction. The contents of memory are unchanged.

**Write Tape (WRI)**

Mnemonic: WRI i u

Octal Code:  $706 + 20i + 10u$

Operation: Copy the contents of memory quarter QN into block BN and leave the checksum in the accumulator. The contents of memory are unchanged.

**Check Tape (CHK)**

Mnemonic: CHK i u

Octal Code:  $707 + 20i + 10u$

Operation: Find block BN, form its transfer check and leave it in the accumulator. The information on tape and the contents of memory are unchanged.



## CHAPTER 5

### DISPLAY SYSTEM

The basic LINC-8 includes a rack-mounted cathode-ray-tube display scope (see figure 15) for presenting data in numerical or graphical form. The DISPLAY instruction brightens a spot in a 512 x 512 array at specified H and V coordinates. The DISPLAY-CHARACTER instruction brightens spots in a sub-array of 2 x 6 points according to a pattern held in memory, thereby enabling the user to form point-by-point characters at high speed. A selection switch provided on the right-hand plug-in unit (see figure 15) can be set to respond to one or both of two intensification signals supplied by the display instructions (bit 0 of the horizontal deflection word).




Figure 15 Cathode-Ray-Tube Display Scope

An optional scope may be driven in parallel with the display scope for additional display capability. If desired, two different displays may be presented through use of the selection switches on each scope.

Potentiometer control knobs numbered 0-7 are mounted on the display scope plug-in units. These controls are not directly related to the display system, but the operator may use them to set or continuously vary parameters used by the program; for example, to determine the size or position of the display. These potentiometers are directly connected to input channels 0-7 of the multiplexed A-D conversion system (see Chapter 6).

The x and y deflection voltages are derived from 9-bit D-A converters connected directly to the least significant 9 bits of the LINC B and A registers respectively. These analog output voltages are available on the 9 pin winchester connector on the front of the right hand scope plug in unit. These analog outputs are approximately 0 to -3V at 3,000  $\Omega$  output impedance (resistive). These two analog output channels may be used directly by either using E stop or F stop (see Chapter 7) or by using PDP-8 IOT instructions to load the LINC A and B registers (while executing a program in PDP-8 mode). Such analog outputs may be used for x-y plotters, auxiliary scope displays or any voltage controlled device. The pin connections for the analog outputs are

below.

- A — y deflection
- B — y return
- C — ON INTENSITY 0
- D — ON INTENSITY 1
- E — Chassis GND
- F — OFF INTENSITY
- G — INTENSITY Return
- J — x deflection
- K — x return

## INSTRUCTIONS

### Display (DIS)

Mnemonic: DIS  $i \alpha$

Octal Code:  $140 + 20i + \alpha$

Execution Time:  $18 \mu\text{sec}$

Operation: Display on the scope a point whose vertical coordinate is specified by the rightmost nine bits of the accumulator and whose horizontal coordinate is specified by the rightmost nine bits of register  $\alpha$  ( $0 \leq \alpha \leq 17$ ). The leftmost bit of register  $\alpha$  specifies one of two display channels (further selected by a switch on the display scope). The leftmost horizontal coordinate is 000; the rightmost,  $777_8$ . The lowest vertical coordinate is  $-377_8$ ; the highest,  $+377_8$ . The contents of bits 0 through 2 of the accumulator and of register  $\alpha$  do not affect the position of the point.

If  $i = 1$ , the contents of the rightmost ten bits of register  $\alpha$  are first indexed by 1, using 10-bit binary addition without end carry.

### Display Character (DSC)

Mnemonic: DSC  $i \beta$

Octal Code:  $1740 + 20i + \beta$

Execution Time:  $75-149 \mu\text{sec}$  depending on number of points intensified

Operation: DSC is an index-class instruction which intensifies points in a  $2 \times 6$  pattern on the display scope. Register Y holds the pattern word, which is examined from right to left beginning with bit 11; for each bit found to be 1 a point is intensified. Numbered points in figure 16 correspond to bit positions of the pattern word:




Figure 16 Bit Positions of DSC Instruction

The H-coordinate is held in register 1, and bit 0 of register 1 selects the display channel. The initial contents of register 1, plus 4, are the H-coordinate of point 11. The V-coordinate is held in the accumulator. The initial contents of the accumulator with the rightmost five bits (A<sub>7-11</sub>) automatically cleared by the computer, are the V-coordinate of point 11. Spacing between points is +4 in both horizontal and vertical directions. At the end of the instruction the value in register 1 has been incremented by 10<sub>8</sub> and bits 7-11 of the accumulator contain 30<sub>8</sub>. The contents of bits 0-6 of the accumulator and the contents of register Y are not changed.

## PATTERN WORDS FOR CHARACTER DISPLAY

By using two consecutive DSC instructions a 4 x 6 matrix is displayed. Below is a table of 24-bit patterns for a 4 x 6 display, using the DSC instruction, of all characters on the LINC keyboard. The table is ordered numerically as the characters are coded on the keyboard. Table entries for non-displayable characters are zero. A more complete discussion of programming aspects of character displays is given in Programming the LINC-8.

0	4136	A	4477	U	0177
	3641		7744	V	7701
1	2101	B	5177		0176
	0177		2651	W	7402
2	4523	C	4136		0677
	2151		2241	X	7701
3	4122	D	4177		1463
	2651		3641	Y	6314
4	2414	E	4577		0770
	0477		4145	Z	7007
5	5172	F	4477		4543
	0651		4044	=	6151
6	1506	G	4136		1212
	4225		2645	μ	1212
7	4443	H	1077		0107
	6050		7710	'	0107
8	5126	I	7741		0500
	2651		0041	.	0006
9	5120	J	4142		0001
	3651		4076	⊖	0000
EOL	0000	K	1077		4577
	0000		4324	[	7745
del	0000	L	0177		4177
	0000		0301		0000
SPACE	0000	M	3077		
	0000		7730		
i	0101	N	3077		
	0126		7706		
p	3700	O	4177		
	3424		7741		
l	0404	P	4477		
	0404		3044		
M	0404	Q	4276		
	0404		0376		
+	0437	R	4477		
	0000		3146		
	0077	S	5121		
	0077		4651		
#	3614	T	4040		
	1436		4077		
CASE	0000				
	0000				

## CHAPTER 6

# ANALOG-TO-DIGITAL SYSTEM

The basic LINC-8 includes a multiplexed analog-to-digital converter with a sample-and-hold circuit. Conversion is controlled by the SAM + n (sample channel n) instruction. Eight preamplifier channels with input impedance of 50,000 ohms are supplied within the data terminal panel to receive external signals within the range of  $-1$  to  $+1$ v. The input for these eight channels is the phone plug on the data terminal panel face. Eight additional channels receive reference levels selected by potentiometer knobs mounted on the display scope. The sample and hold circuit will accurately track a signal that swings the entire dynamic range in 2 microseconds. The circuit starts holding 2.5 microseconds after the start of the sample instruction.

### INSTRUCTION

#### Sample (SAM)

Mnemonic: SAM i n

Octal Code:  $100 + 20i + n$

Execution Time: 19.5 microseconds

Operation: Sample the signal on input line n ( $0 \leq n \leq 17$ ) and leave its numerical value, eight bits plus sign, in the rightmost nine bits of the accumulator, replicating the sign in the leftmost three bits of the accumulator. Lines 0 through 7 are used by eight potentiometers located at the display scope. Lines 10 through 17 are used by analog inputs at the data terminal module; on these lines  $+1$ v corresponds to  $+377_8$ , and  $-1$ v corresponds to  $-377_8$ . The i bit has no effect.

Optional Channels: An option available with the LINC-8 extends the number of channels to 32. With this option, the right five bits of the sample instruction (bits 7-11) specify the channel to be used. Additional preamplifiers which accept  $\pm 1$ v inputs and which have an input impedance of 50,000 ohms can be connected to these optional channels.

## CHAPTER 7

### LINC — PDP-8 INTERCOMMUNICATION

There are several areas to be considered in discussing the intercommunication of the LINC and PDP-8 processors in the LINC-8 system. The first is the method of transferring program modes and information between LINC and PDP-8 (This includes the PDP-8 IOT instructions). The second is the logic elements of the LINC-8 system and their function.

#### PROCESSOR INTERCOMMUNICATION

##### Control Transfer Between Processors

There are two cases to consider in transferring control between processors. The first and simplest case is where no dispatching is required: The processor not currently in use is required to execute only one possible subprogram. The second case requires selection among several subprograms or subroutines for execution in the alternate processor mode. To choose the appropriate subroutine modification of the alternate processor's program counter is necessary.

An example of the first, nondispatching case is that of a PDP-8 program using the LINC processor strictly for display. Another example would be a LINC program relying on the PDP-8 processor to service only one peripheral device, such as 138E/139E ADC and multiplexer control (not on interrupt). The second, more general, case is well exemplified by the program of operation, PROGOFOP, a collection of subroutines to service many of the special LINC features. The appropriate subroutine is called into play for each particular condition to be serviced.

Let us examine the nondispatching case first. No changes need be made to the program counter register. Transfer of control back and forth is straightforward. Since the PDP-8 processor is in data break when the LINC processor is operational, a simple (LINC) HLT instruction stops LINC operation and transfers control back to the PDP-8. Program operation resumes in the PDP-8 at the location following the one in which control was transferred to the LINC. Similarly, to transfer control from the PDP-8 to the LINC, the instruction sequence, CLA, TAD (12), ICON, is executed. The LINC subprogram resumes where it was interrupted by HLT. The programmer can arrange jumps and halts so that a CLA, TAD, ICON sequence is an effective call to a LINC processor subroutine. In the same way a HLT can be effectively a call to a PDP-8 subroutine. An example follows below.

The most efficient means by which the LINC scope is used in a PDP-8 program takes advantage of the shared memory between the two processors. Control is transferred to a short LINC program to display a list of points. The LINC processor transfers control back to the 8-processor upon encountering a halt instruction (HLT).

The PDP-8 program is given in detail :

Memory Address	Memory Buffer	Effect
MAIN,	..... ..... CLA TAD (12)	/12 OCTAL, TRANSFERS /CONTROL TO LINC PROCESSOR /AT LOCATION IN LINC P /REGISTER. (LAST PDP-8 INST.) /CONTROL IS RETURNED HERE
EXIT, RETURN,	ICON NOP ..... .....	

The LINC program is given in detail below:

Memory Address	Memory Buffer	Effect
20 DISPL,	LDA i 2 DIS i 3  XSK i 4	/LOADS LINC AC WITH CONTENTS /OF LOC SPECIFIED BY XR2 /DISPLAYS: X, Y /Y = (AC), (XR3) = (XR3) + 1, X = /(XR3) /SEE IF ENTIRE LIST HAS BEEN /DISPLAYED /MORE DISPLAYING
SETUP,	JMP 20 SET i 2 LIST-1  SET i 4 POINTS  SET i 3 -1 HLT JMP 20	



LINC INITIALIZATION (DONE ONCE ONLY)  
 (A PDP-8 SUBPROGRAM)

INITL,	CLA	/8 AC TO LINC PROGRAM COUNTER
	TAD (SETUP)	
	ISSP	
	CLA	/ENABLE LINC SECTION
	TAD (10)	
	ICON	
	TAD (2)	/12 IN AC, GET READY TO
		/TRANSFER CONTROL. SEE LINC-8
		/USERS HANDBOOK
	ICON	/GO TO LINC PROGRAM AT
		/"SETUP"
	NOP	/SETUP IS COMPLETE
	.....	/CONTROL RETURNED HERE
	.....	/OTHER INITIALIZATIONS
	JMP MAIN	

In the second case, control must be transferred to the appropriate other-processor subroutine. This can be done when going from the PDP-8 to the LINC by setting the LINC P register with an ISSP instruction before starting the LINC (with a CLA, TAD, ICON sequence). The LINC program then starts at the location specified in the P register. Control may be transferred from the LINC main program to a PDP-8 subroutine by means of the operate (OPR) and execute (EXC) classes of LINC instructions. LINC execution of these instructions transfers control to PROGOFOP, the "program of operation." PROGOFOP determines that a LINC-generated call to the 8-processor has taken place. PROGOFOP has retrieved the current LINC instruction from the LINC processor and retains it in memory location "linstr." By examining this location, the user may determine which subroutine to call. He must change a few locations in PROGOFOP to accomplish this. These changes along with the other programming required to implement such a subroutine are described below.

PROGOFOP sections which need to be modified for user-defined OPR and EXC instructions follow:

Memory Address	Memory Buffer	Effect
PROGOFOP NOW READS: EXECUT,	TAD LINSTR NOP	/LINC INSTR TO AC
ALTERATION TO PROGOFOP: EXECUT,	TAD LINSTR JMS EXCTAB	/LINC INSTR TO AC /JMP TO DISPATCHING /ROUTINE

The user would change the "NOP" to JMP EXCTAB, (jump to EXC class dispatching subroutine-JMS is a jump to subroutine in PDP-8 coding). The jump is made to EXCTAB + 1, and the PDP-8 program counter is stored in location EXCTAB. To return to PROGOFOP the user should jump to the location held in EXCTAB, that is JMP I EXCTAB. PROGOFOP will then recall the LINC processor at the location following the EXC. A program which transfers control to the appropriate EXC subroutine is shown below (this is called dispatching).

Memory Address	Memory Buffer	Effect
EXCTAB,	0	/MASK FOR n of EXCn
	AND (37)	
	TAD (JMP I EXCGOT)	
JUMPEX,	DCA JUMPEX	/AC HOLDS JMP I EXCGOT + n
	0	/WILL HOLD A JUMP
EXCGOT,		/INSTRUCTION
	EXC 0	/LOCATIONS OF
	EXC 1	/EXC SUBROUTINES
	EXC 2	
	---	
	---	
	---	
EXCn,	$\phi$	/A SAMPLE EXC SUBROUTINE
RETURN,	JMP I EXCTAB	/RETURN TO LINC PROGRAM

The OPR class is handled in a similar fashion:

PROGOFOP reads:                      TAD LINSTR  
 OPERATE,                              NOP

The user would change the "NOP" to "JMS OPRDO" (jump to operate dispatching subroutine).

Memory Address	Memory Buffer	Effect
OPRDO,	0	/HOLDS LOC IN PROGOFOP
	AND (37)	/TO WHICH RETURN SHOULD BE MADE
	TAD (JMP I OPSORT)	/MASK FOR n of EXC n
JUMP,	DCA JUMP	/AC HOLDS JMP INSTRUCTION
	0	/"JUMP" HOLDS JMP I OPSORT + n
OPRSORT,		/WILL DO A JUMP TO
	OPRO	/PROPER LOC IN TABLE
	OPR1	/LOCATIONS OF OPR SUBROUTINES
	-----	
	-----	

An operate subroutine would then be written in normal PDP-8 coding with control being returned through PROGOFOP to the LINC program.

```

OPRn,          0
              -----
              -----
              JMP I OPRDO

```

/RETURN TO LINC PROGRAM

The following OPR instructions are already defined in PROGOFOP.

```

OPR 13          /EFFECTIVELY JMS TO A
                /8-SUBROUTINE AT
                /LOCATION SPECIFIED
                /BY (NON-ZERO) LINC ACCUMULATOR
OPR 14          /TYPE OUT ASCII CHARACTER
                /IN LINC ACCUMULATOR
OPR 15          /READ KEYBOARD
OPR 16          /READ RIGHT SWITCHES
OPR 17          /READ LEFT SWITCHES

```

A common subroutine calling sequence holds the locations of the arguments directly after the calling location. What this implies is that PDP-8 subroutines must be able to read the LINC program counter and that LINC subroutines must be able to read the PDP-8 program counter. In the first case, parameters can be accessed via the ISSP, IBAC sequence. Modification of the LINC program counter can be made while in the 8 mode by the ISSP instruction. This P register modification is necessary to prevent returning control to the LINC at the middle of a list of parameters.

For parameter transmission from a PDP-8 program to a LINC subroutine, the LINC routine must be able to determine the contents of the PDP-8 program counter. In order to do this a sequence of instructions must be executed before control is transferred to the LINC. The sequence of instructions is as follows:

Memory Address	Memory Buffer	Effect
GOLINC, PCSTOR,	JMS PCSTOR 0 TAD PCSTOR TAD (5)  DCA XR1  TAD (12) ICON A B C ----	/GET PROGRAM COUNTER /WILL HOLD PC /GET PC INTO AC /(AC) + 5 IS LOCATION OF /ICON. AC HOLDS ICON LOCATION /STORE AC IN XR1 /XR1 IS ALPHA REGISTER 1 /OF THE LINC PROCESSOR /TRANSFER CONTROL TO LINC  /PARAMETER /PARAMETERS /PARAMETERS

The LINC alpha register 1 holds the PDP-8 location at which control was relinquished. Thus, a LINC processor instruction LDA i 1 gets the location of first parameter of the subroutine into the accumulator. The sequence LDA i1, STC 2, LDA 2 gets the parameter itself. Succeeding parameters may be loaded into the accumulator through use of the same instruction sequence since index register 1 is incremented each time the sequence is executed. Control can be returned to the proper PDP-8 location via the OPR 13 instruction. Alpha register 1 holds the location of the last parameter. Control should then be returned to the PDP-8 at the location following the last parameter.

Example of OPR 13 instruction (LINC Program) use.

Memory Address	Memory Buffer	Effect
GOTO8, RESUME,	LDA i SUBR8 OPR 13 ----- ----- -----	/THE AC HOLDS PDP-8 LOCATION /TO WHICH CONTROL IS TRANSFERRED /GO TO PDP-8 PROGRAM /RESUME LINC PROGRAM
<u>8 Subroutine</u>		
SUBR8,	0  ----- ----- ----- JMP I SUBR	/HOLDS LOCATION IN PROGOFOP /TO WHICH RETURN SHOULD BE /MADE FOR RESTARTING THE /LINC    /PROGOFOP WILL RETURN /CONTROL TO THE LINC AT THE /LOCATION FOLLOWING THE OPR 13

## LINC-8 INTERCOMMUNICATION

The reader is referred to the LINC-8 Maintenance Manual and Engineering drawings for a more detailed description of each of the following logic elements. Following each logic element will be the drawing number of the source of the element.

### Indicator Flip Flops

These are used by PROGOFOP to indicate various states. They are set by the IACF instruction and cleared with an ICON instruction or PWR CLEAR.

**Clear FF:** This is used only as an indicator by PROGOFOP to indicate the clear switch was hit and LINC memory is clear. (LINC 8-0-L16)

**IBI FF:** This is set by PROGOFOP to indicate the instruction-by-instruction state. Outputs from IBI eventually cause IBI or match FF to be set, thereby forcing the LINC to execute only one instruction at a time. (LINC 8-0-L16)

**F STOP FF:** This flip flop is set by PROGOFOP to cause the IBI or match FF to be set when an instruction is fetched from the address specified by the left switches. (LINC 8-0-L16)

**E STOP FF:** As above, but causes IBI or match FF to be set when an instruction references an address set in the LS while executing the instruction. (LINC 8-0-L16)

**AUTO FF:** Indicates when the LINC is in the Auto Restart mode. This flip flop enables the Auto Restart Delay to set the Restart INT flip flop. (LINC 8-0-L16) Auto FF is also cleared with the LINC HLT instruction.

**KST:** This flip flop has no indicator; it is used to signal the LINC that a teletype key has been struck. This allows the teletype to be program compatible with the classic LINC keyboard. The KST flip flop is tested with the LINC instruction KST. (LINC 8-0-L16)

**MARK FF:** This flip flop enables the table control to write data on the Mark and Timing track of tape. The flip flop is set only if both the IACF instruction (AC bit 9 set) is given and the LINC Mark switch is raised. (LINC 8-0-M12)

**EXTENDED TAPE UNITS:** These two flip flops select which dual tape transport is to respond to LINC mode tape commands. These are used only on systems equipped with more than one dual LINC tape transport. (LINC 8-0-M10)

### Interrupt Flags and Control Flip Flops

In general these flip flops are indication of internal LINC conditions and are set from the LINC Processor. They can be examined and cleared by PDP-8 IOT programming. They are cleared with PWR CLEAR, and most will cause the LINC Processor to halt.

**TAPE INTERRUPT FF:** This flag is set by the tape control when a block number is assembled while in Search mode; or when a single word is assembled while the tape control is in the Block mode. (LINC 8-0-L16)

**IBI OR MATCH INT:** This flip flop is set to indicate to PROGOFOP that the LINC has stopped due to either an Instruction-by-Instruction stop or a match condition in E-Stop or F-Stop mode. (LINC 8-0-L16)

**EXECUTE CLASS INT:** This indicates the LINC Processor has halted because an EXC Class instruction needs to be executed by PROGOFOP (OPR, EXC, MTP instructions). The decoded LINC instruction levels for MTP, EXC and OPR are read directly by PROGOFOP along with the interrupt status. (LINC 8-0-L16)

**LINC CONSOLE INT:** This flip flop is set when any single LINC console switch is raised. This flag tells PROGOFOP to examine the switches and take appropriate action. With the exception of the Mark switch (as described above) and the Load switch, which generates LOAD PULSE, no other LINC console switches have any function except to be read into the PDP-8 AC for PROGOFOP action. (LINC 8-0-L10)

**RUN INT:** This flip flop indicates that the LINC Processor was running and it was stopped by some function other than a LINC HALT instruction. Therefore, PROGOFOP should restart the LINC when finished answering the problem that stopped the LINC, such as a MTP instruction for PROGOFOP to execute. (LINC 8-0-L16)

**AUTO RESTART INTERRUPT:** This flip flop is set by the timing out of the Restart Delay if the LINC AUTO FF is set. The Restart Delay is fired off by an ICON instruction and the period is set by the delay knobs on the LINC console. (LINC 8-0-L16)

**EXT INT:** This flip flop is not read into the PDP-8 AC. It is used to stop the LINC Processor when an external device (such as the teletype) requests a program interrupt while the LINC Processor is running. (LINC 8-0-L16)

**LINC INT:** This flip flop is not read into the PDP-8 AC. It is used to request a PDP-8 program interrupt (if the LINC is selected). The LINC does not have to be running. LINC INT is set by any of the following conditions existing. (LINC 8-0-L16)

TAPE INT  
EXECUTE CLASS INT  
LINC CONSOLE INT  
AUTO RESTART INT  
EXT INT

### Special Linc Flip Flops

**LSEL FF:** This is the LINC select flip flop. This flip flop enables the LINC Program Interrupt Requests, Data Break requests, and INCREMENT MB Signals to be connected to the PDP-8 IO Bus system. In addition, it enables the LINC Processor to run. It is set by an ICON instruction or the LOAD PULSE. LSEL FF is cleared by PWR CLR. (LINC 8-0-L16)

**LBRK:** This flip flop requests the PDP-8 data break. Setting this flip flop starts the LINC processor. LBRK is set by an ICON or LOAD PULSE. It is cleared by a LINC HALT instruction, any function which sets the LINC INT flip flop, end load, or PWR CLR. (LINC 8-0-L16)

### TAPE CONTROL

The tape control has four basic states:

#### Load Mode:

This state is entirely hardware controlled and is used to read tape Block 0 into PDP-8 Memory location 0000 to 0376 inclusive. The state is started by lifting the load lever and terminated when the transfer is complete.

Tape starts in the reverse direction and continues until an end zone is encountered. Tape then reverses (forward) and finds block 0. Block 0 is transferred into memory and the PDP-8 started at location 0000 or 0001 depending on whether the PDP-8 was stopped or running when the load switch was lifted.

#### Search Mode:

In this mode Block marks will set the TAPE INT flip flop and the block number corresponding to that block mark will be in the LINC A register until the next block mark is encountered. If an END mark is encountered while tape is moving in the Search Mode, an automatic reversal of the motion flip flops Mo and M1 (and tape direction) takes place. (See Tape Motion discussion).

## Block Mode

In this mode, every 4 lines of tape, which corresponds to one data word (12 bits) cause the TAPE INT flip flop to be set. This occurs approximately every 160 microseconds if the tape is up to speed. One microsecond after the TAPE INT flip flop is set, a Jam transfer from the LINC Z register to the LINC A register takes place. During tape reading (i.e., WRITE FF not on) data is assembled in the Z register therefore the LINC A register will buffer the assembled 12-bit word, while the Z register assembles the next word (160 microseconds nominal). PDP-8 programming then must take the word in the A register within the 160 microseconds.

## Block Mode and Write FF turned on:

All of the above apply, but in addition, the Z register is cleared and then the LINC B Register transferred to the LINC Z register when the TAPE INT flip flop is set. The information in the Z register is then disassembled onto tape. The next word to be written on tape must be placed in the LINC B register within the 160 microseconds (nominal) time it takes to write one 12-bit word. The WRITE FF enables the TAPE WRITERS.

## No Mode

This fourth mode is the state of the tape control if it is in none of the above modes. Tape may be moving in this mode. Some special functions of this mode are described in MOTION below:

## TAPE MOTION

The tape control has two bits ( $M_0$  and  $M_1$ ) which specify the motion according to the table below. (Also, Drawing LINC-8-0-M10)

$M_0$	$M_1$	Motion State	Tape Motion
0	0	STOP	STOPPED
0	1	BKWD	BKWD
1	0	FWD	FWD
1	1	TURN AROUND	BKWD

The motion bits are set by the ICON instruction AC MOTION. When this instruction is given, if PDP-8 AC00 = 0 then  $M_0$  is set to 1 and  $M_1$  is unchanged. If AC00 = 1, then  $M_1$  is set to 1 and  $M_0$  unchanged.

The ICON instruction 0 → MOTION clears both  $M_0$  and  $M_1$ . The motion bits are also cleared whenever an end mark is encountered and the tape control is not in the LOAD or SEARCH mode. Motion bits are also cleared when the MOTION is in the turn-around state and an INTERBLOCK zone is encountered. If the UNIT flip flop ( $U_0$ ) is changed, the motion flip flops are cleared. The Motion bits will be complemented (motion reversed) if an end mark is encountered when the control is in the SEARCH mode.

## WAYS OF CHANGING TAPE CONTROL MODES

Mode	Instruction	PDP-8 AC
SEARCH		
	Set by: ICON: SET SEARCH	2
	Cleared by: ICON: OFF SEARCH	4
	Cleared by: ICON: ON BLOCK	3
	Cleared by: POWER CLEAR	
BLOCK		
	Set by: ICON: ON BLOCK	3
	Cleared by: ICON: OFF WRITE	6
	Cleared by: ICON: SET SEARCH	2
	Cleared by: POWER CLEAR	
WRITE		
	Set by: ICON: ON WRITE	5
	Cleared by: ICON: OFF WRITE	6
	Cleared by: ICON: 0 to MOTION	0
	Cleared by: ICON: SET SEARCH	2
	Cleared by: POWER CLEAR	
	Cleared by: CHECK MARK (after check sum word on tape)	
	Cleared by: TAPE TIME NO GOOD	

(Such as change of tape MOTION causing tape timing to go out of limit)

### SUMMARY OF IOT INSTRUCTIONS FOR THE LINC SUBSYSTEM ( Execution Time: 3.75 microseconds )

Interface Control (ICON)  
Mnemonic: ICON  
Octal Code: 6141

Operation: The number in the rightmost four bits of the PDP-8 accumulator is decoded, and control pulses are sent to the LINC subsystem according to the following table.

PDP-8 AC8-11	Pulse	Effect
0	0 → MOTION	Tape $M_0$ and $M_1$ flip flops are cleared, tape motion stops.
1	AC → MOTION	$AC_0$ is transferred to $M_0$ and $M_1$ to set the selected tape unit in motion. (See tape motion above.)
2	SET SEARCH	The LINC tape control is put into the search mode, and the left or right hand unit is selected according to $ACO$ . If $ACO$ is 0, the left-hand unit (Unit 0) is selected. If $ACO$ is 1, the right-hand unit (Unit 1) is selected. In the search mode, program interrupts occur whenever block marks are encountered.



PDP-8 AC8-11	Pulse	Effect
3	ON BLOCK	The LINC tape control is put into the block-transfer mode. Program interrupts occur whenever a 4-line word has been assembled in the Z register.
4	OFF SEARCH	The LINC tape control is taken out of the search mode.
5	ON WRITE	The LINC tape writers are turned on, and search mode cleared.
6	OFF WRITE	The LINC tape writers are turned off and the block mode is cleared.
7	CLEAR INTERRUPTS	All LINC subsystem interrupt flip flops are cleared. This includes TAPE INT, IBI or Match INT, EXECUTE INT, LINC CONSOLE INT, RESTART INT, LINC INT, and EXT INT.
10	SELECT LINC	The LINC subsystem is selected.
11	DESELECT LINC	The LINC subsystem is deselected. This generates a PWR CLR pulse in the LINC system logic. This means all LINC INTERRUPT flip flops are cleared. All tape MOTION flip flops, SEARCH, MARK, WRITE, BLOCK, LOAD, KST, LINC SELECT, LINC RUN and other special internal flip flops in the system.
12	START LINC	The LINC subsystem PDP-8 data-break flip-flop is set starting LINC program execution if the LINC is selected.
13	DELAY RESTART	The auto-restart is triggered. When this delay period is complete, the RESTART INT FF is set if the LINC AUTO FF is set.
14	CLEAR Z	The Z register is cleared.
15	B → Z	A one's transfer from B to Z takes place (Set every bit of the Z register for which the corresponding bit of the B register is set).
16	Not Used	
17	Not Used	

#### Read LINC B Register (IBAC)

Mnemonic: IBAC  
Octal Code: 6143

Operation: The LINC B register (memory contents register) is read into the PDP-8 accumulator.

### Read Left Switches (ILES)

Mnemonic: ILES

Octal Code: 6145

Operation: The contents of the LEFT Switches on the dual console are read into the PDP-8 accumulator.

### Read LINC Interrupt Status (INTS)

Mnemonic: INTS

Octal Code: 6147

Operation: The contents of LINC-8 interface control flip-flops and the magnetic-tape-unit motion flip-flops are read into the PDP-8 accumulator. The bit position assignments are as follows:

<u>Bit</u>	
0	Tape interrupt flip-flop
1	LINC console function interrupt flip-flop
2	Execute-class interrupt flip-flop
3	Addres-match interrupt flip-flop
4	Auto-restart delay interrupt flip-flop
5	MTP instruction indicator
6	OPR instruction indicator
7	EXC instruction indicator
8	RUN INT flip-flop
9	Not used
10	Mag tape MOTN <sub>1</sub> flip-flop
11	Mag tape MOTN <sub>0</sub> flip-flop

### Read LINC Console Switches I (ICS1)

Mnemonic: ICS1

Octal Code: 6151

Operation: LINC console switch settings are read into the PDP-8 accumulator. The bit position assignments are as follows:

<u>Bit</u>	
0	STOP
1	FILL
2	FILL STOP
3	EXAM
4	STEP EXAM
5	INST X INST
6	STEP
7	RESUME
8	DO TOG
9	START RS
10	START 20
11	START 400

### Read LINC Console Switches II (ICS2)

Mnemonic: ICS2

Octal Code: 6153

Operation: LINC console switch settings and AUTO flip-flop are read into the PDP-8 accumulator. The bit position assignments are as follows:

Bit	
0	MARK
1	AUTO RESTART
2	I STOP
3	E STOP
4	CLEAR
5	AUTO flip-flop
6	Not used
7	Not used
8	Not used
9	Not used
10	Not used
11	Not used

### Read Memory Bank Selectors (IMBS)

Mnemonic: IMBS

Octal Code: 6155

Operation: The contents of the memory-bank selectors are read into the PDP-8 accumulator. The bit position assignments are as follows:

Bit		
0	Not used	
1	Not used	
2	UMB <sub>0</sub>	} Upper-memory-bank selector
3	UMB <sub>1</sub>	
4	UMB <sub>2</sub>	
5	UMB <sub>3</sub>	
6	UMB <sub>4</sub>	
7	LMB <sub>0</sub>	} Lower-memory-bank selector
8	LMB <sub>1</sub>	
9	LMB <sub>2</sub>	
10	LMB <sub>3</sub>	
11	LMB <sub>4</sub>	

### Set LINC Indicator Flip-Flops (IACF)

Mnemonic: IACF

Octal Code: 6175

Operation: The contents of the PDP-8 accumulator are placed in LINC indicator flip-flops according to the following assignments. The LINC B register is cleared.

Bit	
0	Not used
1	Not used
2	CLEAR flip-flop
3	INST X INST flip-flop
4	F STOP flip-flop
5	E STOP flip-flop
6	AUTO flip-flop
7	KEY STRUCK flip-flop
8	Not used
9	MARK flip-flop
10	EXTENDED TAPE UNIT U1
11	EXTENDED TAPE UNIT U2

**Set LINC B Register (IACB)**

Mnemonic: IACB

Octal Code: 6161

Operation: The contents of the PDP-8 accumulator are placed in the LINC B register.

**Set LINC S Register (IACS)**

Mnemonic: IACS

Octal Code: 6163

Operation: The contents of the PDP-8 accumulator are placed in the LINC S register, and the LINC B register is cleared.

**Set LINC P Register (ISSP)**

Mnemonic: ISSP

Octal Code: 6165

Operation: The contents of the PDP-8 accumulator bits 2-11 are placed in the LINC P register; the previous contents of the P register are placed in bits 2-11 of the LINC B register. The LINC S register is cleared.

**Set LINC Accumulator (IACA)**

Mnemonic: IACA

Octal Code: 6167

Operation: The contents of the PDP-8 accumulator are placed in the LINC B register and LINC A register.

**Read LINC Accumulator (IAAC)**

Mnemonic: IAAC

Octal Code: 6171

Operation: The contents of the LINC accumulator are placed in the LINC B register and from there are placed in the PDP-8 accumulator.

**Transfer LINC Z to A (IZSA)**

Mnemonic: IZSA

Octal Code: 6173

Operation: The contents of the LINC Z register are placed in the LINC accumulator. The LINC B register is cleared.

## CHAPTER 8

### LINC-8 OPERATION

Keys and switches on the dual console permit manual control of the LINC-8. The console gives visual indications of machine status and the contents of major registers and control flip-flops. Indicator lamps light to demote the presence of a binary 1 in specific register bits and in control flip-flops. The dual console panel is shown in figure 18. For a description of the PDP-8 portion of the dual console, the reader is referred to the PDP-8 User Manual. The functions of all controls and indicators of the LINC portion of the dual console are listed in the table below.




Figure 18 Operator Console Panel (left side)

### LINC CONSOLE CONTROLS AND INDICATORS

Control or Indicator	Function
PROGRAM COUNTER (P) Indicators	Display the contents of P. When the machine is stopped, P indicates the LINC memory location of the first instruction to be executed when the STEP key or the RESUME key is depressed.
MEMORY ADDRESS (S) Indicators	Display the contents of S, the LINC memory address of the word indicated by B.
UPPER MEMORY BANK SELECTOR (UMBS) Indicators	Display the contents of UMBS, the number of the memory bank used when the most significant bit of S is 1.
LOWER MEMORY BANK SELECTOR (LMBS) Indicators	Display the contents of LMBS, the number of the memory bank used when the most significant bit of S is 0.
MEMORY CONTENT (B) Indicators	Display the contents of B, usually the word just read or written at the LINC memory address indicated by S.
ACCUMULATOR (A) Indicators	Display the contents of A.
LINK (L) Indicator	Displays the contents of L.

Control or Indicator	Function
CONTROL (C) Indicators	Display the contents of C. When the machine stops, the contents of C are the code numbers of the last instruction executed.
RUN (R) Indicator	Indicates the on status of the RUN flip-flop. When lit, the time pulse distributor is active.
EXAM-FILL Switch	Pressing this switch examines the contents of the LINC memory location whose address is set in the RIGHT SWITCHES. The contents of the selected memory location appear in B and the address in S. Lifting this switch causes the number set in the LEFT SWITCHES to be stored in the LINC memory location whose address is set in the RIGHT SWITCHES. Releasing the switch causes the LINC to enter the examine state.
EXAM STEP-FILL STEP Switch	Pressing this key increments the contents of S by one and causes the LINC to examine the memory location whose address is then indicated by S. The contents of the selected memory location appear in B. If the LINC-8 is in the auto-restart state, holding down the EXAM-Step Switch will automatically step examine through LINC memory. Lifting this switch causes the number set in the LEFT SWITCHES to be stored in the LINC memory location indicated by S. Releasing this key increments the contents of S by one and causes the LINC to enter the examine state. S then holds the address of the LINC memory location whose contents appear in B.
RESUME-STEP Switch	Lifting this switch causes the LINC to resume operation at full speed until the next halt condition is encountered. Pressing this switch causes the LINC to halt and enter the step state. Pressing the key again causes the LINC to carry out the instruction located at the address indicated by P after which the LINC halts.
E STOP-F STOP Switch	Lifting this switch causes the LINC to enter the E-stop state.
E STOP Indicator	Pressing this switch causes the LINC to enter the F-stop state. Indicates that the LINC is in the E-stop state and will stop whenever the operand located at the memory address set in the LEFT SWITCHES is encountered. MSC, SXL, SKP, OPR, MTP, EXC, ROL, ROR, SCR, LMB and UMB class instructions will cause both an E-stop or an F-stop at the address at which they are located.
F STOP Indicator	Indicates that the LINC is in the F-stop state and will stop whenever an instruction is fetched from the memory address set in the LEFT SWITCHES.
AUTO RESTART- INST X INST	Lifting this switch causes the LINC to enter the auto-restart state.

Control or Indicator	Function
Switch	Pressing this switch stops the LINC at the end of the current instruction and causes the LINC to enter the instruction-by-instruction state.
AUTO RESTART Indicator	Indicates that the LINC is in the auto-restart state and will restart automatically after a delay period whenever the LINC halts because of an F stop, or E stop or instruction-by-instruction state. The delay period is determined by the setting of the automatic DELAY knobs.
INST X INST Indicator	Indicates that the machine is in the instruction-by-instruction state waiting for the next console action to be initiated, or the restart delay if in the auto-restart state.
MARK-CLEAR Switch	Lifting this switch with the Mark program running writes a LINC magnetic tape in standard format. Pressing this switch causes the LINC to enter the clear state. The number 0 is stored in all locations of the LINC memory.
MARK Indicator	Indicates that the LINC is executing the Mark programs, and the mark and timing channels are being written on tape.
Clear Indicator	Indicates that the LINC memory is cleared.
DO-STOP Switch	Lifting this switch causes the LINC to execute the instruction whose code number is set in the LEFT SWITCHES. If the instruction is a 2-word instruction, the number set in the RIGHT SWITCHES gives the second word. Upon completion of the instruction, the LINC halts. Pressing this switch causes the LINC to stop after completing the current instruction (the halt is immediate if the current instruction is in the MTP class). All state indicators are cleared.
START RS-START 20 Switch	Lifting this switch sets P to the LINC memory address set in the RIGHT SWITCHES and causes the LINC to begin operation at full speed starting with the instruction whose location is then indicated by P. Pressing this switch sets P to the value of 20 and causes the LINC to begin operation at full speed starting with the instruction located at LINC memory address 20.
LOAD-START 400 Switch	Lifting this switch causes the LINC-8 to transfer PROGOFOP from the basic system tape mounted on the left-hand transport of the dual magnetic-tape unit to the first 1024 locations of PDP-8 memory and the RIM and BIN loaders are placed in the top page of memory. PROGOFOP is then started, and the LINC-8 proceeds to function in the LINC mode. Pressing this switch sets P to the value 400 and causes the LINC to begin operation at full speed starting with the instruction located at LINC memory address 400.

Control or Indicator	Function
CHIME Switch	This 2-position (ON/OFF) rotary switch enables a chime which is activated whenever the LINC encounters a HLT instruction.
Audio Control	Controls the output level of a loudspeaker mounted on the data terminal panel. This provides an audible monitor of computer operation. The speaker is driven by Bit 0 of the LINC A register.
DELAY Switch and Control	This concentric set of knobs controls the delay period for AUTO RESTART. The outer knob is a 4-position switch for coarse adjustment within each of the four ranges.

## OPERATING PROCEDURES

Many means are available for loading and unloading LINC-8 information. The means used depend upon the form of the information, time limitations, and the peripheral equipment connected to the computer. The reader is referred to the PDP-8 User Handbook for details of the operating procedures for the PDP-8 itself. The procedures described in the following paragraphs may be used in operation of the LINC-8 in the LINC mode.

### SETTING UP THE LINC MODE

The LINC-8 can be put into the LINC mode by the following simple procedure:

1. Turn the lock power switch clockwise.
2. Mount the Basic System tape on the right hub of the left-hand tape transport of the dual tape unit.
3. Wind about two feet of tape on the left-hand (take up) reel by pressing the left most push button in the tape system.  
leftmost pushbutton in the tape system.
4. Lift the LOAD switch.

The LINC-8 starts automatically, transfers the PDP-8 RIM and BIN loaders into the top page of memory, and PROGOFOP from the Basic System tape to the first 1024 locations of PDP-8 memory, and begins operation of PROGOFOP. The machine is then ready to proceed in the LINC mode, and the operator may use LINC console functions as required.

### MANUAL DATA STORAGE AND MODIFICATION

The operator can modify programs and data in the LINC memory using the facilities on the console. To store number X at LINC memory location Y, the number X is set in the LEFT SWITCHES, the number Y is set in the RIGHT SWITCHES, and the FILL key is pressed. To examine the contents of LINC memory location Y, the number Y is set in the RIGHT SWITCHES and the EXAM key is pressed. Upon completion of both fill and examine operations, S indicates the address and B the final contents of the selected LINC memory location.

Sequential locations may be modified or examined by means of the EXAM STEP and FILL STEP switches. The initial location is set in the LEFT



SWITCHES and the EXAM key is pressed. Subsequent depression of the EXAM STEP key causes S to be incremented by one and the contents of the LINC memory location to appear in B. Depressing the FILL STEP key causes the number set in LEFT SWITCHES to be stored in the location indicated by S, after which S is incremented by one and the following location is examined. In this way consecutive locations may be scanned and modifications made where desired.

## **OPERATING MAGNETIC TAPE FROM THE CONSOLE**

A MTP class instruction set in the LEFT and RIGHT SWITCHES can transfer programs and data stored on LINC-8 tape as follows:

1. Mount the tape on either transport of the dual magnetic tape unit.
2. Set the LEFT SWITCHES to the code number for the desired read and check instruction (RDC) corresponding to the transport selected.
3. Set the RIGHT SWITCHES to the quarter number/block desired.
4. Lift the DO key.

The LINC transfers the specified block of information from tape into the specified quarter of LINC memory and then stops. A similar procedure may be used with any of the MTP class instructions.

## **STARTING THE LINC PROGRAM**

Once the LINC program has been stored in memory, it may be started by means of the START keys. To start at location 20 in the LINC memory, the START 20 key is pressed. To start at location 400, the START 400 key is pressed. To start at an arbitrary location Y, the number Y is set in the RIGHT SWITCHES and the START RS key is pressed.

## **STOPPING ON SELECTED ADDRESS REFERENCES**

For convenience in program debugging, facilities are provided for stopping the LINC on selected address references. The address of interest (Y) is set in the LEFT SWITCHES and either the F STOP or E STOP key is pressed. In the F stop state, the LINC halts whenever it encounters an instruction at location Y. In the E stop state, the LINC halts whenever it encounters an operand at location Y. In either case, operations may be resumed by pressing the RESUME key. Alternatively, the AUTO RESTART key may be pressed, and the LINC then resumes automatically following each half after a time delay determined by the setting of the DELAY knob. This feature enables the operator to control the effective speed of the machine and to view the changing values of the register indicators during operation. Pressing the STOP key clears all previous special control state flip-flops and indicators and stops the LINC. (The PDP-8 continues to run PROGOFOP in anticipation of further console actions.)

## **STARTING THE BASIC LIBRARY SYSTEM GUIDE**

1. Set up LINC MODE (see above).
2. Set left switches to 0700 and set right switches to 3400.
3. Lift the DO switch (this reads block 400 into memory "quarter" 3).
4. Lift START RS switch, this starts the program just read in from tape block 400.
5. Proceed to type the name of the desired program.

## MARKING TAPES IN LINC FORMAT

Blank magnetic tapes may be marked in the format required by the LINC-8 tape system by the following procedure:

1. Set the LINC-8 into the LINC mode as described above.
2. Mount the Basic System tape on the left-hand transport.
3. Read the MARKL8 program into LINC memory using the procedure described above.
4. Mount the blank tape on the right-hand transport.
5. Lift the MARK key.

LINC-8 proceeds to write the required pattern on the blank tape. The marked tape is then checked for errors. The marked tape may be removed and another blank tape may be mounted and the marking process repeated.

# CHAPTER 9

## INTERFACE AND INSTALLATION

### INTERFACE

The PDP-8 interface system provides the basic digital input/output to the LINC-8 system. With the exception of the physical location of the interface connections, the interface is identical in instruction format, signal names, drive characteristics and timing aspects, to that described in Appendix 1. These basic digital interface signals are available on the LINC-8 processor and at the data terminal panel. Below the locations, signal sources, and electrical characteristics are given.

To operate arbitrary external devices, the user will usually switch to the PDP-8 mode by using one of the following instructions: OPR 13, EXC, or OPR 0 through OPR 12. (See Programming the LINC-8.)

The LINC section also has some direct interface connections. The analog output signals are discussed in Chapter 5. The external sense lines are brought to the data terminal panel, see below. The analog input signals come into phone plugs on the data terminal panel. The signals used to drive the six bit relay buffer are available at the data terminal panel as well as the relay contacts.

The user will find the following items useful in the design and evaluation of interfaces:

1. System engineering drawings.
2. Programming the LINC-8 and Chapter 7 of this handbook on elements of PDP-8 and LINC-8 intercommunication and programming.
3. PDP-8 handbook for interface discussion.
4. Digital Logic Handbook for a discussion of Flip Chip modules.
5. PDP-8 and LINC-8 Maintenance Manuals for detailed discussions of the system logic.

SIGNAL	SYMBOL	INTERF CONN	DATA TERM PNL	MODULE TERMINAL	MODULE TYPE
<b>PROGRAMMED DATA TRANSFER INPUT SIGNALS</b>					
AC0		PE2D	DA32D	PA7E	R210
AC1		PE2E	DA32E	PA8E	
AC2		PE2H	DA32H	PA9E	
AC3		PE2K	DA32K	PA10E	
AC4		PE2M	DA32M	PA11E	
AC5		PE2P	DA32P	PA12E	
AC6		PE2S	DA32S	PA13E	
AC7		PE2T	DA32T	PA14E	
AC8		PE2V	DA32V	PA15E	
AC9		PF2D	DA31D	PA16E	
AC10		PF2E	DA31E	PA17E	
AC11		PF2H	DA31H	PA18E	R210
CLEAR AC		PF2P	DA31P	PA19J	S603
INTERRUPT REQUEST		PF2M	DA31M	PD36K	S111
SKIP		PF2K	DA31K	PB21V	S603
<b>PROGRAMMED DATA TRANSFER OUTPUT SIGNALS</b>					
BAC 0 (1)		ME34D	DA36D	ME26J	R650
BAC 1 (1)		ME34E	DA36E	ME26T	
BAC 2 (1)		ME34H	DA36H	ME27J	
BAC 3 (1)		ME34K	DA36K	ME27T	
BAC 4 (1)		ME34M	DA36M	ME28J	
BAC 5 (1)		ME34P	DA36P	ME28T	
BAC 6 (1)		ME34S	DA36S	MF26J	
BAC 7 (1)		ME34T	DA36T	MF26T	
BAC 8 (1)		ME34V	DA36V	MF27J	
BAC 9 (1)		MF34D	DA35D	MF27T	
BAC 10 (1)		MF34E	DA35E	MF28J	
BAC 11 (1)	MF34H	DA35H	MF28T	R650	
IOP 1		MF34K	DA35K	MC31H	W640
IOP 2		MF34M	DA35M	MC31N	W640
IOP 4		MF34P	DA35P	MC31U	W640
BMB 3(0)		ME35K	DA34K	MC27T	R650
BMB 3(1)		ME35M	DA34M	MC28J	
BMB 4(0)		ME35P	DA34P	MC28T	
BMB 4(1)		ME35S	DA34S	MC29J	
BMB 5(0)		ME35T	DA34T	MC29T	
BMB 5 (1)		ME35V	DA34V	MD25J	
BMB 6(0)		MF35D	DA33D	MD25T	
BMB 6(1)		MF35E	DA33E	MD26J	
BMB 7(0)		MF35H	DA33H	MD26T	
BMB 7(1)		MF35K	DA33K	MD27J	
BMB 8(0)		MF35M	DA33M	MD27T	
BMB 8(1)	MF35P	DA33P	MD28J	R650	

SIGNAL	SYMBOL	INTERF CONN	DATA TERM PNL	MODULE TERMINAL	MODULE TYPE
<b>DATA BREAK TRANSFER INPUT SIGNALS</b>					
DATA ADDRESS 0 (1)	◇	PH04D	DA30D	PC7R	R211
1 (1)	↑	PH04E	DA30E	PC8R	↑
2 (1)		PH04H	DA30H	PC9R	
3 (1)		PH04K	DA30K	PC10R	
4 (1)		PH04M	DA30M	PC11R	
5 (1)		PH04P	DA30P	PC12R	
6 (1)		PH04S	DA30S	PC13R	
7 (1)		PH04T	DA30T	PC14R	
8 (1)		PH04V	DA30V	PC15R	
9 (1)		PJ04D	DA29D	PC16R	
10 (1)	↓	PJ04E	DA29E	PC17R	↓
DATA ADDRESS 11 (1)		PJ04H	DA29H	PC18R	R211
DATA BIT 0 (1)		PH08D	DA28D	PH09E	S107
1 (1)	↑	PH08E	DA28E	PH09H	↑
2 (1)		PH08H	DA28H	PH09K	
3 (1)		PH08K	DA28K	PH09M	
4 (1)		PH08M	DA28M	PH09P	
5 (1)		PH08P	DA28P	PH09S	
6 (1)		PH08S	DA28S	PH09U	
7 (1)		PH08T	DA28T	PH12E	
8 (1)		PH08V	DA28V	PH12H	
9 (1)		PJ08D	DA27D	PH12K	
10 (1)	↓	PJ08E	DA27E	PH12M	
DATA BIT 11 (1)	◇	PJ08H	DA27H	PH12P	
BREAK REQUEST	*	PJ04K	DA29K	PJ05H	
TRANSFER DIRECTION	◆**	PJ04M	DA29M	PJ05K	
INCREMENT MB	◆***	PJ04T	DA29T	PD31M	
CYCLE SELECT	◇	PJ08K	DA27K	PE7S	S107
INCREMENT CA	◆	PJ08M	DA27M	PB10F	R121
<b>DATA BREAK TRANSFER OUTPUT SIGNALS</b>					
BMB 0 (1)	◇	ME35D	DA34D	MC26J	R650
BMB 1 (1)	↑	ME35E	DA34E	MC26T	↑
BMB 2 (1)		ME35H	DA34H	MC27J	
BMB 3 (1)		ME35M	DA34M	MC28J	
BMB 4 (1)		ME35S	DA34S	MC29J	
BMB 5 (1)		ME35V	DA34V	MD25J	
BMB 6 (1)		MF35E	DA33E	MD26J	
BMB 7 (1)		MF35K	DA33K	MD27J	
BMB 8 (1)		MF35P	DA33P	MD28J	
BMB 9 (1)		MF35S	DA33S	MD28T	
BMB 10 (1)		MF35T	DA33T	MD29J	
BMB 11 (1)	◇	MF35V	DA33V	MD29T	↓
B BREAK	◆	PJ04P	DA29P	PE8T	R650
ADDRESS ACCEPTED	▷	PJ04S	DA29S	PF10U	W640
WC OVERFLOW	▷	PJ08P	DA27P	FF10N	W640



\*\* DIRECTION IS INTO PDP-8 WHEN SIGNAL IS -3V, OUT OF PDP-8 WHEN GROUND POTENTIAL

\*\*\* THE INCREMENT MB INPUT TO THE PDP-8 MUST BE THE OUTPUT OF A GATING CIRCUIT THAT ENABLES GENERATION OF THE GROUND LEVEL SIGNAL ONLY WHEN THE B BREAK SIGNAL IS PRESENT.

SIGNAL	SYMBOL	INTERF CONN	DATA TERM PNL	MODULE TERMINAL	MODULE TYPE
<b>MISCELLANEOUS INPUT SIGNALS</b>					
ADDRESS EXTENSION 1	—◇	ME30D	ME8K,MC3K	S107,S151	
ADDRESS EXTENSION 2	—◇	ME30E	ME8H,MC3E	S107,S151	
ADDRESS EXTENSION 3	—◇	ME30H	ME8E,MC3J	S107,S151	
<b>MISCELLANEOUS OUTPUT SIGNALS</b>					
B RUN (1)	—◆	PF2S	DA31S	PE8J	R650
DATA FIELD 0 (1)	—◇	ME30K		ME7L	S107
DATA FIELD 1 (1)	—◇	ME30M		ME7N	S107
DATA FIELD 2 (1)	—◇	ME30P		ME7R	S107
BT 1	—▶	MF34S	DA35S	MD30H	W640
BT 2A	—▶	MF34T	DA35T	MD30U	W640
B POWER CLEAR	—▶	MF34V	DA35V	MD30N	W640
<b>DIRECT SIGNALS TO LINC PROCESSOR</b>					
SENSE LINE 0	—◆		DB34D	LB32F	R141
1	↑		DB34E	LB32J	↑
2			DB34H	LB32L	
3			DB34K	LB32N	
4			DB34M	LB32R	
5			DB34P	LB32T	
6			DB34S	LB32V	
7			DB34T	LB33F	
10			DB34V	LB33J	
11			DB35S	LB33L	
12	↓		DB35T	LB33N	↓
SENSE LINE 13			DB35V	LB33R	R141
RELAY BUFFER 6			DB35D	LB16D	S107
7	↑		DB35E	LB16F	↑
8			DB35H	LB16J	
9			DB35K	LB16L	
10	↓		DB35M	LB16N	↓
RELAY BUFFER 11			DB35P	LB16R	S107

## INSTALLATION

The LINC-8 system is designed to be operated in a normal laboratory environment. The ambient temperature should be between 50 and 105° F (10 and 40° C). The relative humidity should be between 30% and 70% for proper and reliable operation of tape. Power consumption of the basic LINC-8 system is 16 amps  $\pm$  2 amps at 110V single phase AC at 60 hertz (50 hertz option available, same power consumption). The power plug is a 30 amp., 3 prong twist lock connector. The reader is referred to the PDP-8 Users Handbook for a discussion of size and power requirements of the various options.

The system size is shown in figures 19 and 20 below. Normally a door of 70" x 31" clearance is required for entry of the system. If the customer cannot provide this, special arrangements must be made with the plant prior to installation.





Figure 19 LINC-8 Cabinet



REAR OF CABINET  
(WITH OUTER DOOR OPEN)

DATA TERMINAL PANEL (OPEN)

Figure 20 LINC-8 Cabinet



## NOTES

# APPENDIX 1

## PROGRAM ABSTRACTS

### FAMILY-OF-8 PROGRAMS

The PDP-8, LINC-8, and PDP-8/S are delivered to the user complete with an extensive selection of system programs and routines making the full data processing capability of the new computer immediately available to each user, eliminating many commonly experienced initial programming delays. As stated in the LINC-8 Users Handbook, this system is a dual computer, combining the LINC with the PDP-8. As such, it can operate in both modes, thus enabling the user to employ both LINC and PDP-8 programs.

The programs described in these abstracts come from two sources, past programming effort on the PDP-5 computer, and present and continuing programming effort on the PDP-8 and PDP-8/S. Thus the programming system takes advantage of the many man-years of program development and field-testing by Digital computers users. There are over 600 Family-of-8 systems in the field already.

Although in many cases PDP-8 and PDP-8/S programs originated as PDP-5 programs, all utility and functional program documentation is issued anew, recursive format introduced with the Family-of-Eight computers. Programs written by users of the PDP-5, the PDP-8, or the PDP-8/S, and submitted to the DECUS library (DECUS — Digital Equipment Corporation Users' Society) are immediately available to PDP-8, LINC-8, and PDP-8/S users. Consequently, users of all Family-of-Eight computers can take advantage of continuing program developments.

### System Programs

#### Digital-8-1-S Symbolic Editor

The Symbolic Editor program is used to generate, edit, correct, and update symbolic program tapes using the tape teleprinter. With the Editor in memory, the user reads in portions of his symbolic tape, removes, changes, or adds instructions or operands, and gets back a new, complete, symbolic tape with errors removed. He can work through the program instruction by instruction, spot check it, or concentrate on new sections. The tape can contain either symbolic machine language, FORTRAN source statement, data, or text information. This program is available for use with either the 33ASR reader/punch or the high speed reader/punch.

#### Digital-8-2-S FORTRAN System

One-pass FORTRAN compiler and operating system compiles FORTRAN source language statements into an object program tape. The operating system executes the program. This system contains the interpreter, arithmetic function subroutines, and input-output packages.

#### Digital-8-3-S PAL III (Program Assembler Language)

Symbolic machine language assembler. Converts programs coded in symbolic machine language to binary machine language. The basic process performed by the Assembler is the substitution of numeric values for symbols, according

to associations defined in the symbol table. In addition, the user may request that the Assembler itself assign values to the user's own symbols at assembly time. These symbols are normally used to name memory locations, which may then be referenced by name. An assembly listing may be produced.

#### **Digital-8-4-S** **DDT-8**

Dynamic Debugging Tape provides a means for on-line program debugging at the symbolic or mnemonic level. By typing commands on the console teleprinter, memory locations can be examined and changed, program tapes can be inserted, selected portions of the program can be run, and the updated program can be punched.

#### **Digital-8-5-S** **Floating-Point System**

A Basic System

B Interpreter, I/O, I/O Controller

C Interpreter, I/O Functions

D Interpreter, I/O, I/O Controller, Functions

Includes Floating-Point Interpreter and I/O subsystems. Allows the programmer to code his problem in floating-point machine language.

Floating-point operations automatically align the binary points of operands, retaining the maximum precision available by discarding leading zeros. In addition to increasing accuracy, floating-point operations relieve the programmer of the scaling problems common in fixed-point operations. This system includes elementary function subroutines programmed in floating-point. These subroutines are sine, cosine, square root, logarithm, arctan, and exponential functions. Data being processed in floating-point is maintained in three words of memory (12-bit exponent, 24-bit mantissa). An accuracy of seven decimal places is maintained.

#### **Digital-8-6-S** **Symbol Print**

Loaded over the FORTRAN Compiler, this program lists the variables used and where they will be located in core. It also indicates the section of core not used by the compiled program and data.

#### **Digital-8-7-S** **DECtape Library System**

The PDP-8 DECtape Library System is loaded by a  $17_{10}$  instruction bootstrap routine that starts at  $7600_8$ . This loader calls a larger program into the last memory page, whose function is to preserve on tape the contents of memory from  $6000_8$ - $7577_8$ , and then to load the INDEX program and the directory into those same locations. Since the information in this area of memory has been preserved, it can be restored when operations have been completed. The skeleton system tape contains the following programs:

INDEX—Typing this causes the names of all programs currently on file to be typed out.

UPDATE—Allows the user to add a new program to the files. UPDATE queries the operator about the program's name, its starting address, and its location in core memory.

GETSYS—Generates a skeleton library tape on a specified DECtape unit.

DELETE—Causes a named file to be deleted from the tape.

Starting the skeleton library tape, the user can build up a complete file of his active programs and continuously update it.

### **Digital-8-8-S**

#### **MACRO-8**

The MACRO-8 Symbolic Assembler accepts source programs written in symbolic language and translates them into binary form in two passes. MACRO-8 produces an object program tape (binary), a symbol table (for use with DDT), and octal symbolic assembly listing, and useful diagnostic messages. MACRO-8 is compatible with PAL III, and has the following additional features: user-defined macros; double precision integers, floating-point constants, arithmetic and Boolean operators, literals, text facilities, and automatic Link generation.

### **Digital-8-10-S**

#### **CALCULATOR**

CALCULATOR is an equation evaluation routine. It differs from FORTRAN in that the function to be evaluated is entered via keyboard and calculated immediately upon termination of entry. Format control is provided so that computer results may be conveniently tabulated. Expressions causing the calling of common function subroutines are included.

### **Digital-8-11-S**

#### **DATAK**

The DATAK system permits a complex, program-controlled data acquisition system to be adapted to a particular experimental environment through the use of a sophisticated and concise pseudo code. In addition to data-acquisition applications, DATAK furnishes the experimenter with a means of calibrating transducers and is a powerful aid in troubleshooting a complex data-gathering system. Paper tape output produced is acceptable as FORTRAN input.

### **Digital-8-12-S**

#### **ODT-II**

ODT-II (Octal Debugging Tape) acts in debugging a PDP-8 program by facilitating communication with the program being run via the ASR 33 Teletypewriter. ODT-II features include register examinations and modification, control transfer, word searching, octal dumping, and instruction traps.

### **Digital-8-13-S**

#### **One-Dimensional Display and Analysis**

The one-dimensional pulse-height analysis program is used to read in and analyze 1024-channel energy spectra data. The program receives and executes commands from the keyboard. These commands start and stop data taking and determine into which data region it goes, displays the data with markers, allows area of interest on the display screen to be expanded, integrates between markers, writes out data, punches out data, and controls background subtraction.

### **Digital-8-14-S**

#### **Multiparameter Display and Analysis**

The two-dimensional pulse-height analysis program is used to read in and

analyze two-parameter energy and spectra data. The program receives and executes commands from the keyboard. These commands start and stop data taking, control the displays, and control writing and punching of the data. The displays available are: isometric, vertical and horizontal slicing, differential and integral contours, and "twinkle box." The program is flexible with respect to the dimensions of the data matrix.

### **Digital-8-15-S** **Oceanographic Analysis**

This program represents the basic accepted physical oceanography method for the reduction of data concerning depth, temperature, and salinity measurements of the water column.

This program has been designed to allow the field oceanographer a rapid means of immediately calculating Sigma-T, anomaly of specific volume, and sound velocity following a Nansen cast whereby he may examine in detail the results of his endeavor, to determine not only the structure of the environment he has just sampled but also to check the validity of his measurements. In addition to the above, an interpolation routine is incorporated into the program as well as a depth integration of the anomaly of specific volume.

### **Digital-8-16-S** **Master Tape Duplicator**

The tape duplicator for the PDP-8 is a single-buffered read and punch program, utilizing the program interrupt. It computes a character count and checksum for each tape and compares with checks at the end of the tape.

### **Digital-8-35-S** **A 680 5-Bit Character Assembly Subroutines** **B 680 8-Bit Character Assembly Subroutines**

These subroutines concentrate Teletype data by assembling serial-bit data into 5-bit (8-35-S-A) or 8-bit (8-35-S-B) characters and presenting the user with line number and character data. They also add start and stop bits and transmit characters serially. Full-duplex lines are assumed, but the subroutines will work the half-duplex if the user handles the expected echo.

## **Elementary Function Routines**

### **Digital-8-9-F** **Square Root Subroutine-Single Precision**

Forms the square root of a single-precision number. An attempt to take the square root of a negative number will give 0 for a result.

### **Digital-8-11-F** **Signed Multiply Subroutine-Single Precision**

Forms a 22-bit signed product from 11-bit signed multiplier and multiplicand.

### **Digital-8-12-F** **Signed Divide Subroutine-Single Precision**

This routine divides a signed 11-bit divisor into a signed 23-bit dividend giving a signed 11-bit quotient and a remainder of 11 bits with the sign of the dividend.

**Digital-8-13-F**  
**Double-Precision Multiply Subroutine-Signed**

This subroutine multiplies a 23-bit signed multiplicand by a 23-bit signed multiplier and returns with a 46-bit signed product.

**Digital-8-14-F**  
**Double-Precision Divide Subroutine-Signed**

This routine divides a 23-bit signed divisor into a 47-bit signed dividend and returns with a 23-bit signed quotient and a remainder of 23 bits with the sign of the dividend.

**Digital-8-16-F**  
**Sine Routine-Double Precision**

The Double-Precision sine subroutine evaluates the function  $\sin(X)$  for  $-4 < X < 4$  ( $X$  is in radians). The argument is a double-precision word, 2 bits representing the integer part and 21 bits representing the fractional part. The result is a 23-bit signed fraction  $-1 < \sin(X) < 1$ .

**Digital-8-18-F**  
**Cosine Routine-Double Precision**

This subroutine forms the cosine of a double-precision argument (in radians). The input range is  $-4 < X < 4$ .

**Digital-8-20-F**  
**Four-Word Floating-Point Package**

This is a basic floating-point package that carries data as three words of mantissa and one word of exponent. Common arithmetic operations are included as well as basic input/output control. No functions are included.

**Digital-8-21-F**  
**Signed Multiply (Uses EAE Type 182) Single Precision**

This subroutine forms a 22-bit signed product from an 11-bit signed multiplier and multiplicand using the Extended Arithmetic Element Type 182. It occupies less storage and takes less time to execute than its non-EAE counterpart (Digital 8-11-F-Sym), and it has the same calling sequence.

**Digital-8-22-F**  
**Signed Divide (Uses EAE Type 182) Single Precision**

This subroutine divides a double-precision signed 22-bit dividend by a signed 11-bit divisor, producing a signed 11-bit quotient and a remainder of 11 bits having the sign of the dividend.

It makes use of the Extended Arithmetic Element Type 182 instruction set and occupies less storage and takes less time to execute than its non-EAE counterpart Digital 8-12-F. It has the same calling sequence except that the subroutine name is changed from DIVIDE to SPDIV.

**Digital-8-23-F**  
**Signed Multiply (Uses EAE Type 182) Double Precision**

This subroutine multiplies a 23-bit, signed 2's complement binary number by a 23-bit signed 2's complement binary number, giving a 46-bit product with two signs on the higher order end. It makes use of the Extended Arithmetic Element Type 182 instruction set and, because of this, occupies less storage and takes less time to execute than its non-EAE counterpart (Digital 8-13-F). Its calling sequence is comparable with the non-EAE version.

## **Digital-8-25-F** **EAE Floating-Point Package**

These packages perform the same tasks as the Floating-Point Packages (Digital-8-5-S A, B, C, D) except that certain routines have been speeded up by the use of the Extended Arithmetic Element Type 182.

For a detailed description of PDP-8 floating-point arithmetic and the Interpretive Floating-Point Packages, the reader is referred to Digital-8-5-S.

## **Utility Programs**

### **Digital-8-0** **Format for PDP-8 Program Documentation**

With the advent of the PDP-8, Digital Equipment Corporation introduced a new, recursive format for program documentation. This format is used for routines and subroutines, such as utility and functional, but not necessarily for system programs.

This format and its use are described in this document.

### **Digital-8-1-U** **Read-In-Mode Loader**

The RIM Loader is a minimum-sized routine for reading and storing the information in Read-In-Mode coded tapes via the ASR 33 Perforated Tape Reader.

### **Digital-8-2-U** **Binary Loader (33ASR, 750, 183 Memory Extension)**

The Binary Loader is a short routine for reading and storing the information in binary-coded tapes via the ASR 33 Perforated Tape Reader or by means of the Type 750 High-Speed Perforated Tape Reader.

The Binary Loader will accept tapes prepared by the use of PAL (Program Assembly Language; see Digital-8-3-S) or MACRO-8 (see Digital-8-8-S). Diagnostic messages may be included on tapes produced when using either PAL or MACRO. The Binary Loader will ignore all diagnostic messages.

### **Digital-8-3-U** **DECtape Library System Loader**

The use of the DECtape Library System Loader is discussed. Certain conventions with respect to last page storage are established for this loader as well as for the Read-In-Mode and Binary Loaders.

### **Digital-8-4-U-RIM** **Read-In-Mode Punch ASR 33**

This program provides a means of punching out the information in selected blocks of core memory as RIM-coded tape via the ASR 33 Perforated Tape Reader.

### **Digital-8-5-U** **Binary Punch 33/75A**

This program provides a means of punching out the information in selected blocks of core memory as binary-coded tape via the ASR 33 Perforated Tape Punch or via the High-Speed Punch 75A.

### **Digital 8-6-U** **Octal Memory Dump**

This routine reads the console switches to obtain the upper and lower limits of

an area of memory, then types on the Teletype an absolute address plus the octal contents of the first four words specified and repeats this until the block is exhausted, at which time the user may repeat the operation.

**Digital-8-7-U**  
**Logical Subroutines**

Subroutines for performing the logical operations of inclusive and exclusive OR are presented as a package.

**Digital-8-8-U**  
**Shift Right, Shift Left Subroutines (Single and Double Precision)**

Four basic subroutines, shift right and shift left, each at both single and double precision, are presented as a package.

**Digital-8-9-U**  
**Logical Shift Subroutines**

Two basic subroutines, shift right at both single and double precision, are presented as a package. The shifts are logical in nature.

**Digital-8-10-U**  
**Binary-Coded-Decimal to Binary Conversion Subroutine**

This basic subroutine converts unsigned binary-coded-decimal numbers to their equivalent binary values.

**Digital-8-11-U**  
**Double Precision BCD-to-Binary by Radix Deflation**

This subroutine converts a 6-digit BCD number to its equivalent binary value contained in two computer words.

**Digital-8-12-U**  
**Incremental Plotter Subroutine**

This subroutine moves the pen of an incremental plotter to a new position along the best straight line. The pen may be raised or lowered during the motion.

**Digital-8-14-U**  
**Binary to Binary-Coded-Decimal Conversion**

This subroutine provides the basic means of converting binary data to binary-coded-decimal (BCD) data for typeout, magnetic tape recording, etc.

**Digital-8-15-U**  
**Binary-to-Binary-Coded-Decimal Conversion (Four Digit)**

This subroutine extends the method used in Digital-8-14-U so that binary integers from 0 to 4095 in a single computer word may be converted to four binary-coded-decimal characters packed in two computer words.

**Digital-8-17-U**  
**EAE (Type 182) Instruction Set Simulator**

This routine permits the automatic multiply-divide hardware option to be simulated on a basic PDP-8.

**Digital-18-U**  
**Subroutine for Alphanumeric Message Typeout**

This is a basic subroutine to type messages packed in computer words. Two 6-bit characters are packed internally in a single word. All ASR 33 codes from 301 to 337 and from 240 to 277 (excepting 243 and 245) can be typed. The typing of line feed (code 212) and carriage return (code 215) are made pos-



sible by arbitrarily assigning internal codes of 43 and 45, respectively, to represent these characters, thus preventing the output of ASCII codes 243 (#) and 245 (%).

**Digital-8-19-U**  
**Teletype Output Subroutines**

A group of subroutines useful in controlling ASR 33 output is presented as a package. Provision is made for simulation of tabulation stops. The distance "tabbed" may be controlled by the user. Characters whose ASR 33 codes are in the groups 241 through 277, inclusive, and 300 through 337, inclusive, are legal. Space, carriage return then line feed, and tabulation are provided via subroutines.

**Digital-8-20-U**  
**Character String Typeout Subroutine**

This basic subroutine types messages stored internally as a "string" of coded characters. All ASR 33 characters are legal.

**Digital-8-21-U**  
**Symbolic Tape Format Generator**

The Format generator allows the user to create PDP-8 symbolic tapes with Formatting. It may be used to condense tapes with spaces by inserting tabs, or merely to align tabs, instructions, and comments.

**Digital-8-22-U**  
**Unsigned Decimal Print**

This subroutine permits the typeout of the contents of a computer word as a 4-digit, positive, decimal integer.

**Digital-8-27-U**  
**DECtape Subroutines**

Allows the programmer to read, write, or search DECtape using prewritten and tested subroutines. A series of subroutines which will read or write any number of DECtape blocks, read any number of 129-word blocks as 128 words (or one memory page), or search for any block (used by read and write, or to position the tape). These programs are assembled with the user program and are called by a jump to subroutine instruction. The program interrupt detects the setting of the DECtape (DT) flag, allowing the main program to proceed while the DECtape operation is being completed. A program flag is set when the operation is completed. The program thus effectively allows concurrent operation of several input/output devices with the DECtape.

**Digital-8-32-U**  
**Binary Punch (6 Channel)**

This program provides a means of punching out the information in selected blocks of core memory as binary-coded tape via the 6-channel high-speed punch.

**Digital-8-33-U**  
**5/8 TOG (DECtape Formatter)**

This program is designed to write timing tracks, mark tracks, and block numbers onto a reel of DECtape providing the tape with the basic skeletal format necessary for its inclusion in any programmed DECtape system. The Formatter program also performs preliminary read-data and write-data checks to assure the user that the tape produced can be reliably included in such an environment.

**Digital-8-34-U**  
**DECEX DECTape Exerciser**

This program provides complete certification of the DECTape format produced.

**Maintenance Programs**

**Maindec 801-1**  
**PDP-8 Instruction Test Part 1**

This program is a minimal test of memory reference instructions, operate instructions, interrupt mode, and the keyboard printer. This test should be used when the state of the processor prevents read-in of more advanced diagnostic programs. It is simply a "go-no-go" test of the instructions and is not intended to be diagnostic.

**Maindec 801-2A**  
**PDP-8 Instruction Test Part 2A**

This program is a test of memory reference instructions, operate instructions, and interrupt mode. An attempt is made to detect and isolate errors to their most basic faults and to the minimum number of logic cards.

**Maindec 801-2B**  
**PDP-8 Instruction Test Part 2B**

This program is a test of TWOS ADD (TAD) and ROTATE logic (RAL, RTL, RAR, RTR). Random numbers are used in the TWOS ADD portion of the test and sequential numbers are used in the ROTATE portion. Program control is dependent upon operator manipulation of four switches in the SWITCH REGISTER (bits 0, 1, 2, 3). Error information is normally printed out on the keyboard printer.

**Maindec 801-2C**  
**PDP-8 JMS and JMP Test**

This program tests the JMP and JMS instructions by doing a JMP and JMS to locations 177-4000. The program also tests the JMS return address for accuracy.

**Maindec 801-3A**  
**PDP-8 Instruction Test (EAE Type 182) Part 3A**

This program is a test of the Extended Arithmetic Element Type 182. The following instructions are tested: MQL, MQA, SHL, LSR, ASR, NMI, SCA. An attempt is made to detect and isolate errors to their most basic faults and to the minimum number of logic cards. Multiply and divide are tested by Maindec 801-3B.

**Maindec 801-3B**  
**PDP-8 Instruction Test (EAE Type 182) Part 3B**

Divide overflow detection hardware and divide and multiply hardware are tested by using a pseudo random-number generator to produce the parameters for each test. A software simulated divided and multiply are used to test the results of the hardware divide and multiply.

**Maindec 802**  
**Memory Checkerboard Test**

Maindec 802 tests memory for core failure on half-selected lines under the worst possible conditions for reading and writing. It is used primarily for testing the operation of memory at marginal voltages.

These are two versions of Maindec 802. The Low End program occupies registers 0003-0111 octal and test memory from 0112-7777 octal. The High End program occupies registers 7450-7555 octal and tests memory from 0000-7447 octal.

**Maindec 803**  
**PDP-8 Memory Address Test**

Maindec 803 is designed to provide rough inspection of the performance of the Memory Address register and the decoder network which selects a given memory cell. It is used primarily to detect errors arising from open or shorted selection lines.

**Maindec 810**  
**PDP-8 Teletype Reader Test**

Maindec 810 tests performance of the Teletype Model 33 Perforated Tape Reader using the reader to scan a closed-top test tape punched with alternating groups of character codes 000 to 377.

Each character is test for bits dropped or gained while reading; each group of characters is checked for characters missed entirely or read more than once.

**Maindec 811**  
**PDP-8 High Speed Reader Test**

This program tests performance of the Type 750 High Speed Perforated Tape Reader and control by scanning a closed-loop test tape for transmission accuracy. The reader control is tested for correct operation with the PDP-8 interrupt system.

**Maindec 812**  
**PDP-8 Teletype Punch Test**

Maindec 812 punches a test tape in a predetermined pattern. The tape passes directly from the Teletype punch to the Teletype reader, which checks the pattern for accuracy.

**Maindec 814**  
**PDP-8 Teleprinter Test**

The PDP-8 Teleprinter Test tests performance of the Teletype 33 Keyboard Printer. There are two parts to the test, selectable by the operator. The first part tests keyboard input by immediately causing the character typed to be printed for comparison. The second part tests continuous operation of the teleprinter by causing a line consisting of the ASCII character set to be repeatedly printed. The latter also tests for correct functioning of the interrupt after a character has been printed.

**Maindec 817**  
**PDP-8 High Speed Punch Test**

This program consists of two separate tests. The first causes the High Speed Punch Type 75E to produce a tape containing a sequence of "pseudo-random" character codes. This tape is checked for accuracy using either the high-speed reader or the Teletype reader.

In the second test, the character code represented by the setting of SR<sub>4,11</sub> is punched repeatedly. The switch setting may be changed while the test is running.

**Maindec 820-1**  
**Extended Memory Control Part 1**

This program exercises and tests Extended Memory Type 183 instructions CDF, CIF, RDF, RIF, RMF, and RIB, for proper operation. Basically, this program tests the control section of the Type 183 memory. Data is tested by tests Maindec 802 and Maindec 820-2.

**Maindec 820-2**  
**Extended Memory Checkerboard Part 2**

Maindec 820-2 is a preliminary test for core memory failures on half-selected lines under worst-case conditions of reading and writing. It is used to test memory module X while running the program in memory module Y.

**Maindec 825**  
**680 Static Test**

The 680 Static Test verifies correct operation of the 681 and 685 circuits associated with the 680 Data Communications System, in a static state. That is, the program does not actually transmit characters, but tests only the logical operation of the hardware. Hardware malfunctions detected by the program result in a processor halt.

**Maindec 826**  
**A 680 8-Bit Character Exerciser**  
**B 680 5-Bit Character Exerciser**

The 680 Character Exerciser Program further verifies correct operation of the 680 Data Communications System. This test assumes that the Teletype lines are full duplex. However, if the line outputs are jumpered to the line inputs, the test does verify that the input characters are received as transmitted.

**Maindec 827**  
**580 Utility Routines and Compiler**

This program is designed to exercise the 580 Tape System. The test routines are called from a small compiler, and are under control of a pseudo language, which may be stored on paper tape for daily maintenance, or typed on-line for debugging and observing malfunctions of the 580 Tape System.

**Maindec 827-U**  
**Magnetic Tape Type 580 Utility Routines**

These subroutines allow the user to operate the 580 Magnetic Tape System by providing most commands associated with a more sophisticated (hardware) tape system.

**Maindec 828**  
**PDP-8 LT08 Teleprinter Test**

The LT08 Teleprinter Test verifies correct operation of the LT08 Control Line hardware and any configuration of from one to five teleprinters. Hardware malfunctions detected by the program result in a processor halt. The test includes a Concurrent Output Routine, a Concurrent Input Routine, an Output Scope Loop, and a WRU Test that verifies that none of the teleprinters associated with the LT08 respond to a WRU (who are you) code.

**Maindec 829**  
**PDP-8 Memory Power On/Off Test**

This program tests memory for bit drop out and pick up after a simulated power failure.

**Maindec 830**  
**Type 30G Symbol Generator Exerciser**

This program exercises symbol generator logic by using selected character patterns.

**Maindec 831**  
**PDP-5/8 DECTape Maintenance Package**

The PDP-5/8 DECTape Maintenance Package is a collection of routines designed to be used by maintenance personnel as aids in debugging hardware troubles and as periodic confidence checks on correct operation of the device. Routines are provided to test IOT instructions, delays, control registers, timing, and basic modes of operation. Other routines are included which allow the operator to adjust the device more efficiently and exercise different modes of operation pursuant to "scoping" machine functions. Routines to obtain octal dumps of core memory and routines to write varying bit patterns in core are also available.

**Maindec 832**  
**Real-Time Clock Test**

This program tests the real-time clock IOT logic, and crystal oscillator specifications.

**Maindec 833**  
**Lots of Little Pictures on the Eight**

This program contains 12 individual 338 buffered display routines. The routines are selected to enable adjustment and validation of CRT Analog/Digital hardware.

**Maindec 834**  
**Type 338 Display PJMP Test**

This program is a test of the PJMP instruction. On the 338 display analyses of the Pushdown Pointer, Display Address Counter, Status, Push Jmp Destination and Return Addresses are printed upon detection of an error in these areas.

**Maindec 835**  
**Type 338 Display POP Test**

This program is a test of POP instruction. On the 338 Display analyses of the Display Address Counter and Pushdown Pointer are printed upon error detection.

**Maindec 839**  
**PDP-8 Memory Parity Option**

This program is designed to exercise and detect memory parity control and data errors on the PDP-8.

## **DECUS Library**

### **DECUS No. 5-1 and 5-2**

#### **Service and Debugging Subroutines for the PDP-5**

Two basic subroutine packages for use in communicating with the PDP-5 for service and debugging functions have been written at Bell Telephone Laboratories. The first package, called the Binary Package, is a completely independent one-page subroutine for handling paper tape input-output. The second, called the Octal Package, is a two-page set of subroutines which facilitates exchange of information between the operator and the computer via the Teletype 33ASR unit. As an addition to the Octal Package, there is a symbolic instruction dump subroutine package which occupies three pages of storage.

1. The Binary Package contains a BIN format loader, and provisions for dumping of bracketed locations in BIN or RIM format, punching leader trailer, punching a check sum on BIN tapes, and punching a starting address for self-starting RIM tapes. If entered as a subroutine, the appropriate return can be made. Control of the package is made by the switch register and CONTINUE switch on the PDP-5 control panel.
2. The Octal Package contains provisions for an eight to the line octal dump of bracketed locations, moving of blocks of information in the memory, and loading of memory from the Teletype. Links to the Binary Package and the symbolic dump are also included. Control for this package is through the Teletype and the Switch register.

The symbolic dump portion of the Octal Package provides for a printing on the Teletype of up to four pieces of information for each location of a bracketed group of locations. These include the address, the octal contents of that address, the interpretation as two trimmed Teletype code characters of the octal contents and the symbolic instruction decoding of the contents. Any combination of these pieces of information can be selected through use of the switch register.

### **DECUS No. 5-3**

#### **BRL—A Binary Relocatable Loader with Transfer Vector Options for the PDP-5 Computer.**

BRL is a binary loader program occupying 4640<sub>8</sub> to 6177<sub>8</sub> registers: also 160 to 177. It has two main functions:

1. It allows a PDP-5 operator to read a suitably prepared binary program into any page location in memory except the registers occupied by BRL. Thus, a program need not be reassembled from symbolic to binary tape whenever it is desired to relocate it.
2. It greatly simplifies the calling of programmed subroutines by allowing the programmer to use an arbitrary subroutine calling sequence when writing his program, instead of having to remember the location of the subroutines. For example, if a programmer wishes to call "Square Root," he does not have to know where Square Root is stored in memory; BRL will instead keep track of this for him. This feature is available to the IBM 7094 programmer and is known as a "transfer vector" option.

**DECUS No. 5-4**  
**Octal Typeout of Memory Area with Format Option**

Write-up and Listing Only.

**DECUS No. 5-5**  
**Expanded Adding Machine**

Expanded Adding Machine is a minimum-space version of Expensive Adding Machine (DEC-5-43-D) using a table lookup method and including an error space facility.

This is a basic version to which additional control functions can easily be added: Optional vertical or horizontal format, optional storage of intermediate result without reentry, fixed-point output of results within reason, and other features that can be had in little additional space under switch register control.

Write-up and Listing Only

**DECUS No. 5-6**  
**BDC to Binary Conversion of 3-Digit Numbers**

This program is based on DEC-5-4 and is intended to illustrate the use of alternative models in program construction.

While not the fastest possible, this program has one or two interesting features. It converts any 3-digit BCD-coded decimal number,  $D_1 D_2 D_3$  into binary in the invariant time of 372 microseconds. Efficient use is made of BCD positional logic to work the conversion formula  $(10D_1 + D_2) 10 + D_3$  by right shifts in the accumulator. In special situations, it could be profitable to insert and initial test/exit on zero, adding 12 microseconds to the time for non-zero numbers.

Write-up and Listing Only

**DECUS No. 5/8-7**  
**Decimal to Binary Conversion by Radix Deflation on PDP-8**

Write-up and Listing Only

**DECUS No. 5-8**  
**PDP-5 Floating-Point Routines**

Consists of:

1. Square Root Tape and Symbolic Listing
2. Sine-Cosine-Tape
3. Exponential Tape

**DECUS No. 5/8-9**  
**Analysis of Variance PDP-5/8**

The analysis of variance program was written for the standard PDP-5/8 configuration (i.e., 4K memory, ASR33 teletype). The output consists of:

- A. For each sample:
  1. Sample number
  2. Sample size
  3. Sample mean
  4. Sample variance
  5. Sample standard deviation

B. The grand mean

C. Analysis of Variance Table:

1. The grand mean
2. The weighted sum of squares of class means about the grand mean.
3. The degrees of freedom between samples.
4. The variance between samples.
5. The pooled sum of squares of individual value about the means of their respective classes.
6. The degrees of freedom within samples.
7. The variance within samples.
8. The total sum of squares of deviations from the grand mean.
9. The degrees of freedom.
10. The total variance.
11. The ratio of the variance between samples to the variance with samples.

This is the standard analysis of variance table that can be used with the F test to determine the significance, if any, of the differences between sample means. The output is also useful as a first description of the data. All arithmetic calculations are carried out by the Floating Point Interpretive Package (Digital-8-5-S).

**DECUS No. 5-10**  
**Paper Tape Reader Test**

A test tape can be produced and will be continuously read as an endless tape. Five kinds of errors will be detected and printed out. The Read routine is in 6033-6040. Specifications: Binary with Parity Format — Length: registers in locations (octal): 10, 11, 40 through 67 (save 63, 64), and 6000-7777.

**DECUS No. 5-11**  
**PDP-5 Debug System**

Purpose of this program is to provide a system capable of:

1. Octal dump 1 word per line.
2. Octal dump 10<sub>8</sub> words per line.
3. Modifying memory using the typewriter keyboard.
4. Clearing to zero parts of memory.
5. Setting to HALT codes part of memory.
6. Entering breakpoints into a program.
7. Initiating jumps to any part of memory.
8. Punching leader on tape.
9. Punching memory on tape in RIM format.
10. Punching memory on tape in PARITY format.
11. Load memory from tape in PARITY format.

**DECUS No. 5-12**  
**Pack-Punch Processor and Reader for the PDP-5**

The processor converts a standard binary-format tape into a more compressed format, with two twelve-bit words contained on every three lines of tape.



Checksums are punched at frequent intervals, with each origin setting or at least every 200 words.

The reader, which occupies locations 7421 to 7577 in the memory, will load a program which is punched in the compressed format. A test for checksum error is made for each group of 200 or less words, and the program will halt on detection of an error. Only the most recent group of words will have to be reloaded. Read-in time is about ten percent less than for conventional binary format, but the principal advantage is that little time is lost when a checksum error is detected, no matter how long the tape.

**DECUS No. 5-13**  
**PDP-5 Assembler**

This program accepts symbolic programs punched on cards and assembles them for the PDP-5. An assembly listing is produced, and a magnetic tape is generated containing the program. This magnetic tape can be converted to paper tape and then read into the PDP-5, or it can be read directly into a PDP-5 with an IBM compatible tape unit. Cards are available.

**DECUS No. 5/8-14**  
**Dice Game for the PDP-5, PAL**

Binary tape and write-up only. Program uses program interrupt facility.

**DECUS No. 5-15**  
**ATEPO (Auto Test in Elementary Programming and Operation of a PDP-5 Computer)**

The program will type questions or instructions to be performed by the operator of the PDP-5 (4K) computer. The program will check to see if the operation has followed the instructions or has answered the questions correctly. If this is the case, it will type the next question or instruction.

The program itself uses the locations 200<sub>8</sub> to 500<sub>8</sub>, and the messages to be typed are in 600<sub>8</sub>-3410<sub>8</sub>. The area 500<sub>8</sub>-577<sub>8</sub> is used to store the RIM and BIN loaders while the programming is running. Page 0 and the locations above 4000<sub>8</sub> are a "work area" in which all the instructions are going to be executed, and in which the operator can make practically all kinds of mistakes, because the contents of the locations in that area are reset after typing any message. The program requires the RIM and BIN loaders to be in locations 7700<sub>8</sub>-7777<sub>8</sub> in order to transfer to the "safe area."

After using the program, the loaders can be returned to their original position by just starting the computer in location 377; it will jump to a small subroutine in 3500<sub>8</sub>-3515<sub>8</sub> that will make the transfer. The possibility of mistakes that would interfere with the program itself is reduced to practically zero, if the bit 0 is permanently kept (except when answering question 4) in the position 1. With the exception mentioned above, all of the other solutions can be accomplished with the bit 0 in position 1. For that reason, we strongly recommend that a piece of tape, or something similar, be put over the switch corresponding to that bit when being used by an operator without experience, for whom the program was designed.

**DECUS No. 5/8-16****Tape Duplicator for the PDP-5/8**

The tape duplicator for the PDP-5/8 is a single buffered read and punch program utilizing the program interrupt. It computes a character count and checksum for each tape and compares with checks at the end of the tape. Checks are also computed and compared during punching. There are three models of operation:

- A. SWITCH 0 ON — MAKE MASTER TAPE
- B. SWITCH 1 ON — DUPLICATE MASTER TAPE
- C. SWITCH 2 ON — VERIFY DUPLICATION

During duplication, the program will notify the operator whether or not more copies can be made without re-reading the master.

Binary and symbolic tapes are available.

**DECUS No. 5/8-17****Type 250 Drum Transfer Routine For Use on PDP-5/8**

Transfer data from drum to core (Read) or core to drum (Write) via ASR-33 Keyboard Control.

**DECUS No. 5-18****Bin Tape Disassembler for the PDP-5\***

This program disassembles a PDP-5 program, in Bin format, on punched paper tape. The tape is read by a high-speed reader, but the program may be modified to use the ASR-33 reader. The margin setting address, octal contents, mnemonic interpretation (PAL), and the effective address are printed on the ASR-33 Teletype.

**DECUS No. 5-19****DDT-5-2 Octal-Symbolic Debugging Program**

DDT-5-2 is an octal-symbolic debugging program for the PDP-5 which occupies locations 5600 through 7677. It is able to merge a symbol table punched by PAL II and stores symbols, 4 locations per symbol, from 5577 down towards 0000. The mnemonics for the eight basic instructions and various OPR and IOT group instructions are initially defined (see DEC-5-1-S Attachment II, p. 21), and the highest available location for the user is initially 5373.

From the teletype, the user can symbolically examine and modify the contents of any memory location. DDT-5 allows the user to punch a corrected program in BIN format.

DDT-5 has a breakpoint facility to help the user run sections of his program. When this facility is used, the debugger also uses location 0005.

This program has nearly all the features of DDT for the PDP-1. The meaning of the control characters of ODT (DEC-5-5-S) are the same in DDT-5.

**DECUS No. 5/8-20****Remote Operator FORTRAN System**

Program modifications and instructions to make the FORTRAN OTS version dated 2/12/65 operated from remote stations.

**DECUS No. 5/8-21****Triple Precision Arithmetic Package for the PDP-5 and the PDP-8**

\*Work performed under the auspices of the U.S. Atomic Energy Commission.

This is an arithmetic package to operate on 36-bit signed integers. The operations are add, subtract, multiply, divide, input conversion, and output conversion. Triple precision routines have a higher level of accuracy for work such as accounting. The largest integer which may be represented is  $2^{35}-1$  or 10 decimal digits. The routines simulate a 36-bit (3 word) accumulator in core locations 40, 41, and 42 and a 36-bit multiplier quotient register in core locations 43, 44, and 45.

Aside from the few locations in page 0, the routines use less core storage space than the equivalent double-precision routines.

**DECUS No. 5/8-22**  
**DECTape Duplicate**

This is a DECTape routine to transfer all of one reel (transport 1) to another (transport 2). This program occupies one page of memory beginning at 7400. The last page of memory is not used during the operation of the program, however, the memory from 1 to 7436 is used to set the DECTape reels in the proper starting attitude and is then destroyed during duplication. Duplication will commence after which both reels will rewind. Parity error will cause the program to halt with 0040 in the accumulator.

**DECUS No. 5/8-23**  
**DP-5/8 Oscilloscope Symbol Generator**

The subroutine may be called to write a string of characters, a pair of characters, or a single character on an oscilloscope. Seventy (octal) symbols in ASCII Trimmed Code and four special "format" commands are acceptable to this routine. The program is operated in a fashion similar to the DEC Teletype Output Package.

Binary tape with parity format, PAL binary tape, Assembler listing, and cards for an LRL Assembly are available.

Specifications:

1. BIN with parity format or PAL BIN
2. Length register 200-577 (octal)
3. Oscilloscope display unit

**DECUS No. 5-24**  
**Vector Input/Edit**

This program accepts Teletype and effects editing options by implementing a man-machine dialogue. Development of the program was supported, in part, by the Air Force Office of Scientific Research and the Army Research Office.

**DECUS No. 5-25**  
**A Pseudo Random Number Generator for the PDP-5 Computer**

The random number generator subroutine, when called repeatedly, will return a sequence of 12-bit numbers which, though deterministic, appears to be drawn from a random sequence uniform over the interval 0000<sub>8</sub> to 7777<sub>8</sub>. Successive numbers will be found to be statistically uncorrelated. The sequence will not repeat itself until it has been called over 4 billion times.

The program tape is prefixed with a text for a relocatable loader, used at NSU, but this may be bypassed and the binary section will then read directly into 3000-3077.

**DECUS No. 5-26**  
**Compressed Binary Loader (CBL) Package**

PDP-5 Installations using an ASR-33 Teletype for reading in binary tapes can save significant time (approximately 25%) by taking advantage of all eight channels of the tape. The CBL loader only occupies locations 7700 through 7777. The tape formatted into individual blocks, each with a checksum. On detection of an error, the loader halts so the tape may be repositioned in the leader area of the block which caused the error.

PAL II has been modified to punch in CBL format, and a DDT-5-3 (comparable to DDT-5-5, DECUS No. 5-19) has been written.

The following programs are included in the package:

1. CBL Loader
2. CBC Converter (BIN to CBL)
3. CONV Converter (CBL to BIN)
4. PAL IIC (punches CBL format)
5. DDT-5-3 (reads and punches CBI format)

**DECUS No. 5/8-27**  
**ERC Boot**

The ERC Boot is a bootstrap routine somewhat simpler than the one presently available for the PDP-8. This routine restores the entire last page, consisting of:

1. Clear Memory Routine
2. RIM Loader
3. Modified Binary Loader.

The Clear Memory routine is entered at 7600 (octal). It clears (to 0000) the lower 31 pages of memory, then branches to the Binary Loader.

The modified Binary Loader halts after reading tape with the checksum in the accumulator. If the binary tape is properly terminated, pressing CONTINUE takes a branch to the beginning location of the program. PAL compiled programs may be properly terminated by ending the PAL symbolic tape in the following manner:

```
P  
A  
S  
Y  
M  
B  
O  
L  
I  
C  
P  
R  
O  
G  
R  
A  
M
```

\*START (any named starting address)  
\$

The Binary Loader stores the octal value for START in the location labeled ORIGIN in BIN. The instruction following HLT in BIN is replaced by JMP I ORIGIN (5616), causing a branch to START.

#### **DECUS No. 8-28**

##### **PAL III Modifications for PDP-8 and ASR-33**

This modification of the PAL III Assembler speeds up assembly on the ASR-33/35 and operates only with this I/O device. The symbolic tape is read only once, on pass 0, and stored in the machine. This pass initiates as does pass 1, except that both switches 0 and 1 must be down. Other passes of the assembly initiate normally, but do not end the symbolic tape.

If the program is too large for the buffer, the Teletype punches 50-200 codes before halting. If the program size is doubtful, it is advisable to leave the punch on during pass 0 and not continue to pass 1.

The user and symbol table starts at 2736 and the buffer begins at 3103, allowing room for 25 user symbols only. The highest location of the buffer is 7440. This leaves a buffer size of  $4336_8$  or  $2270_{10}$  which is sufficient for a large program or a small program with many comments, owing one tape character per location. To increase symbol table size, constants at 1413 and 1414 may be adjusted. For instance, if 50 symbols are desired:

```
1413  BUF, 3246
1414  BUFCNT, -4172
```

A few other modifications have been made to aid in circumventing the slow speed of the Teletype. The length of the leader-trailer tape has been shortened; there is no pass III leader punched; and the symbol table has no leader or trailer on either pass, making the symbol tape incompatible with DDT (an appropriate leader can be punched manually). To restore any of these characteristics, the appropriate statements in the modifications tape may be deleted. Symbolic tape may be modified as above and a new binary tape produced. The binary tape must then read in after loading the assembler for modification. This process can be done each time the assembler is loaded, or the modified assembler can be punched as a complete separate tape.

#### **DECUS No. 8-29**

##### **BCD to Binary Conversion Subroutines**

These two subroutines improve upon the DEC supplies conversion routine. Comparison cannot be made to the DECUS-supplied fixed-time conversion, DECUS No. 5-6, because it is specified only for the PDP-5. One routine is designed for minimal storage, the other for nominal time. Both are fixed-time conversions; time specified is for a  $1.6\text{-}\mu$  sec machine.

Minimal time routine:  $73.6\ \mu\text{sec}/32$  locations

Minimal storage routine:  $85\ \mu\text{sec}/29$  locations

DEC routine:  $64\text{-}237\ \mu\text{sec}/37$  locations

Time for number  $D_1$ ,  $D_2$  and  $D_3$  is  $64 + (D_1 + D_2)9.6\ \mu\text{sec}$ .

#### **DECUS No. 5-30**

##### **GENPLOT-General Plotting Subroutine**

This self-contained subroutine is for the PDP-5 with a 4K memory and a CAL-COMP incremental plotter. The subroutine can move (with the pen in the up position) to location (x, y), make an "x" at this location, draw a line from this present position to location (x, y), and initialize the program location counters.

A binary, relocatable tape is available.

If the subroutine is to be relocatable, the titles are: MOve, PLOt, DRaw, and INit. The readin procedure is the same as for other relocatable subroutines.

#### **DECUS No. 5-31**

#### **FORPLOT—FORTRAN Plotting Program for PDP-5**

FORPLOT is a general-purpose plotting program for the PDP-5 computer in conjunction with the CALCOMP 560 Plotter. It is self-contained and occupies memory location 0000<sub>8</sub> to 4177<sub>8</sub>. FORPLOT accepts decimal data inputted on paper tape in either fixed or floating point formats. Formats can be mixed at will. PDP-5 FORTRAN output tapes are acceptable directly and any comments on these are filtered out.

FORPLOT scales input data. The operator informs the computer, in advance, of the data values to be assigned to the top, bottom, right, and left plot boundaries. There are no restrictions on these data values. It is not necessary that any of them be zero, nor is it necessary that the top and right boundaries correspond to more positive data values than the bottom and left boundaries, respectively.

All plotted graphs are 10 inches in the ordinate direction. The operator controls the length of the abscissa which may reach a maximum of 39.99 inches. A number of plot format options are available to the user. The program is capable of drawing an abscissa and ordinate axis, each ticked at intervals of 1 inch, at the right and bottom boundaries of the plot, respectively. If the user chooses to omit these axes, a circled point is placed at the starting point to indicate the bottom-right plot boundary. Points are left unconnected unless connected through user control. Finally, at the option of the user, FORPLOT can locate either a small "x" or a small octagon (approximately 1/16 inch across), or a superposition of both at each plotted point to make the point more plainly visible.

A column selection feature is provided enabling the operator to select data columns from tapes containing several of them. In this bulletin "column" refers to a column in the arrangement of the data when it is printed on the ASR-33. If desired, the operator can supply only the ordinates and the program will space the plotted points uniformly in the abscissa direction according to a preset constant.

#### **DECUS No. 5/8-32**

#### **Program to Relocate and Pack Programs in Binary Format**

This relocation program allows automatic transfer of a program in binary format into any portion of memory, no matter what starting address it has been allocated. Each program is given a fixed starting address, allowing it to be loaded in the normal manner without using the relocation program. This includes moving a program to an entirely different starting address on a different page of memory. The program is now in use at CRNL and is proving a most effective tool in assembling a combination of existing programs and in amending and fault-finding new programs.

This package includes three programs to aid in relocating and retrieving subroutines:

1. A Clear Memory routine which clears registers 200<sub>8</sub> through 3777<sub>8</sub>. Length is 12 locations.
2. A programmed display routine which displays the entire memory.

Empty. Empty registers appear on the base line while occupied addresses appear as 4096 counts on the display. The length is 15 locations.

3. Because it is often necessary to retrieve relocated programs on paper tape, a punch routine is included which punches those areas of the first half of memory which contain the program. The punch program senses and deletes gaps in memory.

This program saves much time since starting and ending addresses need not be remembered as with ODT and other types of binary punch programs.

The tape is punched in binary format complete with checksum, and is preceded by and followed with a length of leader. The length is 90 locations.

The relocation program and associated programs are themselves relocatable.

### **DECUS No. 5/8-33**

#### **Tape to Memory Comparator**

Tape to Memory Comparator is debugging program which allows comparison of the computer memory with a binary tape. It is particularly useful for detecting reader problems, or during stages of debugging a new program.

A typeout occurs whenever the memory disagrees with the contents of the binary program tape. The typeout consists of the memory location, contents of memory, and contents of the tape on one line. The checksum is typed out as an error at one location greater than the last address on the tape.

Presently, the program uses a high-speed reader; however, it may be modified for the TTY reader. The program occupies 165 octal locations on a single page. It does not use page 0 or autoindex registers.

### **DECUS No. 5-34**

#### **Memory Halt—A PDP-5 Program to Store Halt in Most of Memory**

With Memory Halt and OPAK (DECUS No. 5-2.1), in memory, it is possible to store halt (7402) in the following memory locations:

0000 to 0005  
0007 to 6177  
7402 and 7403

Memory halt occupies locations 0200 to 0237 with a starting address of 0200. When started, it stores 7402 in locations 0001 to 0005 and locations 7402 and 7403. It then sets up some memory location so that OPAK can store 7402 in locations 0007 to 6177.

Halts in memory are useful when a program transfers control to an area of memory not occupied by the program itself. Upon executing the JMP or JMS instruction, the computer halts. With careful investigation, the programmer can determine why the transfer of control took place.

### **DECUS No. 5/8-35**

#### **Binary Coded Decimal to Binary Conversion Subroutine and Binary to Binary Coded Decimal Subroutine (Double Precision)**

This program consists of a pair of relatively simple and straightforward double-

precision conversions. They make no claim to speed or brevity. A double entry has been used which is:

```
TAD  HIGH
JMS  BCD BIN
TAD  LOW
JMS  BCD BIN + 3
```

### **DECUS No. 5-36 Octal Memory Revised**

The Octal Memory Dump on Teletype is a DEC routine (DEC-5-8-U) which dumps memory by reading the switch register twice; once for a lower limit and again for an upper limit. It then types an address, the contents of the program and the next three locations, issues a CR/LF, then repeats the process for the next four locations. This leaves the right two-thirds of the Teletype page unused. The 78<sub>10</sub> instructions occupy two pages.

This revised routine uses the complete width of the Teletype page and occupies only one memory page, using less paper and two less instructions. Now an address and the contents of 15 locations are typed out before a carriage return.

Octal Memory Dump Revised has proved its value as a subroutine and/or a self-contained dump program when it is necessary to dump large sections of DECtape, magnetic tape (IBM compatible), or a binary formatted paper tape.

### **DECUS No. 5-37 Transfer II**

For users who have more than one memory bank attached to the PDP-5/8, Transfer II may prove valuable in moving information from one field to another. Often areas designated for loaders are being used for other reasons, only to find the loaders necessary a few minutes later. When debugging, Transfer II enables a programmer to make a few changes in a new program and test it without reading in the original program again, especially if his corrections did not work. In short, Transfer II enables more extensive use of memory banks.

## **LINC (LINC-8) PROGRAMS**

The program library has been compiled primarily from LINC (LINC-8) user's programs. All programs in the library have been evaluated for general usefulness before being included.

All programs have one of the four following attributes:

- 1) LINC Only: A program marked with this classification is to operate on a classic Linc only.
- 2) LINC-8 Only: A program marked with this classification is to be operated on a LINC-8 only.
- 3) LINC and LINC-8: A program marked with this classification may be operated on a LINC-8 or a classic Linc.
- 4) Binaries different for LINC and LINC-8: A program with this classification indicates that although it may be filed with the same name on Linc and Linc-8 library tapes, the LINC and LINC-8 binary versions differ. In general, the manuscripts have not been altered and are written for



classic Linc. The changes necessary for proper operation on the LINC-8 are detailed in the Usage Descriptions of each program in this classification.

The LINC (LINC-8) program library consists of seven (six) tapes as described in "INDEX TO TAPES" and eight manuals described below.

MANUAL 1	UTILITY SYSTEM DESCRIPTION	Usage
MANUAL 2	UTILITY PROGRAMS	Usage and listings
MANUAL 3	GENERAL LIBRARY	Usage and listings of data programs and subroutines
MANUAL 4	DEMONSTRATION	Usage of pure demonstration programs
MANUAL 5	MAINTENANCE PROGRAMS	Usage and listings of various maintenance programs
MANUAL 6	LINC ONLY PROGRAMS	Usage and listings of LINC ONLY programs
MANUAL 7	TSTINS MANUAL	Manual "Assembly and Test Procedures"
MANUAL 8	DECTST MANUAL	Manual of DEC Test Programs for LINC-8 ONLY

Manuals and tapes will be delivered as applicable, however, all manuals and tapes are available upon request.

### Library Tapes

TAPE 1	GENERAL LIBRARY	GL
TAPE 2	MAINTENANCE	MA
TAPE 3	DEMONSTRATION	D
TAPE 4	DEMONSTRATION ZERO	DO (must be operated from unit zero)
TAPE 5	MANUSCRIPT FILE	MSF
TAPE 6	MAINTENANCE MANUSCRIPT FILE	MMSF
TAPE 7	•8 — LIBRARY SYSTEM	LINC-8 ONLY

### Utility Programs

**MSPRNT: Manuscript Print**                      Binaries different on LINC and LINC-8

This program allows the user to obtain a printed copy of a program manuscript by means of a Teletype machine attached to the LINC via relay register, bit 0 or on the LINC-8. The MS to be printed may be stored in either the Lap working area or any MS file. Sense switches control the printing of the octal equivalents of the instructions, page headings, pauses, and starting line. Only a packed MS can be printed with this program.

**MSQUIP: Quick Manuscript Print**                      Binaries different on LINC and LINC-8

This program prints a copy of a program manuscript on a Teletype machine attached to the LINC via relay register bit 0 or on a LINC-8; printing is faster

than by MSPRNT. Only a packed MS can be printed by this program.

**LOADER: Loader for Octal and Decimal Integers** LINC and LINC-8

This program accepts octal or decimal integers (positive or negative) from the keyboard. The integers are stored in successive locations following an arbitrary origin. The completed table of integers is then stored on tape.

**COMPAR: Compare Contents of Tape Blocks** LINC and LINC-8

This program will compare the contents of tape blocks.

**INPRNT: Index Print** Binaries different on LINC and LINC-8

By use of this program, a printed copy may be obtained on a Teletype machine connected to the LINC via bit 0 of the relay register or on the LINC-8 of any Guide index or Lap MS file index. One line of LINC keyboard input is allowed before the index or file is printed.

**COPYTP: Copy Tape** LINC and LINC-8

This program will copy the tape on unit 0 onto the tape on unit 1. The entire tape is copied and two different checks are performed.

**OLIST: Octal Listing** Binaries different on LINC and LINC-8

This program prints in octal the contents of one block of tape on a Teletype machine attached to the LINC via relay register bit 0 or on a LINC-8.

**COPY: Copy** LINC and LINC-8

By means of COPY, any number of tape blocks from 1 to 777 (octal) may be copied from either tape onto either tape.

**DISASS: Binary to MS. Disassembler** Binaries different on LINC and LINC-8

By use of this program, a printed copy may be obtained, on a Teletype machine connected to the LINC via bit 0 of the relay register or on a LINC-8, of a manuscript, i.e., symbolic instructions which corresponds to a specified binary program.

**SEARCH: Masked Word Search** LINC and LINC-8

This program searches blocks of tape for a word called the "search word." The search word and a mask are determined by the user. Single or successive tape blocks may be searched.

**MARKL8: Mark and Check a LINC-8 Tape** LINC-8 Only

This program marks and checks virgin tape for use by the LINC-8. After marking, the tape will begin with a short end zone and end with a long end zone. There are two extra check marks at the end of each tape block.

**MARK: Mark and Check a Tape** LINC Only

This program marks virgin tape for use by the classic LINC only. After marking, the tape will begin with a short end zone and end with a long end zone. There are two extra check marks at the end of each tape block.

**KBDTEL: Keyboard to Teletype** LINC Only

This program allows the user to print via the LINC keyboard on a Teletype machine attached to the LINC via relay register, bit 0. Control may be transferred automatically to MSPRNT.

**COPY 8: Copy Tapes** LINC and LINC-8

This program copies from 1 to 1000 Blocks. Tape format may either be that

of the classic LINC (and LINC-8 tapes written under the supervision of PROGO-FOP) or that of tapes written by the PDP-8/LINCtape library system.

## Data Programs

### **DATAM: Data Manipulation**

LINC and LINC-8

This program retrieves, displays, and stores data and provides filtration, integration, differentiation, and size variation features.

### **CURSOR: Cursor**

Binaries differ for LINC and LINC-8

This program will display on the scope the signal samples from a designated one of the analog input channels or data read into core memory from tape by means of the switches. Two pieces of data, each up to 256 points, is handled by CURSOR. A mobile knob controlled CURSOR controls the display of the absolute octal value of the amplitude of the data.

### **QAFILT: Filter Program**

Binaries differ for LINC and LINC-8

This program performs convolution by multiplication of an impulse response function and data. A minor alteration in the program causes it to perform auto- and crosscorrelation. For this application the impulse response function and data represent the data to be correlated.

### **FRQANA: Frequency Analysis**

LINC and LINC-8

This program performs frequency analysis resulting in sixty-four component cosine, sine, and rms spectra. Spectrum displays are scalable. Resynthesis from the spectra can also be performed.

### **EKG 2: LINC EKG Program**

LINC Only

### **EKGL82: LINC-8 EKG Program**

LINC-8 Only

With these programs, on line EKG data is sampled and time interval histograms are computed of the times which elapse between the R peaks of successive waveforms (R to R histogram), the time between S peaks of successive waveforms (S to S histograms), and the times between R and S peaks of the same waveform (intrawaveform histogram).

### **SCOPE8: Oscilloscope Simulator**

LINC-8 Only

This program will display on the scope the signal samples of one of the analog input channels (512<sub>10</sub> points). The sampling frequency, the channel to be sampled, and the duration of the display are chosen by the user. The data display may be "frozen," and the data written on tape (either unit).

This program will display on the scope the signal samples from a designated one of the 16 input channels, 256 consecutively doubly displayed points at a time. This continuous display may be frozen at any time; and while frozen, the current 256 points may, at the user's option, be written either temporarily in block 377 on unit 0 or permanently on the next of a series of designated consecutive blocks on unit 1. The channel sample interval is specified by the user in microseconds and may be any decimal integer multiple of 40, from 40 to 2040. Once the sampling has begun, the user may transfer control either back to the beginning of OSCOPE or to GUIDE, as the mood strikes him.

### **HWPACK: Half-Word Pack**

LINC and LINC-8

This program formats digital data for display by HWDISP. 34<sub>8</sub> blocks of standard 12 bit data are converted to 7 blocks of half-words. The number of data points is reduced, since during the formatting consecutive pairs of points are

averaged to form a single point. This effects a time compression of two.

**HWDISP: Half-Word Display**

LINC and LINC-8

This program permits the display of seven blocks of half-words as prepared by HWPACK. The display format is controllable from the knobs. Each line of the display is  $(400)_8$  points long, however, the address of the initial point of all lines after the first is controlled by knob 0. If  $I_{p2}$  is the initial point of the second line of display,  $(400 < I_{p2} < 777)$ , then all succeeding lines have initial points which are found from:

$$I_{pn} = (I_{p2} - 400) (n-1) \pm 400$$

Separation between consecutive lines of the display are controlled by knob 1.

**WINDOE: A Scanning Window for Tape**

LINC and LINC-8

This program provides a moving linear window for scanning digitized data stored on tape (either unit) at a speed determined by the knobs.

**COAUTO: Continuous Autocorrelation Program**

LINC and LINC-8

This program derives autocorrelograms from sequential blocks of tape. Data to be correlated is stored in digitized form on a LINC tape and is mounted on unit 1. A blank tape is placed on unit 0 after the program has been read into core memory. The computed autocorrelograms are then written onto the tape on unit 0.

**GRAPHA: Graph Assembler**

Binaries differ for LINC and LINC-8

This program allows any data to be displayed in graphical form with appropriate axis and lettering. A scope display is used as an aid in assembling the graph. The finished product can be either displayed and photographed or plotted on an incremental plotter.

**DECAL: Desk Calculator**

Binaries differ for LINC and LINC-8

This program allows the LINC used to manipulate mixed integer and fractional decimal numbers, input via the keyboard; perform sundry operations upon them; print the results on the teletype; and/or store constants or intermediate results for future use. The program utilizes thirty digit decimal floating point routines, thereby permitting ten or twenty (user's choice) significant decimal digits in the results. All input numbers are decimal unless otherwise specified.

**XP3: Exponential Expansion**

Binaries different for LINC and LINC-8

This program is used to determine the variables in a three term exponential expansion by displaying the exponential curve divided into 170 parts, and by matching the curve with a curve which is varied by adjusting the analog potentiometers (KNOBS). When the curves match, the coefficients and the exponents are printed out. Provision has also been made for storing the data and results.

**Subroutines**

**TECSUB: Teletype Subroutine**

Binaries different for LINC and LINC-8

This program is a teletype subroutine for a LINC with Teletype attached through relay register bit 0 or for a LINC-8. It may be entered with either the LINC code or the teletype code of the desired character in the AC.

**ISOSET and**

**ISOPLT: Isometric Plot Subroutine**

Binaries different for LINC and LINC-8

These programs are subroutines for plotting a function of two variables,  $f(x,y)$ ,

isometrically. The programs use index registers 5, 6 and 7 and tapes beginning with block 1. In addition to memory locations occupied by the programs, memory locations 1370 through 1777 are used to store a table of limits. A Calcomp 565 plotter and the TELETYPE-PLOTTER P.I.U. are required.

**DIVSUB: Divide Subroutine** LINC and LINC-8

This program divides a twelve bit number (eleven bits and sign) into a 24 bit number (twenty-three bits and sign). A signed eleven bit quotient and an eleven bit positive remainder, if there is one, are accessible upon subroutine return.

**SPFLT: Single Precision Floating Point Package** LINC and LINC-8

This program provides single precision addition, multiplication, and division. Also contained in this package are subroutines for transmission and for fix-to-float conversion.

The package occupies all of Q3.

**MSGDIS: Message Display** LINC and LINC-8

This is a basic subroutine for displaying a line of up to  $20_{10}$  characters on the scope. It is completely self-contained with matrices for all digits, letters and special characters.

**QIKDIV: Quick and Dirty Divide** LINC and LINC-8

This subroutine provides a very fast division with limited accuracy for positive integers of less than  $50_8$  ( $40_{10}$ ). This is useful for scaling displays, simple averaging programs, and similar situations where the loss of accuracy and the limitations imposed by this subroutine can be tolerated.

**TTYSUB: Teletype Subroutine** LINC ONLY

This program types a character, determined by the contents of the AC, on the teletype.

**Q & A SUB: Question & Answer Subroutine** LINC and LINC-8

This is a general subroutine used to display a page of text on the scope. Question marks may be displayed and replaced with responses from the keyboard. The information entered in this manner may be recovered by a subsequent portion of the user's program.

**DBLFLT: Double Precision Floating Point Package** LINC and LINC-8

DBLFLT is a double precision floating point subroutine package which occupies Q2 and Q3. It provides subroutines for addition, subtraction, multiplication, and division. Also included are subroutines to transfer, fix, and float numbers.

**I** LINC Only  
**IFORL8: Decimal Input** LINC-8 Only

This subroutine is a decimal input subroutine which operates from Q1 and uses DBLFLT in Q2 and Q3.

**O** LINC Only  
**OFORL8: Decimal Output** LINC-8 Only

This program is a decimal output subroutine which operates from Q1 and uses DBLFLT in Q2 and Q3.

**EXPNTL: Exponentiate**

LINC and LINC-8

This subroutine calculates  $e^N$  ( $N =$  a double precision floating point number) using a Taylor Series Expansion. This subroutine requires that DBLFLT be in Q2 and Q3.

**SQROOT: Square Root**

LINC and LINC-8

This subroutine calculates the square root of a double precision floating point number in the Floating Accumulator. This subroutine requires that DBLFLT be in Q2 and Q3.

**SINE: Sine**

LINC and LINC-8

This subroutine calculates sine  $X$  where  $X$  is in radians and stored in the Floating Accumulator. DBLFLT must be in Q2 and Q3.

**COSINE: Cosine**

LINC and LINC-8

This subroutine calculates cosine  $X$ , where  $X$  is in radian measure, and uses the sine subroutine above. DBLFLT must be in Q2 and Q3.

**ARCTAN: Arc Tangent**

LINC and LINC-8

This subroutine calculates Arc tan  $X$  (where  $-1 \leq x \leq 1$ ). Sine  $X$  and Cosine  $X$  (in radians) and DBLFLT format must be stored in temporary locations specified by subroutine. DBLFLT must be stored in Q2 and Q3.

**FOURIR: Fourier Analysis**

LINC and LINC-8

This subroutine calculates Fourier coefficients of a one cycle periodic waveform. Ordinates (in DBLFLT format) are stored in LINC Upper Memory. DBLFLT must be in Q2 and Q3.

**NATLOG: Natural Logarithm**

LINC and LINC-8

This subroutine calculates the natural logarithm of a double precision floating point number by means of a continued fraction expansion. This subroutine requires that DBLFLT be in Q2 and Q3.

**Demonstration****BASMEM: Basilar Membrane**

Binaries differ for LINC and LINC-8

This program simulates a simplified model of the basilar membrane in the inner ear.

**ORGAN: Organ**

LINC and LINC-8

This program provides two achromatic scales for playing melodies on the LINC chimes from the keyboard.

**MARTNI: Martini**

Binaries differ for LINC and LINC-8

This program displays a martini of variable size with an olive using both D-A channels.

**WAVES: Traveling Waves** Binaries differ for LINC and LINC-8

This program simulates a sound wave traveling through air. It includes a displayed model of sound wave reflection.

**DAYCOM: Day Computer** LINC and LINC-8

This program foretells or retells the day of the week for twentieth century dates.

**L1-L7: Teaching Programs** LINC and LINC-8

This group of seven programs teaches the operator binary and octal number systems, some LINC instructions, and poses some basic programming problems. Intimate computer-operator interaction is utilized to teach these fundamentals of programming and to correct operator errors.

**TICTAC: Tic Tac Toe** LINC and LINC-8

This program brings about a match of intellect between operator and computer as each engage in combat over a tic tac toe game.

**FREQAN: Frequency Analysis** Binaries differ for LINC and LINC-8

This program will analyze one period of a periodic waveform into 16 Fourier components.

**ECG8AV: ECG Averaging** Binaries differ for LINC and LINC-8

This program averages on-line ECG data,  $2^N$  (where  $N = 1, 2, 3, 4$ ). ECG samples may be used to obtain an averaged ECG which is labelled, displayed, and may be written onto tape.

**GRSLV8: Green Sleeves** LINC-8 Only

This program plays Green Sleeves on the chimes.

**DRAW: Draw** Binaries differ for LINC and LINC-8

This program cultivates latent artistic talent by permitting the user to create straight line drawings on the scope.

**GRNSLV: Green Sleeves** LINC Only

This program plays Green Sleeves on the chimes.

## Maintenance Programs

**DECTST** LINC-8 Only

This is the basic Maintenance system for the LINC-8. The program uses the PDP-8 Processor to check out the LINC processor. (See Manual-8.)

**INSTST: Instruction Test** LINC and LINC-8

Central Processor Reliability Test—LINC, is a maintenance program designed to test the operation of the LINC or LINC-8 Computer. All operations with the exception of relays, tape, display and switches, are tested. The program runs continuously, stopping only in the event of an error or manual intervention.

**TSTINS: Test Instructions** Binaries differ for LINC and LINC-8

This program tests the operation of the LINC order code and some of the input-output devices. (See Manual 7.)

**MEMCK0 and MEMCK1: Memory Check from Q0 and Q1** LINC and LINC-8  
 These programs test LINC memory by writing, reading and checking a double checkerboard pattern.

**MTPST: Mag Tape Test** LINC and LINC-8  
 This program checks transfer of data to and from LINC tape.

**KNOBS: Display Potentiometers Settings** LINC and LINC-8  
 This program will display the settings of the eight potentiometers (0-7). New values will be displayed as the settings of the potentiometers are changed.

**L+RSWT: Left and Right Switch Test** LINC and LINC-8  
 This program tests the left and right switches.

**SSWTST: Sense Switch Test** LINC and LINC-8  
 This program tests the operation of the sense switches.

**REOPCL: Relay Open-Close Test** Binaries differ for LINC and LINC-8  
 This program tests the opening and closing of the relays.

**RELTSL: Relay test for LINC** LINC Only  
**RELTS8: Relay test for LINC-8** LINC-8 Only  
 This program tests timing and contact bounce of the relays. An external voltage source is required to be applied to the relays and to channel 10. The opening and closing time and the contact bounce are displayed.

**ADTST: Analog-Digital Test** LINC and LINC-8  
 This program may be used to test the knobs for continuity, the basic A-D for monotonicity, and to test and calibrate the preamps for gain and offset. A provision for testing sixteen additional A-D channels is included for the LINC-8 multiplex extension.

**SCOPCL: Scope Calibration** LINC and LINC-8  
 This program facilitates scope calibration.

**SCPBRN: Scope Burn** LINC and LINC-8  
 This program is used to detect burned spots on the scope.

**STTEST: Serial Teletype Test** LINC Only  
 This is a simple test of the standard serial teletype interface offered to users of the DEC LINC when either an ASR or KSR 33 is connected to the computer. This teletype interface is documented on DEC drawing No. BS-B-10317.

**XLTST: External Level Test** LINC and LINC-8  
 This program provides a visual check of the functioning of the SXL and SXLI instructions in the presence and absence of the External Levels.



## APPENDIX 2

### TABLES OF INSTRUCTIONS

#### PDP-8 MEMORY REFERENCE INSTRUCTIONS

Mnemonic Symbol	Operation Code	Direct Addr.		Indirect Addr.		Operation
		States Entered	Execution Time ( $\mu$ sec)	States Entered	Execution Time ( $\mu$ sec)	
AND Y	0	F, E	3.0	F, D, E	4.5	Logical AND. The AND operation is performed between the content of memory location Y and the content of the AC. The result is left in the AC, the original content of the AC is lost, and the content of Y is restored. Corresponding bits of the AC and Y are operated upon independently.
TAD Y	1	F, E	3.0	F, D, E	4.5	$AC_j \wedge Y_j = > AC_j$ Two's complement add. The content of memory location Y is added to the content of the AC in two's complement arithmetic. The result of this addition is held in the AC, the original content of the AC is lost, and the content of Y is restored. If there is a carry from AC0, the link is complemented.
ISZ Y	2	F, E	3.0	F, D, E	4.5	$AC + Y = > AC$ Increment and skip if zero. The content of memory location Y is incremented by one. If the resultant content of Y equals zero, the content of the PC is incremented and the next instruction is skipped. If the resultant content of Y does not equal zero, the program proceeds to the next

## PDP-8 MEMORY REFERENCE INSTRUCTIONS (continued)

Mnemonic Symbol	Operation Code	Direct Addr.		Indirect Addr.		Operation
		States Entered	Execution Time ( $\mu$ sec)	States Entered	Execution Time ( $\mu$ sec)	
DCA Y	3	F, E	3.0	F, D, E	4.5	instruction. The incremented content of Y is restored to memory. If resultant $Y = 0$ , $PC + 1 = > PC$ . Deposit and clear AC. The content of the AC is deposited in core memory at address Y and the AC is cleared. The previous content of memory location Y is lost. $AC = > Y$ $0 = > AC$
JMS Y	4	F, E	3.0	F, D, E	4.5	Jump to subroutine. The content of the PC is deposited in core memory location Y and the next instruction is taken from core memory location Y + 1. $PC + 1 = > Y$ $Y + 1 = > PC$
JMP Y	5	F	1.5	F, D	3.0	Jump to Y. Address Y is set into the PC so that the next instruction is taken from core memory address Y. The original content of the PC is lost. $Y = > PC$

## PDP-8 GROUP 1 OPERATE MICROINSTRUCTIONS

Mnemonic Symbol	Octal Code	Event Time	Operation
NOP	7000	—	No operation. Causes a 1.5 $\mu$ sec program delay.
IAC	7001	2	Increment AC. The content of the AC is incremented by one in two's complement arithmetic.
RAL	7004	2	Rotate AC and L left. The content of the AC and the L are rotated left one place.
RTL	7006	2	Rotate two places to the left. Equivalent to two successive RAL operations.
RAR	7010	2	Rotate AC and L right. The content of the AC and L are rotated right one place.
RTR	7012	2	Rotate two places to the right. Equivalent to two successive RAR operations.
CML	7020	1	Complement L.
CMA	7040	1	Complement AC. The content of the AC is set to the one's complement of its current content.
CIA	7041	1, 2	Complement and increment accumulator. Used to form two's complement.
CLL	7100	1	Clear L.
CLL RAL	7104	1, 2	Shift positive number one left.
CLL RTL	7106	1, 2	Clear link, rotate two left.
CLL RAR	7110	1, 2	Shift positive number one right.
CCL RTR	7112	1, 2	Clear link, rotate two right.
STL	7120	1	Set link. The L is set to contain a binary 1.
CLA	7200	1	Clear AC. To be used alone or in OPR 1 combinations.
CLA IAC	7201	1, 2	Set AC = 1.
GLK	7204	1, 2	Get link. Transfer L into AC 11.
CLA CLL	7300	1	Clear AC and L.
STA	7240	1	Set AC = -1. Each bit of the AC is set to contain a 1.

## PDP-8 GROUP 2 OPERATE MICROINSTRUCTIONS

Mnemonic Symbol	Octal Code	Event Time	Operation
HLT	7402	1	Halt. Stops the program after completion of the cycle in process. If this instruction is combined with others in the OPR 2 group the other operations are completed before the end of the cycle.
OSR	7404	2	OR with switch register. The OR function is performed between the content of the SR and the content of the AC, with the result left in the AC.
SKP	7410	1	Skip, unconditional. The next instruction is skipped.
SNL	7420	1	Skip if $L \neq 0$ .
SZL	7430	1	Skip if $L = 0$ .
SZA	7440	1	Skip if $AC = 0$ .
SNA	7450	1	Skip if $AC \neq 0$ .
SZA SNL	7460	1	Skip if $AC = 0$ , or $L = 1$ , or both.
SNA SZL	7470	1	Skip if $AC \neq 0$ and $L = 0$ .
SMA	7500	1	Skip on minus AC. If the content of the AC is a negative number, the next instruction is skipped.
SPA	7510	1	Skip on positive AC. If the content of the AC is a positive number, the next instruction is skipped.
SMA SNL	7520	1	Skip if $OC < 0$ , or $L = 1$ , or both.
SPA SZL	7530	1	Skip if $AC > 0$ and if $L = 0$ .
SMA SZA	7540	1	Skip if $AC < 0$ .
SPA SNA	7550	1	Skip if $AC > 0$ .
CLA	7600	2	Clear AC. To be used alone or in OPR 2 combinations.
LAS	7604	1	Load AC with SR.
SZA CLA	7640	1	Skip if $AC = 0$ , then clear AC.
SNA CLA	7650	1	Skip if $AC \neq 0$ , then clear AC.
SMA CLA	7700	1	Skip if $AC < 0$ , then clear AC.
SPA CLA	7710	1	Skip if $AC > 0$ , then clear AC.

## PDP-8 EXTENDED ARITHMETIC ELEMENT MICROINSTRUCTIONS

Mnemonic Symbol	Octal Code	Event Time	Operation
MUY	7405	2	<p>Multiply. The number held in the MQ is multiplied by the number held in core memory location PC + 1 (or the next successive core memory location after the MUY command). At the conclusion of this command the most significant 12 bits of the product are contained in the AC and the least significant 12 bits of the product are contained in the MQ.</p> <p><math>Y \times MQ = &gt; AC, MQ</math></p>
DVI	7407	2	<p>Divide. The 24-bit dividend held in the AC (most significant 12 bits) and the MQ (least significant 12 bits) is divided by the number held in core memory location PC + 1 (or the next successive core memory location following the DVI command). At the conclusion of this command the quotient is held in the MQ, the remainder is in the AC, and the L contains a 0. If the L contains a 1, divide overflow occurred so the operation was concluded after the first cycle of the division.</p> <p><math>AC, MQ \div Y = &gt; MQ</math></p>
NMI	7411	2	<p>Normalize. This instruction is used as part of the conversion of a binary number to a fraction and an exponent for use in floating-point arithmetic. The combined content of the AC and the MQ is shifted left by this one command until the content of AC0 is not equal to the content of AC1, to form the fraction. Zeros are shifted into vacated MQ11 positions for each shift. At the conclusion of this operation, the step counter contains a number equal to the number of shifts performed. The content of L is lost.</p> <p><math>AC_j = &gt; AC_{j-1}</math>  <math>AC_0 = &gt; L</math>  <math>MQ_0 = &gt; AC_{11}</math>  <math>MQ_j = &gt; MQ_{j-1}</math>  <math>0 = &gt; MQ_{11}</math> until <math>AC_0 \neq AC_1</math></p>
SHL	7413	2	<p>Shift arithmetic left. This instruction shifts the combined content of the AC and MQ to the left one position more than the number of positions indicated by the content of core memory at address PC + 1 (or the next successive core memory location following the SHL command). During the shifting, zeros are shifted into vacated MQ11 positions.</p> <p>Shift Y + 1 positions as follows:  <math>AC_j = &gt; AC_{j-1}</math>  <math>AC_0 = &gt; L</math></p>

# PDP-8 EXTENDED ARITHMETIC ELEMENT MICROINSTRUCTIONS

(continued)

Mnemonic Symbol	Octal Code	Event Time	Operation
ASR	7415	2	$MQ0 = > AC11$ $MQj = > MQj - 1$ $0 = > MQ11$ Arithmetic shift right. The combined content of the AC and the MQ is shifted right one position more than the number contained in memory location PC + 1 (or the next successive core memory location following the ASR command). The sign bit, contained in AC0, enters vacated positions, the sign bit is preserved, information shifted out of MQ11 is lost, and the L is undisturbed during this operation. Shift Y + 1 positions as follows: $AC0 = > AC0$ $ACj = > ACj + 1$ $AC11 = > MQ0$ $MQj = > MQj + 1$
LSR	7417	2	Logical shift right. The combined content of the AC and MQ is shifted left one position more than the number contained in memory location PC + 1 (or the next successive core memory location following the LSR command). This command is similar to the ASR command except that zeros enter vacated positions instead of the sign bit entering these locations. Information shifted out of MQ11 is lost and the L is undisturbed during this operation. Shift Y + 1 positions as follows: $0 = > AC0$ $ACj = > ACj + 1$ $AC11 = > MQ0$ $MQj = > MQj + 1$
MQL	7421	2	Load multiplier quotient. This command clears the MQ, loads the content of the AC into the MQ, then clears the AC. $0 = > MQ$ $AC = > MQ$ $0 = > AC$
SCA	7441	2	Step counter load into accumulator. The content of the step counter is transferred into the AC. The AC should be cleared prior to issuing this command or the CLA command can be combined with the SCA to clear the AC, then effect the transfer. $SC V.AC = > AC$

## PDP-8 EXTENDED ARITHMETIC ELEMENT MICROINSTRUCTIONS

(continued)

Mnemonic Symbol	Octal Code	Event Time	Operation
MQA	7501	2	Multiplier quotient load into accumulator. The content of the MQ is transferred into the AC. This command is given to load the 12 least significant bits of the product into the AC following a multiplication or to load the quotient into the AC following a division. The AC should be cleared prior to issuing this command or the CLA command can be combined with the MQA to clear the AC then effect the transfer. MQ V AC = > AC
CLA	7601	1	Clear accumulator. The AC is cleared during event time 1, allowing this command to be combined with the other EAE commands that load the AC during event time 2 (such as SCA and MQA). 0 = > AC
CAM	7621	1, 2	Clear accumulator and multiplier quotient. CAM = CLA LMQ.

### PDP-8/S BASIC EXECUTION TIME AND INDICATORS

Instruction	Execution Time			Indicators	Parity Test
	Direct Addressing	Indirect Addressing	Indexing		
AND	36	54	72	AND, FETCH, EXECUTE Δ END	Instruction, Operand
TAD	36	54	72	TAD, FETCH, EXECUTE Δ END	Instruction, Operand
ISZ	54	72	90	ISZ, FETCH, EXECUTE Δ END	Instruction, Operand
DCA	46	64	82	DCA, FETCH, EXECUTE Δ END	Instruction
JMS	46	64	82	JMS, FETCH, EXECUTE Δ END	Instruction
JMP	28	46	64	JMP, FETCH, EXECUTE Δ END	Instruction
NOP	28			OPR, FETCH, EXECUTE Δ END	Instruction
IAC	28			OPR, FETCH, EXECUTE Δ END	Instruction
RAL	28			OPR, FETCH, EXECUTE Δ END	Instruction
RTL	28			OPR, FETCH, EXECUTE Δ END	Instruction
RAR	28			OPR, FETCH, EXECUTE Δ END	Instruction
RTR	28			OPR, FETCH, EXECUTE Δ END	Instruction
CML	28			OPR, FETCH, EXECUTE Δ END	Instruction
CMA	28			OPR, FETCH, EXECUTE Δ END	Instruction
CIA	28			OPR, FETCH, EXECUTE Δ END	Instruction
CLL	28			OPR, FETCH, EXECUTE Δ END	Instruction
STL	28			OPR, FETCH, EXECUTE Δ END	Instruction
CLA	28			OPR, FETCH, EXECUTE Δ END	Instruction
STA	28			OPR, FETCH, EXECUTE Δ END	Instruction
HLT	38			OPR, FETCH, EXECUTE Δ END	Instruction
OSR	38			OPR, FETCH, EXECUTE Δ END	Instruction
SKP	38			OPR, FETCH, EXECUTE Δ END	Instruction

**PDP-8/S BASIC EXECUTION TIME AND INDICATORS**  
(continued)

Instruction	Execution Time			Indicators	Parity Test
	Direct Addressing	Indirect Addressing	Indexing		
SNL	38			OPR, FETCH, EXECUTE Δ END	Instruction
SZL	38			OPR, FETCH, EXECUTE Δ END	Instruction
SZA	38			OPR, FETCH, EXECUTE Δ END	Instruction
SNA	38			OPR, FETCH, EXECUTE Δ END	Instruction
SMA	38			OPR, FETCH, EXECUTE Δ END	Instruction
SPA	38			OPR, FETCH, EXECUTE Δ END	Instruction
CLA	38			OPR, FETCH, EXECUTE Δ END	Instruction
ION	38			IOT, ION, FETCH, EXECUTE Δ END	Instruction
IOF	38			IOT, FETCH, EXECUTE Δ END	Instruction
SMP	38			IOT, FETCH, EXECUTE Δ END	Instruction
CMP	38			IOT, FETCH, EXECUTE Δ END	Instruction
IOT	38			IOT, FETCH, EXECUTE Δ END	Instruction
Instructions					

**BASIC IOT MICROINSTRUCTIONS**

Mnemonic	Octal	Operation
----------	-------	-----------

**Program Interrupt**

ION	6001	Turn interrupt on and enable the computer to respond to an interrupt request. When this instruction is given, the computer executes the next instruction, then enables the interrupt. The additional instruction allows exit from the interrupt subroutine before allowing another interrupt to occur.
IOF	6002	Turn interrupt off i.e. disable the interrupt.

**Analog-to-Digital Converter Type 189**

ADC	6004	Convert the analog input signal to a digital value.
-----	------	---

**High Speed Perforated Tape Reader and Control**

RSF	6011	Skip if reader flag is a 1.
RRB	6012	Read the content of the reader buffer and clear the reader flag. (This instruction does not clear the AC.) RB V AC 4-11 = > AC 4-11
RFC	6014	Clear reader flag and reader buffer, fetch one character from tape and load it into the reader buffer, and set the reader flag when done.

**High Speed Perforated Tape Punch and Control**

PSF	6021	Skip if punch flag is a 1.
PCF	6022	Clear punch flag and punch buffer.
PPC	6024	Load the punch buffer from bits 4 through 11 of the AC and punch the character. (This instruction does not clear the punch flag or punch buffer.) AC 4-11 V PB = > PB



## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
PLS	6026	Clear the punch flag, clear the punch buffer, load the punch buffer from the content of bits 4 through 11 of the accumulator, punch the character, and set the punch flag to 1 when done.
<b>Teletype Keyboard/Reader</b>		
KSF	6031	Skip if keyboard flag is a 1.
KCC	6032	Clear AC and clear keyboard flag.
KRS	6034	Read keyboard buffer static. (This is a static command in that neither the AC nor the keyboard flag is cleared.)
KRB	6036	TTI V AC 4-11 = > AC 4-11 Clear AC, clear keyboard flag, and read the content of the keyboard buffer into the content of AC 4-11.
<b>Teletype Teleprinter/Punch</b>		
TSF	6041	Skip if teleprinter flag is a 1.
TCF	6042	Clear teleprinter flag.
TPC	6044	Load the TTO from the content of AC 4-11 and print and/or punch the character.
TLS	6046	Load the TTO from the content of AC 4-11, clear the teleprinter flag, and print and/or punch the character.
<b>Oscilloscope Display Type 34D and Precision CRT Display Type 30N</b>		
DCX	6051	Clear X coordinate buffer.
DXL	6053	Clear and load X coordinate buffer. AC 2-11 = > YB
DIX	6054	Intensify the point defined by the content of the X and Y coordinate buffers.
DXS	6057	Executes the combined functions of DXL followed by DIX.
DCY	6061	Clear Y coordinate buffer.
DYL	6063	Clear and load Y coordinate buffer. AC 2-11 = > YB
DIY	6064	Intensify the point defined by the content of the X and Y coordinate buffers.
DYS	6067	Executes the combined functions of DYL followed by DIY.
<b>Oscilloscope Display Type 34D</b>		
DSB	6075	Set minimum brightness.
DSB	6076	Set medium brightness.
DSB	6077	Set maximum brightness.
<b>Precision CRT Display Type 30N</b>		
DLB	6074	Load brightness register (BR) from bits 9 through 11 of the AC. AC 9-11 = > BR

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
<b>Light Pen Type 370</b>		
DSF	6071	Skip if display flag is a 1.
DCF	6072	Clear the display flag.
<b>Memory Parity Type 188</b>		
SMP	6101	Skip if memory parity error flag = 0.
CMP	6104	Clear memory parity error flag.
<b>Automatic Restart Type KR01</b>		
SPL	6102	Skip if power is low.
<b>Memory Extension Control Type 183</b>		
CDF	62N1	Change to data field N. The data field register is loaded with the selected field number (0 to 7). All subsequent memory requests for operands are automatically switched to that data field until the data field number is changed by a new CDF command.
CIF	62N2	Prepare to change to instruction field N. The instruction buffer register is loaded with the selected field number (0 to 7). The next JMP or JMS instruction causes the new field to be entered.
RDF	6214	Read data field into AC 6-8. Bits 0-5 and 9-11 of the AC are not affected.
RIF	6224	Same as RDF except reads the instruction field.
RIB	6234	Read interrupt buffer. The instruction field and data field stored during an interrupt are read into AC 6-8 and 9-11 respectively.
RMF	6244	Restore memory field. Used to exit from a program interrupt.
<b>Data Communications Systems Type 630</b>		
TTINCR	6401	The content of the line select register is incremented by one.
TTI	6402	The line status word is read and sampled. If the line is active for the fourth time, the line bit is shifted into the character assembly word. If the line is active for a number of times less than four, the count is incremented. If the line is not active, the active/inactive status of the line is recorded.
TTO	6404	The character in the AC is shifted right one position, zeros are shifted into vacated positions, and the original content of AC11 is transferred out of the computer on the Teletype line.
TTCL	6411	The line select register is cleared.
TTSL	6412	The line select register is loaded by an OR transfer from the content of AC5-11, then the AC is cleared.
TTRL	6414	The content of the line select register is read into AC5-11 by an OR transfer.
TTSKP	6421	Skip if clock 1 flag is a 1.

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
TTXON	6422	Clock 1 is enabled to request a program interrupt and clock 1 flag is cleared.
TTXOF	6424	Clock 1 is disabled from causing a program interrupt and clock 1 flag is cleared.

### Incremental Plotter and Control Type 350B

PLSF	6501	Skip if plotter flag is a 1.
PLCF	6502	Clear plotter flag.
PLPU	6504	Plotter pen up. Raise pen off of paper.
PLPR	6511	Plotter pen right.
PLDU	6512	Plotter drum (paper) upward.
PLDD	6514	Plotter drum (paper) downward.
PLPL	6521	Plotter pen left.
PLUD	6522	Plotter drum (paper) upward. (Same as 6512.)
PLPD	6524	Plotter pen down. Lower pen on to paper.

### General Purpose Converter Type 138E and Multiplexer Control Type 139E

ADSF	6531	Skip if A/D converter flag is a 1.
ADCV	6532	Clear A/D converter flag and convert input voltage to a digital number, flag will set to 1 at end of conversion. Number of bits in converted number determined by switch setting, 11 bits maximum.
ADRB	6534	Read A/D converter buffer into AC, left justified, and clear flag.
ADCC	6541	Clear multiplexer channel address register.
ADSC	6542	Set up multiplexer channel as per AC 6-11. Maximum of 64 single ended or 32 differential input channels.
ADIC	6544	Index multiplexer channel address (present address + 1). Upon reaching address limit, increment will cause channel 00 to be selected.

### Serial Magnetic Drum System Type 251

DRCR	6603	Load the drum core location counter with the core memory location information in the accumulator. Prepare to read one sector of information from the drum into the specified core location. Then clear the AC.
DRCW	6605	Load the drum core location counter with the core memory location information in the accumulator. Prepare to write one sector of information into the drum from the specified core location. Then clear the AC.
DRCF	6611	Clear completion flag and error flag.
DREF	6612	Clear the AC then load the condition of the parity error and data timing error flip-flops of the drum control into accumulator bits 0 and 1 respectively to allow programmed evaluation of an error flag.

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
DRTS	6615	Load the drum address register with the track and sector address held in the accumulator. Clear the completion and error flags, and begin a transfer (reading or writing). Then clear the AC.
DRSE	6621	Skip next instruction if the error flag is a 0 (no error).
DRSC	6622	Skip next instruction if the completion flag is a 1 (sector transfer is complete).
DRCN	6624	Clear error flag and completion flag, then initiate transfer of next sector.

### Card Reader and Control Type CR01C

RCSF	6631	Skip if card reader data ready flag is a 1.
RCRA	6632	The alphanumeric code for the column is read into AC6-11, and the data ready flag is cleared.
RCRB	6634	The binary data in a card column is transferred into AC0-11, and the data ready flag is cleared.
RCSP	6671	Skip if card reader card done flag is a 1.
RCSE	6672	Clear the card done flag, select the card reader and start card motion towards the read station, and skip if the reader-not-ready flag is a 1.
RCRD	6674	Clear card done flag.

### Card Reader and Control Type 451

CRSF	6632	Skip if card reader flag is a 1. If a card column is present for reading, the next instruction is skipped.
CERS	6634	Card equipment read status. Reads the status of the card reader flag and status levels into bits 6 through 9 of the AC. The AC bit assignments are: AC 6 = Flag is set to 1 (the flag rises after reading each of the 80 rows). AC 7 = Card done. AC 8 = Not ready (covers not in place, power is off, START button has not been pressed, hopper is empty, stacker is full, a card is jammed, a validity check error has been detected, or the read circuit is defective). AC 9 = End of file (EOF) (hopper is empty and operator has pushed START button).
CRRB	6671	Read the card column buffer information into the AC and clear the card reader flag. One CRRB command reads alphanumeric information. Two CRRB instructions read the upper and lower column binary information.
CRSA	6672	Select a card in alphanumeric mode. Select the card reader and start a card moving. Information appears in alphanumeric form.

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
CRSB	6674	Select a card in binary mode. Select the card reader and start a card moving. Information appears in binary form.
<b>Card Punch and Control Type 450</b>		
CPSF	6631	Skip if card punch flag is a 1. The card punch flag indicates the punch buffer is available, and should be loaded.
CERS	6634	Card equipment read status. Reads the status of the card punch flag and the card punch error level into bits 10 and 11 of the AC, respectively.
CPCF	6641	Clear card punch flag.
CPSE	6642	Select the card punch. Transmit a card to the 80-column punch die from the hopper.
CPLB	6644	Load the card punch buffer from the content of the AC. Seven load instructions must be given to fill the buffer.
<b>Automatic Line Printer and Control Type 645</b>		
LSE	6651	Skip if line printer error flag is a 1.
LCB	6652	Clear both sections of the printing buffer.
LLB	6654	Load printing buffer from the content of AC 6-11 and clear the AC.
LSD	6661	Skip if the printer done flag is a 1.
LCF	6662	Clear line printer done and error flags.
LPR	6664	Clear the format register, load the format register from the content of AC 9-11, print the line contained in the section of the printer buffer loaded last, clear the AC, and advance the paper in accordance with the selected channel of the format tape if the content of AC 8 = 1. If the content of AC 8 = 0, the line is printed and paper advance is inhibited.
<b>Automatic Magnetic Tape Control Type 57A</b>		
MSCR	6701	Skip if the tape control ready (TCR) level is 1. A 1 is added to the content of the program counter if the tape control is free to accept a command.
MCD	6702	Clear the job done flag, clear command register, clear word count overflow (WCO) flag, and clear end of record (EOR) flag. This instruction should be immediately preceded by the two instructions CLA and TAD (4000) to obtain the operation indicated. The job done flag is connected to the program interrupt facility.

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation															
MTS	6706	<p>Disable the job done flag from the program interrupt, turn on the WCO flag and EOR flag and select the unit, the mode of parity, and the density from the content of the AC. The AC bit assignments are:</p> <p>(Type 521 and 522 interface only)</p> <p>AC1(0) = High sense level AC1(1) = Low sense level</p> <p>AC2(0) = 200 or 556 density AC2(1) = 800 or 556 density</p> <p>AC8(0) = 200 density AC8(1) = 556 density</p> <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;"><u>AC2</u></th> <th style="text-align: center;"><u>AC8</u></th> <th style="text-align: center;"><u>Density</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">200</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">556</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">800</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">556</td> </tr> </tbody> </table> <p>AC7(0) = Even parity (BCD) AC7(1) = Odd parity (binary)</p> <p>AC9-11 These three bits select one of eight tape units, addresses 0-7.</p>	<u>AC2</u>	<u>AC8</u>	<u>Density</u>	0	0	200	0	1	556	1	0	800	1	1	556
<u>AC2</u>	<u>AC8</u>	<u>Density</u>															
0	0	200															
0	1	556															
1	0	800															
1	1	556															
MSUR	6711	Skip if the tape transport is ready (TTR). The selected tape unit is checked, using this command, and must be free before the following MTC command is given.															
MNC	6712	Terminate the continuous mode. This instruction clears the AC at completion. It should be immediately preceded by the two instructions CLA and TAD (4000) to obtain the operation indicated.															
MTC	6716	<p>Place the content of AC 3-6 in the tape control command register and start tape motion. Bit 6 selects motion mode.</p> <p>AC6(0) = Normal AC6(1) = Continuous</p> <p>AC3-5 are decoded as follows:</p> <p>0 = No operation 1 = Rewind 2 = Write 3 = Write end of file (EOF) 4 = Read compare 5 = Read 6 = Space forward 7 = Space backward</p>															

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
MSWF	6721	Skip if the WCO flag is a 1. The WCO flag is connected to the program interrupt.
MDWF	6722	Disable WCO flag.
MCWF	6722	Clear WCO flag. This instruction should be immediately preceded by the two instructions CLA and TAD (2000) to obtain the operation indicated.
MEWF	6722	Enable WCO flag. This instruction should be immediately preceded by the two instructions CLA and TAD (4000) to obtain the operation indicated.
MIWF	6722	Initialize WCO flag. This instruction should be immediately preceded by the two instructions CLA and TAD (6000) to obtain the operation indicated.
MSEF	6731	Skip if the EOR flag is a 1. This flag is connected to the program interrupt.
MDEF	6732	Disable ERF.
MCED	6732	Clear ERF. This instruction should be immediately preceded by the two instructions CLA and TAD (2000) to obtain the operation indicated.
MEEF	6732	Enable ERF. This instruction should be immediately preceded by the two instructions CLA and TAD (4000) to obtain the operation indicated.
MIEF	6732	Initialize ERF, clear and enable. This instruction should be immediately preceded by the two instructions CLA and TAD (6000) to obtain the operation indicated.
MTRS	6734	Read tape status bits into the content of the AC. This instruction should be immediately preceded by a CLA instruction to obtain the operation indicated. The bit assignments are: 0 = Data request late 1 = Tape parity error 2 = Read compare error 3 = End of file flag set 4 = Write lock ring out 5 = Tape at load point 6 = Tape at end point 7 = Tape near end point (Type 520) 7 = Last operation write (Type 521 and 522 interface) 8 = Tape near load point (Type 520) 8 = Write echo (Type 522 interface) 8 = B control using transporting (Type 521 interface with multiplex transport) 9 = Transport rewinding 10 = Tape miss character 11 = Job done flag interrupt
MCC	6741	Clear CA and WC.
MRWC	6742	Transfer the content of AC into the WC.

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
MRCA	6744	Transfer the content of the CA into the AC. This instruction should be immediately preceded by a CLA command to obtain the operation indicated.
MCA	6745	Clear CA and WC, and transfer the content of the AC into the CA.
<b>Magnetic Tape System Type 580</b>		
TIFM	6707	Tape initialize function and motion. Clears all tape control registers, loads the command register from the content of the AC, and initiates motion delay. The bit assignments of the command register are:  AC1 = Space AC3 = Go AC4 = Write AC5 = Parity mode (0 = even, 1 = odd) AC6 = Read AC7 = Direction (0 = reverse, 1 = forward) AC8 = Density (0 = 200 BPI, 1 = 556 BPI) AC10 = Rewind AC11 = Real time
TSRD	6715	Tape system read. Clear the AC then load the AC from the content of the data buffer and clear the data flag.
TSWR	6716	Tape system write. Clear the data buffer, then load the data buffer from the content of the AC and clear the data flag.
TSDF	6721	Tape skip on data flag. If the data flag is a 1, the next instruction is skipped.
TSSR	6722	Tape skip on end of record. If the end of record delay is a 0 or if the data flag is a 1, the next instruction is skipped.
TSST	6724	Tape system stop data transfer. This instruction is issued following transmission of the last character in a record. It initiates tape shut down procedures such as writing the longitudinal parity bit, end of record mark, and the 0.75-inch inter-record gap. It also clears the SPACE flip-flop.
TWRT	6731	Tape system write real time. One character is written on tape. This instruction can be used at any frequency and therefore determines the density of information written on tape.
TCPI	6732	Tape clear program interrupt. The program interrupt request flag is sampled and if it is a 1 the next instruction is skipped. This command also clears the program interrupt request flag in the control during a space operation and clears the STOP flip-flop.



## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation								
TSRS	6734	<p>Tape system read status. The content of the status register is transferred into the AC. The bit assignments are:</p> <p>AC0(1) = Parity error            AC1(1) = Motion delay set            AC2(1) = Transport is ready            AC3(1) = Clock delays set            AC4(1) = End of tape            AC5(1) = Tape at load point</p>								
<b>DECTape Dual Transport Type 555 and DECTape Control Type 552</b>										
MMLS	6751	Load unit select register from the content of AC 2-5 and set DECTape (DT) flag when done.								
MMLM	6752	Load motion register from the content of AC7-8 and set DT flag when done.								
MMLF	6754	Load function register from the content of AC 9-11 then clear the AC. The octal code of these three bits establishes the following DECTape control modes:								
		<table style="width: 100%; border: none;"> <tr> <td style="width: 50%;">0 = Move</td> <td style="width: 50%;">4 = Write data</td> </tr> <tr> <td>1 = Search</td> <td>5 = Write all bits</td> </tr> <tr> <td>2 = Read data</td> <td>6 = Write mark and timing</td> </tr> <tr> <td>3 = Read all bits</td> <td></td> </tr> </table>	0 = Move	4 = Write data	1 = Search	5 = Write all bits	2 = Read data	6 = Write mark and timing	3 = Read all bits	
0 = Move	4 = Write data									
1 = Search	5 = Write all bits									
2 = Read data	6 = Write mark and timing									
3 = Read all bits										
MMMF	6756	Load motion register from AC7-8, load function register from AC9-11, clear the AC, and set the DT flag when done.								
MMMM	6757	Load the unit select register, motion register, and function register from AC2-11; clear the AC, and set the DT flag when done.								
MMSF	6761	Skip if DT flag is a 1.								
MMCC	6762	Clear memory address counter (MAC).								
MMLC	6764	Load MAC from the content of AC0-11 and then clear the AC.								
MMML	6766	Clear MAC, load MAC from AC0-11, and clear AC.								
MMSC	6771	Skip if error flag is a 1.								
MMCF	6772	Clear error flag and DT flag.								
MMRS	6774	Read status bits into the content of AC 0-7. The bit assignments are:								
		<p>AC0 = DT flag            AC1 = Error flag            AC2 = End (selected tape at end point)            AC3 = Timing error            AC4 = Reverse tape direction            AC5 = Go            AC6 = Parity or mark track error            AC7 = Select error</p>								

## BASIC IOT MICROINSTRUCTIONS (continued)

Mnemonic	Octal	Operation
<b>DECtape Transport Type TU55 and DECtape Control Type TC01</b>		
DTRA	6761	The content of status register A is read into AC0-9 by an OR transfer. The bit assignments are: AC0-2 = Transport unit select number AC3-4 = Motion AC5 = Mode AC6-8 = Function AC9 = Enable/disable DECtape control flag
DTCA	6762	Clear status register A. All flags undisturbed.
DTXA	6764	Status register A is loaded by an exclusive OR transfer from the content of the AC, and AC10 and AC11 are sampled. If AC10 = 0, the error flags are cleared. If AC11 = 0, the DECtape control flag is cleared.
DTSF	6771	Skip if error flag is a 1 or if DECtape control flag is a 1.
DTRB	6772	The content of status register B is read into the AC by an OR transfer. The bit assignments are: AC0 = Error flag AC1 = Mark track error AC2 = End of tape AC3 = Select error AC4 = Parity error AC5 = Timing error AC6-8 = Memory field AC9-10 = Unused AC11 = DECtape flag
DTLB	6774	The memory field portion of status register B is loaded from the content of AC6-8.

**APPENDIX 3  
TABLES OF CODES  
MODEL 33 ASR/KSR TELETYPE CODE (ASCII)  
IN OCTAL FORM**

Character	8-Bit Code (in octal)	Character	8-Bit Code (in octal)
A	301	!	241
B	302	"	242
C	303	#	243
D	304	\$	244
E	305	%	245
F	306	&	246
G	307	'	247
H	310	(	250
I	311	)	251
J	312	*	252
K	313	+	253
L	314	,	254
M	315	-	255
N	316	.	256
O	317	/	257
P	320	:	272
Q	321	;	273
R	322	<	274
S	323	=	275
T	324	>	276
U	325	?	277
V	326	@	300
W	327	[	333
X	330	\	334
Y	331	]	335
Z	332	^	336
		←	337
0	260	Leader/Trailer	200
1	261	Line-Feed	212
2	262	Carriage-Return	215
3	263	Space	240
4	264	Rub-out	377
5	265	Blank	000
6	266		
7	267		
8	270		
9	271		

# MODEL 33 ASR/KSR TELETYPE CODE (ASCII) IN BINARY FORM

1 = HOLE PUNCHED = MARK  
 0 = NO HOLE PUNCHED = SPACE

MOST SIGNIFICANT BIT  
 LEAST SIGNIFICANT BIT

8 7 6 5 4 3 2 1

				8	7	6	5	4	3	2	1
	@	SPACE	NULL/IDLE			0	0		0	0	0
	A	!	START OF MESSAGE			0	0		0	0	1
	B	"	END OF ADDRESS			0	0		0	1	0
	C	#	END OF MESSAGE			0	0		0	1	1
	D	\$	END OF TRANSMISSION			0	0		1	0	0
	E	%	WHO ARE YOU			0	0		1	0	1
	F	&	ARE YOU			0	0		1	1	0
	G	'	BELL			0	0		1	1	1
	H	(	FORMAT EFFECTOR			0	1		0	0	0
	I	)	HORIZONTAL TAB			0	1		0	0	1
	J	*	LINE FEED			0	1		0	1	0
	K	+	VERTICAL TAB			0	1		0	1	1
	L		FORM FEED			0	1		1	0	0
	M	-	CARRIAGE RETURN			0	1		1	0	1
	N		SHIFT OUT			0	1		1	1	0
	O	/	SHIFT IN			0	1		1	1	1
	P	0	DCO			1	0		0	0	0
	Q	1	READER ON			1	0		0	0	1
	R	2	TAPE (AUX ON)			1	0		0	1	0
	S	3	READER OFF			1	0		0	1	1
	T	4	(AUX OFF)			1	0		1	0	0
	U	5	ERROR			1	0		1	0	1
	V	6	SYNCHRONOUS IDLE			1	0		1	1	0
	W	7	LOGICAL END OF MEDIA			1	0		1	1	1
	X	8	S 0			1	1		0	0	0
	Y	9	S 1			1	1		0	0	1
	Z	:	S 2			1	1		0	1	0
	[	;	S 3			1	1		0	1	1
	\	<	S 4			1	1		1	0	0
	]	=	S 5			1	1		1	0	1
	↑	>	S 6			1	1		1	1	0
	←	?	S 7			1	1		1	1	1
RUB OUT						1	0		0		
						1	0		1		
						1	1		0		
						1	1		1		

1	0	0	SAME
1	0	1	SAME
1	1	0	SAME
1	1	1	SAME

## CARD READER CODE

Card Code			Internal Code	Character	Card Code			Internal Code	Character
Zone	Num.				Zone	Num.			
—	—		01 0000	Blank	11	0	10 1010	↑	
12	8-3		11 1011	.	11	1	10 0001	J	
12	8-4		11 1100	)	11	2	10 0010	K	
12	8-5		11 1101	]	11	3	10 0011	L	
12	8-6		11 1110	<	11	4	10 0100	M	
12	8-7		11 1111	←	11	5	10 0101	N	
12	—		11 0000	+	11	6	10 0110	O	
11	8-3		10 1011	\$	11	7	10 0111	P	
11	8-4		10 1100	*	11	8	10 1000	Q	
11	8-5		10 1101	[	11	9	10 1001	R	
11	8-6		10 1110	>	0	8-2	01 1010	;	
11	8-7		10 1111	&	0	2	01 0010	S	
11	—		10 0000	—	0	3	01 0011	T	
0	1		01 0001	/	0	4	01 0100	U	
0	8-3		01 1011	,	0	5	01 0101	V	
0	8-4		01 1100	(	0	6	01 0110	W	
0	8-5		01 1101	"	0	7	01 0111	X	
0	8-6		01 1110	#	0	8	01 1000	Y	
0	8-7		01 1111	%	0	9	01 1001	Z	
—	8-3		00 1011	=	—	0	00 1010	0	
—	8-4		00 1100	@	—	1	00 0001	1	
—	8-5		00 1101	↑	—	2	00 0010	2	
—	8-6		00 1110	'	—	3	00 0011	3	
—	8-7		00 1111	<	—	4	00 0100	4	
12	0		11 1010	?	—	5	00 0101	5	
12	1		11 0001	A	—	6	00 0110	6	
12	2		11 0010	B	—	7	00 0111	7	
12	3		11 0011	C	—	8	00 1000	8	
12	4		11 0100	D	—	9	00 1001	9	
12	5		11 0101	E	All other codes		00 0000	←	
12	6		11 0110	F					
12	7		11 0111	G					
12	8		11 1000	H					
12	9		11 1001	I					

## AUTOMATIC LINE PRINTER CODE

Character (ASCII)	6-Bit Code (in octal)	Character (ASCII)	6-Bit Code (in octal)
@	0	☐	40
A	1	!	41
B	2	"	42
C	3	#	43
D	4	\$	44
E	5	%	45
F	6	&	46
G	7	'	47
H	10	(	50
I	11	)	51
J	12	*	52
K	13	+	53
L	14	,	54
M	15	-	55
N	16	.	56
O	17	/	57
P	20	∅	60
Q	21	1	61
R	22	2	62
S	23	3	63
T	24	4	64
U	25	5	65
V	26	6	66
W	27	7	67
X	30	8	70
Y	31	9	71
Z	32	:	72
[	33	;	73
/	34	<	74
]	35	=	75
^	36	>	76
␣	37	?	77

## LINC/ASCII TELETYPE CODE

This appendix presents a comparison between the Teletype code used in LINC operation and the equivalent ASCII code used in PDP-8 operation. Additional ASCII characters used in the PDP-8 mode are also listed.

LINC Char.	LINC Code	ASCII Code	ASCII Char.	LINC Char.	LINC Code	ASCII Code	ASCII Char.
A	24	301	A	S	46	323	S
B	25	302	B	T	47	324	T
C	26	303	C	U	50	325	U
D	27	304	D	V	51	326	V
E	30	305	E	W	52	327	W
F	31	306	F	X	53	330	X
G	32	307	G	Y	54	331	Y
H	33	310	H	Z	55	332	Z
I	34	311	I	0	00	260	0
J	35	312	J	1	01	261	1
K	36	313	K	2	02	262	2
L	37	314	L	3	03	263	3
M	40	315	M	4	04	264	4
N	41	316	N	5	05	265	5
O	42	317	O	6	06	266	6
P	43	320	P	7	07	267	7
Q	44	321	Q	8	10	270	8
R	45	322	R	9	11	271	9
<hr/>							
META	12	212	LINE FEED	Not used	00	242	"
EOL	12	215	RETURN	Not used	00	250	(
Delete	13	377	RUB OUT	Not used	00	251	)
SPACE	14	240	Space	Not used	00	252	"
=	15	275	=	Not used	00	272	:
i	15	246	&	Not used	00	273	:
μ	16	245	%	Not used	00	274	<
p	16	247	'	Not used	00	276	>
'	17	254	'	Not used	00	277	?
-	17	255	-	Not used	00	300	@
	20	256	.	Not used	00	334	/
+	20	253	+	Not used	00	335	
☐	21	244	\$	Not used	00	336	↑
	21	257	/	Not used	00	337	←
[	22	333	[	Not used	00	204	EOT
#	22	243	#	Not used	00	205	WRU
CASE	23	375	ALT MODE	Not used	00	206	RU
Not used	00	241	!	Not used	00	207	BELL

## LINC ORDER CODE SUMMARY

The following instructions are used with the LINC. The LINC performs all its experiment control, data taking, reduction, and analysis by means of these instructions.

The LINC Order Code is built on eleven basic functions as shown in the following table:

Mnemonic	Function	Octal	Time ( $\mu$ sec)
<u>ADD</u>			
ADD	Add memory to A (full address)	2000	3
ADA	Add memory to A (index class)	1100	3-4.5
ADM	Add A to memory (sum also in A)	1140	6-7.5
LAM	Add link and A to memory (sum also in A)	1200	6-7.5
<u>MULTIPLY</u>			
MUL	Signed multiply	1240	33-34.5
<u>LOAD</u>			
LDA	Load A, full register	1000	3-4.5
LDH	Load A, half register	1300	3-4.5
<u>STORE</u>			
STC	Store and clear A (full address)	4000	3
STA	Store A (index class)	1040	4.5-6
STH	Store half A	1340	4.5-6
<u>SHIFT/ROTATE</u>			
ROL N	Rotate left N places	240	3-13.5
ROR N	Rotate right N places	300	3-13.5
SCR N	Scale right N places	340	3-13.5
<u>OPERATE</u>			
HLT	Halt	0	3
NOP	No operation	16	3
CLR	Clear A and LINC	11	3
SET	Set register N to contents of register Y	40	4.5-6
JMP	Jump to register Y	6000	1.5-3
*ZTA	Z transfer to A	5	3
<u>LOGICAL OPERATIONS</u>			
BCL	Bit clear (any combination of 12-bits)	1540	3-4.5
BSE	Bit set (any combination of 12-bits)	1600	4.5-6
BCO	Bit complement (any combination of 12-bits)	1640	3-4.5
COM	Complement A	17	3

\*Symbols not defined for LAP-4 assembler.



Mnemonic	Function	Octal	Time ( $\mu$ sec)
<u>SKIP</u>			
	Skip next instruction if:		
SAE	A equals memory register Y	1440	4.5-6
SHD	Right half A unequal to specified half of memory register Y	1400	4.5-6
SNS N	SENSE switch N is set	0440+N	3
SKP	Unconditional skip	0446	3
AZE	A equals 0000 or 7777	0450	3
APO	A contains positive number	0451	3
LZE	Link bit equals 0	0452	3
IBZ	Between blocks on LINC tape	0453	3
*FLO	Add overflow is set	0454	3
*ZZZ	Bit 11 of Z register equals $\emptyset$	0455	3
SXL N	External level N is preset	0400+N	3
KST	Keyboard has been struck	0415	3
SRO	Rotate memory register right one place; then if bit 0 of Y equals 0, skip next instruction	1500	4.5-6
XSK	Index memory register Y, skip when contents of Y equal 1777	0200	4.5
<u>INPUT/OUTPUT</u>			
ATR	A to relay buffer	0014	3
RTA	Relay buffer to A	0015	3
SAM N	Sample analog chan N	0100+N	19.5
DIS	Display point on oscilloscope	0140	18
DSC	Display character on oscilloscope (2 x 6 matrix)	1740	75-140
*PDP	JMS to PDP-8 MODE	0513	<200
*TYP	TYPE OUT on teleprinter	0514	<200
KBD	Keyboard to A	0515	<200
RSW	RIGHT SWITCH register to A	0516	<200
LSW	LEFT SWITCH register to A	0517	<200
*EXC	Transfer to PDP-8 program control	0740	>75
OPR	Execute input/output control	0500	>75
<u>MEMORY</u>			
*LMB	Change lower memory bank	0600	3
*UMB	Change upper memory bank	0640	3
<u>LINC TAPE</u>			
RDE	Read one block into memory	0702	
RDC	Read and check one block	0700	
RCG	Read and check N consecutive	0701	
WRI	Write one block on tape	0706	times
WRC	Write and check one block	0704	depend
WCG	Write and check N blocks	0705	on tape
CHK	Check one block of tape	0707	position
MTB	Move tape toward selected block	0703	

\*Symbols not defined for LAP-4 assembler.

## PDP-8 IOT ORDER CODE SUMMARY (TO CONTROL LINC SECTION)

This appendix contains a list of the PDP-8 IOT instructions provided for direct operation of the LINC subsystem. The execution time of all instructions is 3.75  $\mu$ sec.

Mnemonic	Function	Octal																																		
ICON	Perform LINC operation specified by PDP-8 accumulator bits 8-11. The operations are as follows:	6141																																		
	<table style="border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; border-bottom: 1px solid black;">AC8-11</th> <th style="text-align: left; border-bottom: 1px solid black;">Function</th> </tr> </thead> <tbody> <tr><td>0</td><td>0 <math>\rightarrow</math> MOTN</td></tr> <tr><td>1</td><td>AC <math>\rightarrow</math> MOTN</td></tr> <tr><td>2</td><td>SET SEARCH</td></tr> <tr><td>3</td><td>ON BLOCK</td></tr> <tr><td>4</td><td>OFF SEARCH</td></tr> <tr><td>5</td><td>ON WRITE</td></tr> <tr><td>6</td><td>OFF WRITE</td></tr> <tr><td>7</td><td>CLEAR INTERRUPTS</td></tr> <tr><td>10</td><td>SELECT LINC</td></tr> <tr><td>11</td><td>DESELECT LINC</td></tr> <tr><td>12</td><td>START LINC</td></tr> <tr><td>13</td><td>DELAY START</td></tr> <tr><td>14</td><td>CLEAR Z</td></tr> <tr><td>15</td><td>B <math>\rightarrow</math> Z</td></tr> <tr><td>16</td><td>Not used</td></tr> <tr><td>17</td><td>Not used</td></tr> </tbody> </table>	AC8-11	Function	0	0 $\rightarrow$ MOTN	1	AC $\rightarrow$ MOTN	2	SET SEARCH	3	ON BLOCK	4	OFF SEARCH	5	ON WRITE	6	OFF WRITE	7	CLEAR INTERRUPTS	10	SELECT LINC	11	DESELECT LINC	12	START LINC	13	DELAY START	14	CLEAR Z	15	B $\rightarrow$ Z	16	Not used	17	Not used	
AC8-11	Function																																			
0	0 $\rightarrow$ MOTN																																			
1	AC $\rightarrow$ MOTN																																			
2	SET SEARCH																																			
3	ON BLOCK																																			
4	OFF SEARCH																																			
5	ON WRITE																																			
6	OFF WRITE																																			
7	CLEAR INTERRUPTS																																			
10	SELECT LINC																																			
11	DESELECT LINC																																			
12	START LINC																																			
13	DELAY START																																			
14	CLEAR Z																																			
15	B $\rightarrow$ Z																																			
16	Not used																																			
17	Not used																																			
IBAC	Contents of LINC B register into PDP-8 accumulator.	6143																																		
ILES	LEFT SWITCHES into PDP-8 accumulator.	6145																																		
INTS	Interrupt status into PDP-8 accumulator.	6147																																		
ICS1	LINC console switches (1) into PDP-8 accumulator.	6151																																		
ICS2	LINC console switches (2) into PDP-8 accumulator.	6153																																		
IMBS	LINC upper- and lower-memory-bank selectors into PDP-8 accumulator.	6155																																		
IACB	PDP-8 accumulator into LINC B register.	6161																																		
IACS	PDP-8 accumulator into LINC B and S registers.	6163																																		
ISSP	LINC P register into LINC B register bits 2-11. PDP-8 accumulator bits 2-11 into LINC P register. Clear LINC S register.	6165																																		
IACA	PDP-8 accumulator into LINC B register and LINC accumulator.	6167																																		
IAAC	LINC accumulator into LINC B register and PDP-8 accumulator.	6171																																		
IZSA	Shift LINC Z-register bits right one place and transfer into LINC accumulator. Clear LINC B register.	6173																																		
IACF	PDP-8 accumulator into LINC indicator flip-flops. Clear LINC B register.	6175																																		

## NOTES

# APPENDIX 4

## FAMILY-OF-EIGHT INPUT/OUTPUT INTERFACE DESCRIPTION

### INPUT/OUTPUT FACILITIES

Since the processing power of a computer depends largely upon the range and number of peripheral devices that can be connected to it, the PDP-8, LINC-8, and PDP-8/S have been designed to interface readily with a broad variety of external equipment.

The simple I/O techniques of the PDP-8, LINC-8, and PDP-8/S, the availability of Digital's FLIP CHIP logic circuit modules, and Digital's policy of giving assistance wherever possible, allow inexpensive, straight-forward device interfaces to be realized. Should questions arise relative to the computer interface characteristics, the design of device interfaces using Digital modules, or installation planning, customers are invited to telephone the main plant in Maynard, Massachusetts, or any of the sales offices. Digital Equipment Corporation makes no representation that the interconnection of its circuit modules in the manner described herein will not infringe on existing or future patent rights. Nor do the descriptions contained herein imply the granting of license to use, manufacture, or sell equipment constructed in accordance therewith.

The basic Family-of-Eight computer contains a processor and core memory composed of FLIP CHIP circuit modules. These hybrid silicon circuits have an operating temperature range exceeding the limits of 32° to 130° F, so no air-conditioning is required at the computer site. Standard 115v, 60-hertz power operates an internal solid-state power supply that produces all required voltages and currents.

High-capacity, high-speed I/O capabilities of each computer allow it to operate a variety of peripheral devices in addition to the standard teletype keyboard/printer, type reader, and type punch. Digital options, including an interface and normal data processing equipment, are available to connect into the computer system. Additional options include card converters, CRT displays, and digital plotters.

The computer systems can also accept other types of instruments or hardware devices that have an appropriate interface. Up to 61 devices requiring three programmed command pulses or up to 193 devices requiring one programmed command pulse can be connected to the computer. A Family-of-Eight computer can have one machine connected directly to it using its data break facilities (optional with the PDP-8/S), or up to seven such machines can be connected using an optional Data Multiplexer Type DM01.

Interfacing of any devices to the computer system requires no modifications to the processor and can be achieved in the field. Control of some kind is needed to determine when an information exchange is to take place between the computer and peripheral equipment and to indicate the location(s) in the computer memory, which will accept or yield the data. Either the computer program or the device external to the computer can exercise this control. Transfers controlled by the computer, hence under control of its stored program, are called programmed data transfers. Transfers made at times controlled by the external devices through the data break facility are called data break transfers.

## PROGRAMMED DATA TRANSFERS

The majority of I/O transfers take place under control of the computer program, taking advantage of control elements built into the computer. Although programmed transfers take more computer and actual time than do data break transfers, the timing discrepancy is insignificant, considering the high speed of the computer with respect to most peripheral devices. The maximum data transfer rate for programmed operations of 12-bit words is 148 kh for the PDP-8 and LINC-8, and 6 kh for the PDP-8/S when no status checking, end transfer check, etc., is done. These speeds are well beyond the normal rate required for typical laboratory or process control instrumentation.

The PDP-8, LINC-8, and PDP-8/S are parallel-transfer machines that distribute and collect data in bytes of up to twelve bits. All programmed data transfers take place through the accumulator, the 12-bit arithmetic register of the computer. The computer program controls the loading of information into the accumulator (AC) for an output transfer, and for storing information in core memory from the AC for an input transfer. Output information in the AC is power amplified and supplied to the interface connectors for bussed connection to many peripheral devices. Then the program-selected device can sample these signal lines to strobe AC information into a control or information register. Input data arrives at the AC as pulses received at the interface connectors from bussed outputs of many devices. Gating circuits of the program-selected device produce these pulses. Command pulses generated by the device flow to the input/output skip facility (IOS) to sample the condition of I/O device flags. The IOS allows branching of the program based upon the condition or availability of peripheral equipment, effectively making programmed decisions to continue the current program or jump to another part of the program, such as a subroutine that services an I/O device.

The bussed system of input/output data transfers imposes the following requirements on peripheral equipment:

- a. The ability of each device to sample the select code generated by the computer during IOT instructions and, when selected, to be capable of producing sequential IOT command pulses in accordance with computer-generated IOP pulses. Circuits which perform these functions in the peripheral device are called the device selector (DS).
- b. Each device receiving output data from the computer must contain gating circuits at the input of a receiving register capable of strobing the AC signal information into the register when triggered by a command pulse from the DS.
- c. Each device which supplies input data to the computer must contain gating circuits at the output of the transmitting register capable of sampling the information in the output register and supplying a pulse to the computer input bus when triggered by a command pulse from the DS.
- d. Each device should contain a busy/done flag (flip-flop) and gating circuits which can pulse the computer input/output skip bus upon command from the DS when the flag is set in the binary "1" state to indicate that the device is ready to transfer another byte of information.

Figure 1 shows the information flow within the computer which effects a programmed data transfer with input/output equipment. All instructions stored

in core memory as a program sequence are read into the memory buffer register (MB) for execution. The transfer of the operation code in the three most significant bits (bits 0, 1, and 2) of the instruction into the instruction register (IR) takes place and is decoded to produce appropriate control signals. The computer, upon recognition of the operation code as an IOT instruction, enters a 3.75  $\mu$ sec expanded computer cycle in the case of the PDP-8 and LINC-8 and enables the IOP generator to produce time sequenced IOP pulses as determined by the three last significant bits of the instruction (bits 9, 10, and 11 in the MB). These IOP pulses and the buffered output of the select code from bits 3-8 of the instruction word in the MB are bussed to device selectors in all peripheral equipment. The PDP-8/S total IOT cycle is 38  $\mu$ sec and requires no expansion of cycle time. Figure 2 indicates PDP-8 and LINC-8 programmed data transfer timing, Figure 3 illustrates PDP-8/S timing, and Figure 4 shows the decoding of an IOT instruction.




Figure 1. Family-of-Eight Programmed Data-Transfer Interface




Figure 2. PDP-8 and LINC-8 Programmed Data Transfer Timing




Figure 3. PDP-8/S Programmed Data Transfer Timing




Figure 4. Typical IOT Instruction Decoding

Devices which require immediate service from the computer program, or which take an exorbitant amount of computer time to discontinue the main program until transfer needs are met, can use the program interrupt (PI) facility. In this mode of operation, the computer can initiate operation of I/O equipment and continue the main program until the device requests servicing. A signal input to the PI requesting a program interrupt causes storing of the conditions of the main program and initiates a subroutine to service the device. At the conclusion of this subroutine, the main program is reinstated until another interrupt request occurs.

### Timing and IOP Generator

When the IR decoder detects an operation code of 6, it identifies an IOT instruction and initiates operation of the IOP generator. The logic circuits of the IOP generator are shown (in Figure 5 for the PDP-8 and LINC-8 and Figure 6 for the PDP-8/S) to consist of three similar channels; each channel consisting of a gated delay, a gated pulse amplifier, and an output pulse amplifier.

The PDP-8 and LINC-8 systems initiates the top generator when the computer generates a 1 → Pause pulse. This pulse disables the normal timing generators of the processor and initiates operation. Operation of the first channel is triggered by the 1 → Pause pulse and operation of the other two channels is triggered by the pulse output of the delay in the previous channel. Series connection of the delays produces sequential operation of the three channels. The pulse output of the third channel delay restarts the normal timing generators of the processor. Since the time delays are 0.5, 1.0, and 1.0 μsec, the cycle time of an IOT instruction is 3.75 μsec. (IOT instructions associated with enabling and disabling the program interrupt facility, and

those for the Analog-to-Digital Converter Type 189, the Memory Extension Control Type 183, and the Data Line Interface Type 681 inhibit generation of the 1 → Pause pulse and so occur in the normal computer cycle time of 1.5  $\mu$ sec. In these commands the IOP generator is inhibited so the normal timing pulses of the processor and special device selectors execute these instructions.)




Figure 5. PDP-8 IOP Generator Logic

Operation of the first channel in the PDP-8/S system is triggered by BTO of WTX (Figure 6) and operation of the other two channels is triggered by the pulse output of the delay in the previous channel. Series connection of the delays produces sequential operation of the three channels.






Figure 6. PDP-8/S IOP Generator Logic

The gated pulse amplifier of each channel samples the content of one bit of the instruction when the delay output pulse occurs. If the sampled bit contains a binary 1, the gated pulse amplifier is triggered and the output pulse amplifier is operated to produce an IOP pulse. A diode-capacitor-diode (DCD) gate at the input of each gated pulse amplifier serves as a 2-input AND gate. The binary 1 status of one of the least significant bits of the instruction in the MB supplies the conditioning level of each of these gates. The output of the gated pulse amplifier initiates operation of the output pulse amplifier to generate an IOP pulse which is available at the interface connector as a Digital standard 0.4  $\mu$ sec negative pulse. This configuration allows each IOP pulse to be individually programmed, permits a sequence of up to three events to occur within each instruction, and provides 1  $\mu$ sec between events for normal device circuit set-up times. The instruction bit that enables or disables generation of each IOP pulse, the corresponding number of the IOT pulse produced in the DS from the IOP pulse, and the event time for each IOP pulse is:

Instruction Bit	IOP Pulse	IOT Pulse	Event Time
11	IOP 1	IOT 1	1
10	IOP 2	IOT 2	2
9	IOP 4	IOT 4	3

### Device Selector (DS)

Bits 3 through 8 of an IOT instruction serve as a device or subdevice select code. Bus drivers in the processor buffer both the binary 1 and 0 output signals of MB3-8 and distribute them to the interface connectors for bussed connection to all device selectors. Each DS is assigned a select code and is enabled only when the assigned code is present in the MB. When enabled, a DS regenerates IOP pulses as IOT command pulses and transmits these pulses to skip, input, or output gates within the device and/or to the processor to clear the AC.

Each group of three command pulses requires a separate DS channel (W103 module), and each DS channel requires a different select code (or I/O device address). One I/O device can, therefore, use several DS channels. Note that the processor produces the pulses identified as IOP 1, IOP 2, and IOP 4 and supplies them to all device selectors. The device selector produces pulses IOT 1, IOT 2, and IOT 4 which initiate a transfer or effect some control. Figure 7 shows generation of command pulses by several DC channels.




Figure 7. Generation of IOT Command Pulses by Device Selectors

The logical representation for a typical channel of the DS, using channel 34, is shown in Figure 8. A 6-input NAND gate wired to receive the appropriate signal outputs from MB3-8 for select code 34 activates the channel. In the DS module, the NAND gate contains 14 diode input terminals; 12 of these connect to the complementary outputs of MB3-8, and 2 are open to receive subdevice or control condition signals as needed. Either the 1 or the 0 signal from each MB bit is disconnected by removing the appropriate diode from the NAND gate when establishing the select code. The ground level output of the NAND gate indicates when the IOT instruction selects the device, and can therefore enable circuit operations within the device. This output also enables three gating inverters, allowing them to trigger a pulse amplifier if an IOP pulse occurs. The positive output from each pulse amplifier is an IOT command pulse identified by the select code and the number of the initiating IOP pulse. Three inverters receive the positive IOT pulses to produce complementary IOT output pulses. A pulse amplifier module can be connected in each channel of the DS to provide greater output drive or to produce pulses of a specific duration required by the selected device.




Figure 8. Typical Device Selector (Device 34)

### Input/Output Skip (IOS)

Generation of an IOT pulse can be used to test the condition or status of a device flag, and to continue to or skip the next sequential instruction based upon the results of this test. This operation is performed by a 2-input AND gate in the device connected as shown in Figure 9. One input of the skip gate receives the status level (flag output signal), the second input receives an IOT pulse, and the output drives the computer IOS bus to ground when the

skip conditions are fulfilled. When the IOS bus is driven to ground, the content of the program counter is incremented by 1 to advance the program count without executing the instruction at the current program count. In this manner an IOT instruction can check the status of an I/O device flag and skip the next instruction if the device requires servicing. Programmed testing in this manner allows the routine to jump out of sequence to a subroutine that services the device tested.




Figure 9. Use of IOS to Test the Status of an External Device

Assuming that a device is already operating, a possible program sequence to test its availability follows:

<u>Address</u>	<u>Instruction</u>	<u>Remarks</u>
.	.	.
100,	6342	/SKIP IF DEVICE 34 IS READY
101,	5100	/JUMP .-1
102,	5XXX	/ENTER SERVICE ROUTINE FOR /DEVICE 34
.	.	.
.	.	.
.	.	.

When the program reaches address 100, it executes an instruction skip with 6342. The skip occurs only if device 34 is ready when the IOT 6342 command is given. If device 34 is not ready, the flag signal disqualifies the skip gate, and the Skip pulse does not occur. Therefore, the program continues to the next instruction which is a jump back to the skip instruction. In this example, the program stays in this waiting loop until the device is ready to transfer data, at which time the skip gate in the device is enabled and the Skip pulse is sent to the computer IOS facility. When the skip occurs, the instruction in location 102 transfers program control to a subroutine to service device 34. This subroutine can load the AC with data and transfer it to device 34, or can load the AC from a register in device 34 and store it in some known core memory address.

## Accumulator

The binary 1 output signal of each flip-flop of the AC, buffered by a bus driver, is available at the interface connectors. These computer data output lines are bus connected to all peripheral equipment receiving programmed data output information from the computer. A direct-set terminal on each flip-flop of the AC is connected to the interface connectors for bussing to all peripheral equipment supplying programmed data input to the computer. A pulse that drives the direct-set terminal to ground causes setting of an AC flip-flop to the binary 1 state. Output and input connections to the accumulator appear in Figure 10.




Figure 10. Accumulator Input and Output

Figure 10 illustrates the twelve bits of the accumulator and the link bit. The status of the link bit is not available to enter into transfers with peripheral equipment (unless it is rotated into the AC). A noninverting bus driver continuously buffers the output signal from each AC flip-flop. These buffered accumulator (BAC) signals are available at the interface connectors.

## Input Data Transfers

When ready to transfer data into the accumulator, the device sets a flag connected to the IOS. The program senses the ready status of the flag and issues an IOT instruction to read the content of the external device buffer register into the AC. If the AC is not cleared before the transfer, the resultant word in the AC is the inclusive OR of the previous word in the AC and the word transferred from the device buffer register.

The illustration in Figure 11 shows that the accumulator has an input bus for each bit flip-flop. Setting a 1 into a particular bit of the accumulator necessitates grounding of the interface input bus by the standard Digital inverter. In the illustration, the 2-input AND gates set various bits of the accumulator. In this case an IOT pulse is AND combined with the flip-flop state of the external device to conditionally set 1's into the accumulator. (The program must include a clear AC command prior to loading in this manner; otherwise an

inclusive OR takes place between the previous content of the accumulator and the content of the data register being read.)




Figure 11. Loading Data into the Accumulator from an External Device

Following the transfer (possibly in the same instruction) the program can issue a command pulse to initiate further operation of the device and/or clear the device flag.

### Output Data Transfers

The AC is loaded with a word (e.g., by a CLA TAD instruction sequence); then the IOT instruction is issued to transfer the word into the control or data register of the device by an IOT pulse (e.g., IOP 2), and operation of the device is initiated by another IOT pulse (e.g., IOP 4). The data word transferred in this manner can be a character to be operated upon, or can be a control word sampled by a status register to establish a control mode.

Since the BAC interface bus lines continually represent the status of the AC flip-flops, the receiving device can strobe them to sense the value in the accumulator. In Figure 12 a strobe pulse samples six bits of the accumulator to conditionally set an external 6-bit data register. Since this is not a jam transfer, it is necessary first to clear the external data register before setting 1's into it. The readin gates driving the external data register are part of the external device and are not supplied by the computer. The data register can contain any number of flip-flops up to a maximum of twelve. (If more than twelve flip-flops are involved, two or more transfers must take place.) Obviously the clear pulse and the strobe pulse shown in Figure 12 must occur when the data to be placed in the external data register is held in the accumulator. These pulses therefore must be under computer control to effect synchronization with the operation or program of the computer.




Figure 12. Loading a 6-Bit Word into an External Device from the Accumulator

Figure 13 illustrates the use of two of the pulses being gated by the device selector coded for "34." Pulse IOT 1 clears the data register and IOT 4 strobes the data from the accumulator into the data register. Note that the processor produces the IOP 1, IOP 2, and IOP 4 pulses and supplies them to all device selectors. The program-selected DS produces IOT 1, IOT 2, and IOT 4 pulses which initiate a transfer or effect some control. As indicated in Figure 13 this particular system adds two new microinstructions to the computer repertoire. One generates a pulse to clear the data register of device number 34. The other microinstruction produces a pulse to load the data register of device number 34 with the content of the accumulator.




Figure 13. Use of a Device Selector for Activating and Controlling an External Device

The PDP-8 and LINC-8 timing of the IOT cycle is shown in Figure 2. Note that the AC bus drivers are quiescent 400 nsec before the TOP 1 pulse occurs. Since FLIP CHIP DCD gates require a 400-nsec set-up time, the IOP 1 pulse cannot be used to load the content of the AC into an external buffer register having input DCD gates. If the device register has DCD gates, IOP 1 should be used to reset or clear registers, controls, or flags. The IOP 1 pulse can be used to read the content of the AC into an external device register that is equipped with input diode gates. IOP 2 or IOP 4 can be used to strobe the content of the AC through DCD gates if the lead lengths of the BAC lines and the pulse lines provide equivalent transmission delays. Only IOP 1 or IOP 2 (not IOP 4) can be used with the IOS facility.

## Program Interrupt (PI)

When a large amount of computing is required, the program should initiate operation of an I/O device then continue the main program, rather than wait for the device to become ready to transfer data. The program interrupt facility, when enabled by the program, relieves the main program of the need for repeated flag checks by allowing the ready stubs of I/O device flags to automatically cause a program interrupt. When the program interrupt occurs, program control transfers to a subroutine that determines which device requested the interrupt and initiates an appropriate service routine.

In the example shown in Figure 14, a flag signal from a status flip-flop operates a standard inverter with no collector load. When the status flip-flop indicates the need for device service, the inverter drives the Program Interrupt Request bus to ground to request a program interrupt.




Figure 14. Program Interrupt Request Signal Origin

If only one device is connected to the PI facility, program control can be transferred directly to a routine that services the device when an interrupt occurs. This operation occurs as follows:



<u>Tag</u>	<u>Address</u>	<u>Instruction</u>	<u>Remarks</u>
	1000	.	/MAIN PROGRAM
	1001	.	/MAIN PROGRAM CONTINUES
	1002	.	/INTERRUPT REQUEST OCCURS
			INTERRUPT OCCURS
	0000	.	/PROGRAM COUNT (PC=1003) IS STORED IN / 0000
	0001	JMP SR	/ENTER SERVICE ROUTINE
SR	2000	.	/SERVICE SUBROUTINE FOR INTERRUPTING
		.	/DEVICE AND SEQUENCE TO RESTORE
	3001	.	/AC, AND RESTORE L IF REQUIRED
	3002	ION	/TURN ON INTERRUPT
	3003	JMP I 0000	/RETURN TO MAIN PROGRAM
	1003	.	/MAIN PROGRAM CONTINUES
	1004	.	

In most PDP-8, LINC-8, and PDP-8/S systems, numerous devices are connected to the PI facility, so the routine beginning in core memory address 0001 must determine which device requested an interrupt. The interrupt routine determines the device requiring service by checking the flags of all equipment connected to the PI and transfers program control to a service routine for the first device encountered that has its flag in the state required to request a program interrupt. In other words, when program interrupt requests can originate in numerous devices, each device flag connected to the PI must also be connected to the IOS.

### Multiple Use of IOS and PI

In common practice, more than one device is connected to the PI facility. Therefore, since the computer receives a request that is the inclusive OR of requests from all devices connected to the PI, the IOS must identify the device making the request. When a program interrupt occurs, a routine is entered from address 0001 to sequentially check the status of each flag connected to the PI and to transfer program control to an appropriate service routine for the device whose flag is requesting a program interrupt. Figure 15 shows IOS and PI connections for three typical devices.




Figure 15. Multiple Inputs to IOS and PI Facilities

The following program example illustrates how the program interrupt routine determines the device requesting service:

<u>Tag</u>	<u>Address</u>	<u>Instruction</u>	<u>Remarks</u>
	1000	.	/MAIN PROGRAM
	1001	.	/MAIN PROGRAM CONTINUES
	1002	.	/INTERRUPT REQUEST OCCURS
			INTERRUPT OCCURS
	0000		/STORE PC (PC = 1003)
	0001	JMP FLG CK	/ENTER ROUTINE TO DETERMINE WHICH /DEVICE CAUSED INTERRUPT
FLG CK		IOT 6341	/SKIP IF DEVICE 34 IS REQUESTING
		SKP	/NO - TEST NEXT DEVICE
		JMP SR34	/ENTER SERVICE ROUTINE 34
		IOT 6441	/SKIP IF DEVICE 44 IS REQUESTING
		SKP	/NO - TEST NEXT DEVICE
		JMP SR44	/ENTER SERVICE ROUTINE 44
		IOT 6541	/SKIP IF DEVICE 54 IS REQUESTING
		SKP	/NO-TEST NEXT DEVICE
		JMP SR54	/ENTER SERVICE ROUTINE 54
		.	
		.	
		.	

Assume that the device that caused the interrupt is an input device (e.g., tape reader). The following example of a device service routine might apply:

<u>Tag</u>	<u>Instruction</u>	<u>Remarks</u>
SR	DCA TEMP	/SAVE AC
	IOT XX	/TRANSFER DATA FROM DEVICE BUFFER TO AC
	DCA I 10	/STORE IN MEMORY LIST
	ISZ COUNT	/CHECK FOR END
	SKP	/NOT END
	JMP END	/END. JUMP TO ROUTINE TO HANDLE END OF /LIST CONDITION
	.	
	.	
	.	
		/RESTORE L AND EPC IF REQUIRED
	TAD TEMP	/RELOAD AC
	ION	/TURN ON INTERRUPT
	JMP I 0	/RETURN TO PROGRAM

If the device that caused the interrupt was essentially an output device (receiving data from computer), the IOT — then — DAC I 10 sequence might be replaced by a TAD I 10 — then — IOT sequence.

## DATA BREAK TRANSFERS FOR THE PDP-8\*

The data break facility allows one I/O device to transfer information directly with the computer's core memory on a cycle-stealing basis. Up to seven devices can connect to the data break facility through the optional Data Multiplexer Type DM01.

Devices which operate at very high speed or which require very rapid response from the computer use the data break facilities. Use of these facilities permits an external device, almost arbitrarily, to insert or extract words from the computer core memory, by-passing all program control logic. Because the computer program has no cognizance of transfers made in this manner, programmed checks of input data are made prior to use of information received in this manner. The data break is particularly well-suited for devices that transfer large amounts of data in block form, e.g., high-speed magnetic tape systems, high-speed drum memories, or CRT display systems containing memory elements.

Peripheral I/O equipment operating at high speeds can transfer information with the computer through the data break facility more efficiently than through programmed means. The combined maximum transfer rate of the data break facility is over 7.8 million bits per second. Information flow to effect a data break transfer with an I/O device appears in Figure 16.




Figure 16. Data Break Transfer Interface Block Diagram

In contrast to programmed operations, the data break facilities permit an external device to control information transfers. Therefore, data-break device interfaces require more control logic circuits, causing a higher cost than programmed-transfer interfaces.

\*For discussion of PDP-8/S Data Break Transfers, see the PDP-8/S Data Break Option Bulletin.

Data breaks are of two basic types: single-cycle and three-cycle. In a single-cycle data break, registers in the device (or device interface) specify the core memory address of each transfer and count the number of transfers to determine the end of data blocks. In the three-cycle data break two computer core memory locations perform these functions, simplifying the device interface by omitting two hardware registers.

In general terms, to initiate a data break transfer of information, the interface control must do the following:

- a. Specify the affected address in core memory.
- b. Provide the data word by establishing the proper logic levels at the computer interface (assuming an input data transfer), or provide readin gates and storage for the word (assuming an output data transfer).
- c. Provide a logical signal to indicate direction of data word transfer.
- d. Provide a logical signal to indicate single-cycle or three-cycle break operation.
- e. Request a data break by supplying a proper signal to the computer data break facility.

### **Single-Cycle Data Breaks**

Single-cycle breaks are used for input data transfers to the computer, output data transfers from the computer, and memory increment data breaks. Memory increment is a special output data break in which the content of a memory address is read, incremented by 1, and rewritten at the same address. It is useful for counting iterations or external events without disturbing the computer program counter (PC) or AC registers.

### **INPUT DATA TRANSFERS**

Figure 17 illustrates timing of an input transfer data break. The address to be affected in core is normally provided in the device interface in the form of a 12-bit flip-flop register (data break address register) which has been preset by the interface control by programmed transfer from the computer.




Figure 17. Single-Cycle Data Break Input Transfer Timing Diagram

External registers and control flip-flops supplying information and control signals to the data break facility and other PDP-8 interface elements are shown in Figure 18. The input buffer register (IB in Figure 18) holds the 12-bit data word to be written into the computer core memory location specified by the address contained in the address register (AR in Figure 18). Appropriate output terminals of these registers are connected to the computer to supply ground potential to designate binary 1's. Since most devices that transfer data through the data break facility are designed to use either single-cycle or three-cycle breaks, but not both, the Cycle Select signal can usually be supplied from a stable source (such as a ground connection or a -3v clamped load resistor) rather than from a bistable device as shown in Figure 18.




Figure 18. Device Interface Logic for Single-Cycle Data Break Input Transfer

Other portions of the device interface, not shown in Figure 18, establish the data word in the input buffer register, set the address into the address register, set the direction flip-flop to indicate an input data transfer, and control the break request flip-flop. These operations can be performed simultaneously or sequentially, but all transients should occur before the data break request is made. Note that the device interface need supply only static levels to the computer, minimizing the synchronizing logic circuits necessary in the device interface.

When the data break request arrives, the computer completes the current instruction, generates an Address Accepted pulse (at T1 time of the cycle preceding the data break) to acknowledge receipt of the request, then enters the Break state to effect the transfer. (See Chapter 4 of the PDP-8 Users Handbook for more details on PDP-8 and LINC-8 data break operations.) The Address Accepted pulse can be used in the device interface to clear the break request flip-flop, increment the content of the address register, etc. If the Break Request signal is removed before T1 time of the data break cycle, the computer performs the transfer in one 1.5- $\mu$ sec cycle and returns to programmed operation.

## OUTPUT DATA TRANSFERS

Timing of operations occurring in a single-cycle output data break is shown in Figure 19. Basic logic circuits for the device interface used in this type of transfer are shown in Figure 20. Address and control signal generators are similar to those discussed previously for input data transfers, except that the Transfer Direction signal must be at ground potential to specify the output transfer of computer information. An output data register (OB in Figure 20) is usually required in the device interface to receive the computer information. The device, and not the computer, controls strobing of data into this register. The device must supply strobe pulses for all data transfers out of the computer (programmed or data break) since circuit configuration and timing characteristics differ in each device.




Figure 19. Single-Cycle Data Break Output Transfer Timing Diagram




Figure 20. Device Interface Logic for Single-Cycle Data Break Output Transfer

When the data break request arrives, the computer completes the current instruction and generates an Address Accepted pulse as in input data break transfers. At T2 time the address supplied to the computer is loaded into the MA, the Break state is entered, and the MB is cleared. Not more than 350 nsec after T2, the content of the device-specified core memory address is read and available in the MB. (This word is automatically rewritten at the same address during the last half of the Break cycle and is available for programmed operations when the data break is finished.) Data Bit signals are available as static levels of ground potential for binary 1's and -3v for binary 0's. The MB is cleared at T2 time of each computer cycle, so the data word is available in the MB for approximately 1.15  $\mu$ sec to be strobed by the device interface.

Generation of the strobe pulse by the device interface can be synchronized with computer timing through use of timing pulses B T1 or B T2A, which are available at the computer interface. In addition to a timing pulse (delayed or used directly from the computer), generation of this strobe pulse should be gated by condition signals that occur only during the Break cycle of an output transfer. Figure 21 shows typical logic circuits to effect an output data transfer. In this example the B Break signal and an inverted Transfer Direction signal are combined in a diode NAND gate to condition a diode-capacitor-diode gate. A buffered B T2A pulse triggers the DCD gate to produce the strobe pulse. The B T2A pulse determines the timing of the transfer in this example, since the input of the output buffer register has DCD gates. Conventional DCD gates require a minimum set-up time of 400 nsec, which is adequately provided between the time when data is available in the MB and T2 time. At



though the MB is cleared and the major state generator is changed at T2 time, the B T2A pulse can effect this transfer because the delay built into FLIP CHIP flip-flops allows the output to be sampled while the input is being pulsed. If diode gates or other devices with a set-up time of less than 400 nsec are used at the input of the output buffer register, the B T1 pulse, or some other pulse generated by the device interface before T2 time, can trigger strobe pulse generation.




Figure 21. Device Interface for Strobing Output Data

By careful design of the input and output gating, one register can serve as both the input and output buffer register. Most Digital options using the data break facility have only one data buffer register with appropriate gating to allow it to serve as an output buffer when the Transfer Direction signal is at ground potential or as an input buffer when the Transfer Direction signal is  $-3v$ .

### MEMORY INCREMENT

In this type of data break the content of core memory at a device-specified address is read into the MB, is incremented by 1, and is rewritten at the same address within one  $1.5\text{-}\mu\text{sec}$  cycle. This feature is particularly useful in building a histogram of a series of measurements, such as in pulse-height analysis applications. For example, in a computer-controlled experiment that counts the number of times each value of a parameter is measured, a data break can be requested for each measurement, and the measured value can be used as the core memory address to be incremented (counted).

Signal interface for a memory increment data break is similar to an output transfer data break except that the device interface generates an Increment MB signal and does not generate a strobe pulse (no data transfer occurs between the computer and the device). Timing of memory increment operations appear in Figure 22, and an example of the logic circuits used by a device interface appears in Figure 23.




Figure 22. Memory Increment Data Break Timing Diagram

An interface for a device using memory increment data breaks must supply twelve Data Address signals, a Transfer Direction signal, a Cycle Select signal, and a Break Request signal to the computer data break facility as in an output transfer data break. In addition, a ground potential Increment MB signal must be provided at least 400 nsec before T1 time of the Break cycle. This signal can be generated in the device interface by AND combining the B Break computer output signal, the output transfer condition of the Transfer Direction signal, and the condition signal in the device that indicates that an increment operation should take place. When the computer receives this Increment MB signal, it forces the MB control element to generate a Count MB pulse at T1 time to increment the content of the MB.

The device interface logic shown in Figure 41 samples the normal Data Bit output signal for the most significant bit of the data word (BMB0) to determine if it overflows when incremented. If MB0 changes from the 0 to the 1 state when the data word is incremented, this logic requests a program interrupt to allow the program to take some appropriate action, such as incrementing a core memory counter for numbers above 4096, stopping the test to compile the data gathered to the current point in the operation, reinitializing the addressing, etc. The logic in the figure uses the select code of programmed data transfer operation to skip on the overflow condition to determine the cause of a program interrupt, to clear the overflow flip-flop, and to clear the device flag. Note that the devices that use data break transfers almost always use programmed data transfers to start and stop operation of the device, to initialize registers, etc., and do not rely on data break facilities alone to control their operations.




Figure 23. Device Interface Logic for Memory Increment Data Break

### Three-Cycle Data Breaks

Timing of input or output 3-cycle data breaks is shown in Figure 24. The 3-cycle break uses the block transfer control circuits of the computer. The block transfer control provides an economical method of controlling the flow of data at high speeds between the computer's core memory and fast peripheral devices, e.g., drum, disc, magnetic tape and line printers, allowing transfer rates in excess of 220 kh.


The three-cycle data break facility provides separate current address and word count registers in core memory for the connected device, thus eliminating the necessity for flip-flop registers in the device control. When several devices are connected to this facility, each is assigned a different set of core locations for word count and current address, allowing interlaced operations of all devices as long as their combined rate does not exceed 220 kh. The device specifies the location of these registers in core memory, and thus the software remains the same regardless of what other equipment is connected to the machine. Since these registers are located in standard memory, they may be loaded and unloaded directly without the use of IOT pulses. In a procedure where a device requests to transfer data to or from core memory, the three-cycle data break facility performs the following sequence of operations:

- a. An address is read from the device to indicate the location of the word count register. This address is always the same for a given device; thus it can be wired in and does not require a flip-flop register.
- b. The content of the specified address is read from memory and 1 is added to it before rewriting. If the content of this register becomes 0 as a result of the addition, a WC Overflow pulse will be transmitted to the device. To transfer a block of N words, this register is loaded with  $-N$  during programmed initialization of the device. After the block has been fully transferred this pulse is generated to signify completion of the operation.
- c. The next sequential location is read from memory as the current address register. Although the content of this register is normally incremented before being rewritten, an Increment CA Inhibit (+1  $\rightarrow$  CA Inhibit) signal from the device may inhibit incrementation. To transfer a block of data beginning at location A, this register is program initialized by loading with A-1.
- d. The content of the previously read current address is transferred to the MA to serve as the address for the data transfer. This transfer may go in either direction in a manner identical to the single-cycle data break system.

The three-cycle data break facility uses many of the gates and transfer paths of the single-cycle data break system, but does not preclude the use of standard data break devices. Any combination of three-cycle and single-cycle data break devices can be used in one system, as long as a multiplexer channel is available for each. Two additional control lines are provided with the three-cycle data break. These are:

- a. Word Count Overflow. A standard 0.4- $\mu$ sec negative computer output pulse is transmitted to the device when the word count becomes equal to zero.
- b. Increment CA Inhibit. When ground potential, this device-supplied signal inhibits incrementation of the current address word.

Figure 24. Three-Cycle Data Break Timing Diagram



In summary, the three-cycle data break is entered similarly to the single-cycle data break, with the exception of supplying a ground-level Cycle Select signal to allow entry of the WC (Word Count) state to increment the fixed core memory location containing the word count. The device requesting the break supplies this address as in the one-cycle data break, except that this address is fixed and can be supplied by wired ground and  $-3v$  signals, rather than from a register. The sole restriction on this address is that it must be an even number (bit 11 = 0). Following the WC state a CA (Current Address) state is entered in which the core memory location following the WC address (bit 11 = 1 after  $PC + 1 = > PC$ ) is read, incremented by one, restored to memory, and used as the transfer address (by  $MB = > MA$ ). Then the normal B (Break) state is entered to effect the transfer.

## NOTES

# APPENDIX 5

## PERFORATED-TAPE LOADER SEQUENCES

### READIN MODE LOADER

The readin mode (RIM) loader is a minimum length, basic, perforated-tape reader program for the 33 ASR. It is initially stored in memory by manual use of the operator console keys and switches. The loader is permanently stored in 18 locations of page 37.

A perforated tape to be read by the RIM loader must be in RIM format:

Tape Channel <u>8 7 6 5 4 S 3 2 1</u>	<u>Format</u>
1 0 0 0 0 . 0 0 0	Leader-trailer code
0 1 A1 . A2 0 0 A3 . A4	Absolute address to contain next 4 digits
0 0 X1 . X2 0 0 X3 . X4	Content of previous 4-digit address
0 1 A1 . A2 0 0 A3 . A4	Address
0 0 X1 . X2 0 0 X3 . X4	Content
(Etc.)	(Etc.)
1 0 0 0 0 . 0 0 0	Leader-trailer code

The RIM loader can only be used in conjunction with the 33 ASR reader (not the high-speed perforated-tape reader). Because a tape in RIM format is, in effect, twice as long as it need be, it is suggested that the RIM loader be used only to read the binary loader when using the 33 ASR. (Note that PDP-8 diagnostic program tapes are in RIM format.)

The complete PDP-8 RIM loader (SA = 7756) is as follows:

<u>Absolute Address</u>	<u>Octal Content</u>	<u>Tag</u>	<u>Instruction   Z</u>	<u>Comments</u>
7756,	6032	BEG,	KCC	/CLEAR AC AND FLAG
7757,	6031		KSF	/SKIP IF FLAG = 1
7760,	5357		JMP -1	/LOOKING FOR CHARACTER
7761,	6036		KRB	/READ BUFFER
7762,	7106		CLL RTL	
7763,	7006		RTL	/CHANNEL 8 IN ACO
7764,	7510		SPA	/CHECKING FOR LEADER
7765,	5357		JMP BEG+1	/FOUND LEADER
7766,	7006		RTL	/OK, CHANNEL 7 IN LINK
7767,	6031		KSF	



<u>Absolute Address</u>	<u>Octal Content</u>	<u>Tag</u>	<u>Instruction I Z</u>	<u>Comments</u>
7770,	5367		JMP .-1	
7771,	6034		KRS	/READ, DO NOT CLEAR
7772,	7420		SNL	/CHECKING FOR ADDRESS
7773,	3776		DCA I TEMP	/STORE CONTENT
7774,	3376		DCA TEMP	/STORE ADDRESS
7775,	5356		JMP BEG	/NEXT WORD
7776,	0	TEMP,	0	/TEMP STORAGE
7777,	5XXX		JMP X	/JMP START OF BIN LOADER

Placing the RIM loader in core memory by way of the operator console keys and switches is accomplished as follows:

1. Set the starting address 7756 in the switch register (SR).
2. Press LOAD ADDRESS key.
3. Set the first instruction (6032) in the SR.
4. Press the DEPOSIT key.
5. Set the next instruction (6031) in the SR.
6. Press DEPOSIT key.
7. Repeat steps 5 and 6 until all 16 instructions have been deposited.

To load a tape in RIM format, place the tape in the reader, set the SR to the starting address 7756 of the RIM loader (not of the program being read), press the LOAD ADDRESS key, press the START key, and start the Teletype reader.

Refer to Digital Program Library document Digital-8-1-U for additional information on the Readin Mode Loader program.

## **BINARY LOADER**

The binary loader (BIN) is used to read machine language tapes (in binary format) produced by the program assembly language (PAL). A tape in binary format is about one half the length of the comparable RIM format tape. It can, therefore, be read about twice as fast as a RIM tape and is, for this reason, the more desirable format to use with the 10 cps 33 ASR reader or the Type 750C High Speed Perforated Tape Reader.

The format of a binary tape is as follows:

**LEADER:** about 2 feet of leader-trailer codes.

**BODY:** characters representing the absolute, machine language program in easy-to-read binary (or octal) form. The section of tape may contain characters representing instructions (channels 8 and 7 not punched) or origin resettings (channel 8 not punched, channel 7 punched) and is concluded by 2 characters (channels 8 and 7 not punched) that represent a checksum for the entire section.

**TRAILER:** same as leader.

Example of the format of a binary tape:

<u>Tape Channel</u> 8 7 6 5 4 S 3 2 1	<u>Memory Location</u>	<u>Content</u>	<u>Comments</u>
1 0 0 0 0 . 0 0 0			leader-trailer code
0 1 0 0 0 . 0 1 0 0 0 0 0 0 . 0 0 0		0200	
0 0 1 1 1 . 0 1 0 0 0 0 0 0 . 0 0 0	0200	CLA	origin setting
0 0 0 0 1 . 0 1 0 0 0 1 1 1 . 1 1 1	0201	TAD 277	
0 0 0 1 1 . 0 1 0 0 0 1 1 1 . 1 1 0	0202	DCA 276	
0 0 1 1 1 . 1 0 0 0 0 0 0 0 . 0 1 0	0203	HLT	
0 1 0 0 0 . 0 1 0 0 0 1 1 1 . 1 1 1		0277	origin setting
0 0 0 0 0 . 0 0 0 0 0 1 0 1 . 0 1 1	0277	0053	
0 0 0 0 1 . 0 0 0 0 0 0 0 0 . 1 1 1		1007	sum check
1 0 0 0 0 . 0 0 0			leader-trailer code

After a BIN tape has been read in, one of the two following conditions exists:

- a. No checksum error: halt with AC = 0
- b. Checksum error: halt with AC = (computed checksum) - (tape checksum)

Operation of the BIN loader in no way depends upon or uses the RIM loader. To load a tape in BIN format place the tape in the reader, set the SR to 7777 (the starting address of the BIN loader), press the LOAD ADDRESS key, set SR switch 0 up for loading via the Teletype unit or down for loading via the high speed reader, then press the START key, and start the tape reader.


Refer to Digital Program Library document Digital-8-2-U-RIM for additional information on the Binary Loader program.


## NOTES

# APPENDIX 6


## LOGIC SYMBOLS

Figure 20 defines the symbols used in this handbook to express signals and digital logic circuits.







INVERTING BUS DRIVER



B OR W SERIES  
PULSE AMPLIFIER, OUTPUT  
CAN BE MADE POSITIVE OR  
NEGATIVE BY REVERSING  
GROUND AND SIGNAL OUTPUT  
TERMINALS



R OR S SERIES PULSE AMPLIFIER  
OUTPUT ALWAYS POSITIVE,  
REFERENCED TO -3V.



DEVICE SELECTOR  
LOGIC AS USED FOR ONE  
SELECT CODE

# APPENDIX 7

## SCALES OF NOTATION

### 2<sup>x</sup> IN DECIMAL

x	2 <sup>x</sup>	x	2 <sup>x</sup>	x	2 <sup>x</sup>
0.001	1.00069 33874 62581	0.01	1.00695 55500 56719	0.1	1.07177 34625 36293
0.002	1.00138 72557 11335	0.02	1.01395 94797 90029	0.2	1.14869 83549 97035
0.003	1.00208 16050 79633	0.03	1.02101 21257 07193	0.3	1.23114 44133 44916
0.004	1.00277 64359 01078	0.04	1.02811 38266 56067	0.4	1.31950 79107 72894
0.005	1.00347 17485 09503	0.05	1.03526 49238 41377	0.5	1.41421 35623 73095
0.006	1.00416 75432 38973	0.06	1.04246 57608 41121	0.6	1.51571 65665 10398
0.007	1.00486 38204 23785	0.07	1.04971 66836 23067	0.7	1.62450 47927 12471
0.008	1.00556 05803 98468	0.08	1.05701 80405 61380	0.8	1.74110 11265 92248
0.009	1.00625 78234 97782	0.09	1.06437 01824 53360	0.9	1.86606 59830 73615

### 10<sup>±n</sup> IN OCTAL

10 <sup>n</sup>	n	10 <sup>-n</sup>	10 <sup>n</sup>	n	10 <sup>-n</sup>
1	0	1.000 000 000 000 000 00	112 402 762 000	10	0.000 000 000 006 676 337 66
12	1	0.063 146 314 631 463 146 31	1 351 035 564 000	11	0.000 000 000 000 537 657 77
144	2	0.005 075 341 217 270 243 66	16 432 451 210 000	12	0.000 000 000 000 043 136 32
1 750	3	0.000 406 111 564 570 651 77	221 411 634 520 000	13	0.000 000 000 000 003 411 35
23 420	4	0.000 032 155 613 530 704 15	2 657 142 036 440 000	14	0.000 000 000 000 000 264 11
303 240	5	0.000 002 476 132 610 706 64	34 327 724 461 500 000	15	0.000 000 000 000 000 022 01
3 641 100	6	0.000 000 206 157 364 055 37	434 157 115 760 200 000	16	0.000 000 000 000 000 001 63
46 113 200	7	0.000 000 015 327 745 152 75	5 432 127 413 542 400 000	17	0.000 000 000 000 000 000 14
575 360 400	8	0.000 000 001 257 143 561 06	67 405 553 164 731 000 000	18	0.000 000 000 000 000 000 01
7 346 545 000	9	0.000 000 000 104 560 276 41			

### n log<sub>10</sub> 2, n log<sub>2</sub> 10 IN DECIMAL

n	n log <sub>10</sub> 2	n log <sub>2</sub> 10	n	n log <sub>10</sub> 2	n log <sub>2</sub> 10
1	0.30102 99957	3.32192 80949	6	1.80617 99740	19.93156 85693
2	0.60205 99913	6.64385 61898	7	2.10720 99696	23.25349 66642
3	0.90308 99870	9.96578 42847	8	2.40823 99653	26.57542 47591
4	1.20411 99827	13.28771 23795	9	2.70926 99610	29.89735 28540
5	1.50514 99783	16.60964 04744	10	3.01029 99566	33.21928 09489

### ADDITION AND MULTIPLICATION TABLES

Addition

Multiplication

Binary Scale

$$\begin{array}{r}
 0 + 0 = 0 \\
 0 + 1 = 1 \\
 1 + 0 = 1 \\
 1 + 1 = 10
 \end{array}$$

$$\begin{array}{r}
 0 \times 0 = 0 \\
 0 \times 1 = 0 \\
 1 \times 0 = 0 \\
 1 \times 1 = 1
 \end{array}$$

Octal Scale

0	01	02	03	04	05	06	07
1	02	03	04	05	06	07	10
2	03	04	05	06	07	10	11
3	04	05	06	07	10	11	12
4	05	06	07	10	11	12	13
5	06	07	10	11	12	13	14
6	07	10	11	12	13	14	15
7	10	11	12	13	14	15	16

1	02	03	04	05	06	07
2	04	06	10	12	14	16
3	06	11	14	17	22	25
4	10	14	20	24	30	34
5	12	17	24	31	36	43
6	14	22	30	36	44	52
7	16	25	34	43	52	61

### MATHEMATICAL CONSTANTS IN OCTAL SCALE

$\pi = 3.11037 \ 552421_8$	$e = 2.55760 \ 521305_8$	$\gamma = 0.44742 \ 147707_8$
$\pi^{-1} = 0.24276 \ 301556_8$	$e^{-1} = 0.27426 \ 530661_8$	$\ln \gamma = -0.43127 \ 233602_8$
$\sqrt{\pi} = 1.61337 \ 611067_8$	$\sqrt{e} = 1.51411 \ 230704_8$	$\log_2 \gamma = -0.62573 \ 030645_8$
$\ln \pi = 1.11206 \ 404435_8$	$\log_{10} e = 0.33626 \ 754251_8$	$\sqrt{2} = 1.32404 \ 746320_8$
$\log_2 \pi = 1.51544 \ 163223_8$	$\log_2 e = 1.34252 \ 166245_8$	$\ln 2 = 0.54271 \ 027760_8$
$\sqrt{10} = 3.12305 \ 407267_8$	$\log_2 10 = 3.24464 \ 741136_8$	$\ln 10 = 2.23273 \ 067355_8$

# APPENDIX 8

## POWERS OF TWO

$2^n$	$n$	$2^{-n}$
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.0625
32	5	0.03125
64	6	0.015625
128	7	0.0078125
256	8	0.00390625
512	9	0.001953125
1024	10	0.0009765625
2048	11	0.00048828125
4096	12	0.000244140625
8192	13	0.0001220703125
16384	14	0.00006103515625
32768	15	0.000030517578125
65536	16	0.0000152587890625
131072	17	0.00000762939453125
262144	18	0.000003814697265625
524288	19	0.0000019073486328125
1048576	20	0.00000095367431640625
2097152	21	0.000000476837158203125
4194304	22	0.0000002384185791015625
8388608	23	0.00000011920928955078125
16777216	24	0.000000059604644775390625
33554432	25	0.0000000298023223876953125
67108864	26	0.00000001490116119384765625
134217728	27	0.000000007450580596923828125
268435456	28	0.0000000037252902984619140625
536870912	29	0.00000000186264514923095703125
1073741824	30	0.000000000931322574615478515625
2147483648	31	0.000000000465661287307392578125
4294967296	32	0.00000000023283064365386962890625
8589934592	33	0.00000000011641532182693481453125
17179869184	34	0.0000000000582076609134674072265625
34359738368	35	0.00000000002910383045673370361328125
68719476736	36	0.000000000014551915228366851806640625
137438953472	37	0.0000000000072759576141834259033203125
274877906944	38	0.00000000000363797880709171295166015625
549755813888	39	0.00000000000181898940354585647583078125
1099511627776	40	0.0000000000009094947017729282379150390625
2199023255552	41	0.00000000000045474735088646411895751953125
4398046511104	42	0.000000000000227373675443232059478759765625
8796093022208	43	0.000000000000113686837216160297393798828125
17592186044416	44	0.00000000000005684341886080801486968994140625
35184372088832	45	0.0000000000000284217094304040074348449703125
70368744177664	46	0.0000000000000142108547152020037174224853515625
140737488355328	47	0.00000000000000710542735760100185871124267578125
281474976710656	48	0.000000000000003552713678800500929355621337890625
562949953421312	49	0.0000000000000017763568394002504646778106689453125
1125899906842624	50	0.00000000000000088817841970012523233890533447265625
2251799813685248	51	0.000000000000000444089209850062616169452667236328125
4503599627370496	52	0.0000000000000002220446049250313080847263336181640625
9007199254740992	53	0.00000000000000011102230246251565404236316680908203125
18014398509481984	54	0.000000000000000055511151231257827021181583404541015625
36028797018963968	55	0.0000000000000000277555756156289135105907917022705078125
72057594037927936	56	0.00000000000000001387778780781445675529539585113525390625
144115188075855872	57	0.000000000000000006938893903907228377647697925567626953125
288230376151711744	58	0.0000000000000000034694469519536141888238489627838134765625
576460752303423488	59	0.0000000000000000017347234759768070941192448139190673828125
1152921504606846976	60	0.00000000000000000086736173798840354720596224069595369140625
2305843009213693952	61	0.0000000000000000004336808689942017736029811203479766845703125
4611686018427387904	62	0.00000000000000000021684043449710088680149056017398834228515625
9223372036854775808	63	0.000000000000000000108420217248550443400745280086994171142578125
18446744073709551616	64	0.0000000000000000000542101086242752217003726400434970855712890625
36893488147419103232	65	0.00000000000000000002710505431213761085018632002174854278564453125
73786976294838206464	66	0.00000000000000000001355252715606880542509316001087427139282265625
147573952589676412928	67	0.000000000000000000006776263578034027125465800054371356964111328125
295147905179352825856	68	0.00000000000000000000338813178901720135627329000271856784820556640625
590295810358705651712	69	0.000000000000000000001694065894508600678136645001359283924102783203125
1180591620717411303424	70	0.0000000000000000000008470329472543003390683225006796419620513916015625
2361183241434822606848	71	0.00000000000000000000042351647362715016953416125033982098102569580078125
4722366482869645213696	72	0.000000000000000000000211758236813575084767080625169910490512847900390625









**OCTAL-DECIMAL INTEGER CONVERSION TABLE (continued)**

6000 to 6777 (Octal)	3072 to 3583 (Decimal)	6000	3072	3073	3074	3075	3076	3077	3078	3079	6400	3328	3329	3330	3331	3332	3333	3334	3335									
		6010	3080	3081	3082	3083	3084	3085	3086	3087										6410	3336	3337	3338	3339	3340	3341	3342	3343
		6020	3088	3089	3090	3091	3092	3093	3094	3095										6420	3344	3345	3346	3347	3348	3349	3350	3351
		6030	3096	3097	3098	3099	3100	3101	3102	3103										6430	3352	3353	3354	3355	3356	3357	3358	3359
		6040	3104	3105	3106	3107	3108	3109	3110	3111										6440	3360	3361	3362	3363	3364	3365	3366	3367
		6050	3112	3113	3114	3115	3116	3117	3118	3119										6450	3368	3369	3370	3371	3372	3373	3374	3375
		6060	3120	3121	3122	3123	3124	3125	3126	3127										6460	3376	3377	3378	3379	3380	3381	3382	3383
		6070	3128	3129	3130	3131	3132	3133	3134	3135										6470	3384	3385	3386	3387	3388	3389	3390	3391
10000 - 20000 - 30000 - 40000 - 50000 - 60000 - 70000 -	Octal Decimal	10000	4096	6100	3136	3137	3138	3139	3140	3141	3142	3143	6500	3392	3393	3394	3395	3396	3397	3398	3399							
		20000	8192	6110	3144	3145	3146	3147	3148	3149	3150	3151	6510	3400	3401	3402	3403	3404	3405	3406	3407							
		30000	12288	6120	3152	3153	3154	3155	3156	3157	3158	3159	6520	3408	3409	3410	3411	3412	3413	3414	3415							
		40000	16384	6130	3160	3161	3162	3163	3164	3165	3166	3167	6530	3416	3417	3418	3419	3420	3421	3422	3423							
		50000	20480	6140	3168	3169	3170	3171	3172	3173	3174	3175	6540	3424	3425	3426	3427	3428	3429	3430	3431							
		60000	24576	6150	3176	3177	3178	3179	3180	3181	3182	3183	6550	3432	3433	3434	3435	3436	3437	3438	3439							
		70000	28672	6160	3184	3185	3186	3187	3188	3189	3190	3191	6560	3440	3441	3442	3443	3444	3445	3446	3447							
				6170	3192	3193	3194	3195	3196	3197	3198	3199	6570	3448	3449	3450	3451	3452	3453	3454	3455							
7000 to 7777 (Octal)	3584 to 4095 (Decimal)	7000	3584	3585	3586	3587	3588	3589	3590	3591	7400	3840	3841	3842	3843	3844	3845	3846	3847									
		7010	3592	3593	3594	3595	3596	3597	3598	3599										7410	3848	3849	3850	3851	3852	3853	3854	3855
		7020	3600	3601	3602	3603	3604	3605	3606	3607										7420	3856	3857	3858	3859	3860	3861	3862	3863
		7030	3608	3609	3610	3611	3612	3613	3614	3615										7430	3864	3865	3866	3867	3868	3869	3870	3871
		7040	3616	3617	3618	3619	3620	3621	3622	3623										7440	3872	3873	3874	3875	3876	3877	3878	3879
		7050	3624	3625	3626	3627	3628	3629	3630	3631										7450	3880	3881	3882	3883	3884	3885	3886	3887
		7060	3632	3633	3634	3635	3636	3637	3638	3639										7460	3888	3889	3890	3891	3892	3893	3894	3895
		7070	3640	3641	3642	3643	3644	3645	3646	3647										7470	3896	3897	3898	3899	3900	3901	3902	3903
		7100	3648	3649	3650	3651	3652	3653	3654	3655	7500	3904	3905	3906	3907	3908	3909	3910	3911									
		7110	3656	3657	3658	3659	3660	3661	3662	3663										7510	3912	3913	3914	3915	3916	3917	3918	3919
		7120	3664	3665	3666	3667	3668	3669	3670	3671										7520	3920	3921	3922	3923	3924	3925	3926	3927
		7130	3672	3673	3674	3675	3676	3677	3678	3679										7530	3928	3929	3930	3931	3932	3933	3934	3935
		7140	3680	3681	3682	3683	3684	3685	3686	3687										7540	3936	3937	3938	3939	3940	3941	3942	3943
		7150	3688	3689	3690	3691	3692	3693	3694	3695										7550	3944	3945	3946	3947	3948	3949	3950	3951
		7160	3696	3697	3698	3699	3700	3701	3702	3703										7560	3952	3953	3954	3955	3956	3957	3958	3959
		7170	3704	3705	3706	3707	3708	3709	3710	3711										7570	3960	3961	3962	3963	3964	3965	3966	3967
		7200	3712	3713	3714	3715	3716	3717	3718	3719	7600	3968	3969	3970	3971	3972	3973	3974	3975									
		7210	3720	3721	3722	3723	3724	3725	3726	3727										7610	3976	3977	3978	3979	3980	3981	3982	3983
		7220	3728	3729	3730	3731	3732	3733	3734	3735										7620	3984	3985	3986	3987	3988	3989	3990	3991
		7230	3736	3737	3738	3739	3740	3741	3742	3743										7630	3992	3993	3994	3995	3996	3997	3998	3999
		7240	3744	3745	3746	3747	3748	3749	3750	3751										7640	4000	4001	4002	4003	4004	4005	4006	4007
		7250	3752	3753	3754	3755	3756	3757	3758	3759										7650	4008	4009	4010	4011	4012	4013	4014	4015
		7260	3760	3761	3762	3763	3764	3765	3766	3767										7660	4016	4017	4018	4019	4020	4021	4022	4023
		7270	3768	3769	3770	3771	3772	3773	3774	3775										7670	4024	4025	4026	4027	4028	4029	4030	4031
		7300	3776	3777	3778	3779	3780	3781	3782	3783	7700	4032	4033	4034	4035	4036	4037	4038	4039									
		7310	3784	3785	3786	3787	3788	3789	3790	3791										7710	4040	4041	4042	4043	4044	4045	4046	4047
		7320	3792	3793	3794	3795	3796	3797	3798	3799										7720	4048	4049	4050	4051	4052	4053	4054	4055
		7330	3800	3801	3802	3803	3804	3805	3806	3807										7730	4056	4057	4058	4059	4060	4061	4062	4063
		7340	3808	3809	3810	3811	3812	3813	3814	3815										7740	4064	4065	4066	4067	4068	4069	4070	4071
		7350	3816	3817	3818	3819	3820	3821	3822	3823										7750	4072	4073	4074	4075	4076	4077	4078	4079
		7360	3824	3825	3826	3827	3828	3829	3830	3831										7760	4080	4081	4082	4083	4084	4085	4086	4087
		7370	3832	3833	3834	3835	3836	3837	3838	3839										7770	4088	4089	4090	4091	4092	4093	4094	4095

## OCTAL-DECIMAL FRACTION CONVERSION TABLE

Octal	Decimal	Octal	Decimal	Octal	Decimal	Octal	Decimal
.000	.000000	.100	.125000	.200	.250000	.300	.375000
.001	.001953	.101	.126953	.201	.251953	.301	.376953
.002	.003906	.102	.128906	.202	.253906	.302	.378906
.003	.005859	.103	.130859	.203	.255859	.303	.380859
.004	.007812	.104	.132812	.204	.257812	.304	.382812
.005	.009765	.105	.134765	.205	.259765	.305	.384765
.006	.011718	.106	.136718	.206	.261718	.306	.386718
.007	.013671	.107	.138671	.207	.263671	.307	.388671
.010	.015625	.110	.140625	.210	.265625	.310	.390625
.011	.017578	.111	.142578	.211	.267578	.311	.392578
.012	.019531	.112	.144531	.212	.269531	.312	.394531
.013	.021484	.113	.146484	.213	.271484	.313	.396484
.014	.023437	.114	.148437	.214	.273437	.314	.398437
.015	.025390	.115	.150390	.215	.275390	.315	.400390
.016	.027343	.116	.152343	.216	.277343	.316	.402343
.017	.029296	.117	.154296	.217	.279296	.317	.404296
.020	.031250	.120	.156250	.220	.281250	.320	.406250
.021	.033203	.121	.158203	.221	.283203	.321	.408203
.022	.035156	.122	.160156	.222	.285156	.322	.410156
.023	.037109	.123	.162109	.223	.287109	.323	.412109
.024	.039062	.124	.164062	.224	.289062	.324	.414062
.025	.041015	.125	.166015	.225	.291015	.325	.416015
.026	.042968	.126	.167968	.226	.292968	.326	.417968
.027	.044921	.127	.169921	.227	.294921	.327	.419921
.030	.046875	.130	.171875	.230	.296875	.330	.421875
.031	.048828	.131	.173828	.231	.298828	.331	.423828
.032	.050781	.132	.175781	.232	.300781	.332	.425781
.033	.052734	.133	.177734	.233	.302734	.333	.427734
.034	.054687	.134	.179687	.234	.304687	.334	.429687
.035	.056640	.135	.181640	.235	.306640	.335	.431640
.036	.058593	.136	.183593	.236	.308593	.336	.433593
.037	.060546	.137	.185546	.237	.310546	.337	.435546
.040	.062500	.140	.187500	.240	.312500	.340	.437500
.041	.064453	.141	.189453	.241	.314453	.341	.439453
.042	.066406	.142	.191406	.242	.316406	.342	.441406
.043	.068359	.143	.193359	.243	.318359	.343	.443359
.044	.070312	.144	.195312	.244	.320312	.344	.445312
.045	.072265	.145	.197265	.245	.322265	.345	.447265
.046	.074218	.146	.199218	.246	.324218	.346	.449218
.047	.076171	.147	.201171	.247	.326171	.347	.451171
.050	.078125	.150	.203125	.250	.328125	.350	.453125
.051	.080078	.151	.205078	.251	.330078	.351	.455078
.052	.082031	.152	.207031	.252	.332031	.352	.457031
.053	.083984	.153	.208984	.253	.333984	.353	.458984
.054	.085937	.154	.210937	.254	.335937	.354	.460937
.055	.087890	.155	.212890	.255	.337890	.355	.462890
.056	.089843	.156	.214843	.256	.339843	.356	.464843
.057	.091796	.157	.216796	.257	.341796	.357	.466796
.060	.093750	.160	.218750	.260	.343750	.360	.468750
.061	.095703	.161	.220703	.261	.345703	.361	.470703
.062	.097656	.162	.222656	.262	.347656	.362	.472656
.063	.099609	.163	.224609	.263	.349609	.363	.474609
.064	.101562	.164	.226562	.264	.351562	.364	.476562
.065	.103515	.165	.228515	.265	.353515	.365	.478515
.066	.105468	.166	.230468	.266	.355468	.366	.480468
.067	.107421	.167	.232421	.267	.357421	.367	.482421
.070	.109375	.170	.234375	.270	.359375	.370	.484375
.071	.111328	.171	.236328	.271	.361328	.371	.486328
.072	.113281	.172	.238281	.272	.363281	.372	.488281
.073	.115234	.173	.240234	.273	.365234	.373	.490234
.074	.117187	.174	.242187	.274	.367187	.374	.492187
.075	.119140	.175	.244140	.275	.369140	.375	.494140
.076	.121093	.176	.246093	.276	.371093	.376	.496093
.077	.123046	.177	.248046	.277	.373046	.377	.498046

**OCTAL-DECIMAL FRACTION CONVERSION TABLE (continued)**

Octal	Decimal	Octal	Decimal	Octal	Decimal	Octal	Decimal
.000000	.000000	.000100	.000244	.000200	.000488	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
.000010	.000030	.000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000014	.000045	.000114	.000289	.000214	.000534	.000314	.000778
.000015	.000049	.000115	.000293	.000215	.000537	.000315	.000782
.000016	.000053	.000116	.000297	.000216	.000541	.000316	.000785
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000021	.000064	.000121	.000308	.000221	.000553	.000321	.000797
.000022	.000068	.000122	.000312	.000222	.000556	.000322	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	.000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000816
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000820
.000030	.000091	.000130	.000335	.000230	.000579	.000330	.000823
.000031	.000095	.000131	.000339	.000231	.000583	.000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.000136	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
.000040	.000122	.000140	.000366	.000240	.000610	.000340	.000854
.000041	.000125	.000141	.000370	.000241	.000614	.000341	.000858
.000042	.000129	.000142	.000373	.000242	.000617	.000342	.000862
.000043	.000133	.000143	.000377	.000243	.000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
.000050	.000152	.000150	.000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	.000400	.000251	.000644	.000351	.000888
.000052	.000160	.000152	.000404	.000252	.000648	.000352	.000892
.000053	.000164	.000153	.000408	.000253	.000652	.000353	.000896
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000415	.000255	.000659	.000355	.000904
.000056	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000667	.000357	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
.000063	.000194	.000163	.000438	.000263	.000682	.000363	.000926
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
.000066	.000205	.000166	.000450	.000266	.000694	.000366	.000938
.000067	.000209	.000167	.000453	.000267	.000698	.000367	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
.000074	.000228	.000174	.000473	.000274	.000717	.000374	.000961
.000075	.000232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	.000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	.000484	.000277	.000728	.000377	.000972

## OCTAL-DECIMAL FRACTION CONVERSION TABLE (continued)

Octal	Decimal	Octal	Decimal	Octal	Decimal	Octal	Decimal
.000400	.000976	.000500	.001220	.000600	.001464	.000700	.001708
.000401	.000980	.000501	.001224	.000601	.001468	.000701	.001712
.000402	.000984	.000502	.001228	.000602	.001472	.000702	.001716
.000403	.000988	.000503	.001232	.000603	.001476	.000703	.001720
.000404	.000991	.000504	.001235	.000604	.001480	.000704	.001724
.000405	.000995	.000505	.001239	.000605	.001483	.000705	.001728
.000406	.000999	.000506	.001243	.000606	.001487	.000706	.001731
.000407	.001003	.000507	.001247	.000607	.001491	.000707	.001735
.000410	.001007	.000510	.001251	.000610	.001495	.000710	.001739
.000411	.001010	.000511	.001255	.000611	.001499	.000711	.001743
.000412	.001014	.000512	.001258	.000612	.001502	.000712	.001747
.000413	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414	.001022	.000514	.001266	.000614	.001510	.000714	.001754
.000415	.001026	.000515	.001270	.000615	.001514	.000715	.001758
.000416	.001029	.000516	.001274	.000616	.001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617	.001522	.000717	.001766
.000420	.001037	.000520	.001281	.000620	.001525	.000720	.001770
.000421	.001041	.000521	.001285	.000621	.001529	.000721	.001773
.000422	.001045	.000522	.001289	.000622	.001533	.000722	.001777
.000423	.001049	.000523	.001293	.000623	.001537	.000723	.001781
.000424	.001052	.000524	.001296	.000624	.001541	.000724	.001785
.000425	.001056	.000525	.001300	.000625	.001544	.000725	.001789
.000426	.001060	.000526	.001304	.000626	.001548	.000726	.001792
.000427	.001064	.000527	.001308	.000627	.001552	.000727	.001796
.000430	.001068	.000530	.001312	.000630	.001556	.000730	.001800
.000431	.001071	.000531	.001316	.000631	.001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632	.001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001811
.000434	.001083	.000534	.001327	.000634	.001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635	.001575	.000735	.001819
.000436	.001091	.000536	.001335	.000636	.001579	.000736	.001823
.000437	.001094	.000537	.001338	.000637	.001583	.000737	.001827
.000440	.001098	.000540	.001342	.000640	.001586	.000740	.001831
.000441	.001102	.000541	.001346	.000641	.001590	.000741	.001834
.000442	.001106	.000542	.001350	.000642	.001594	.000742	.001838
.000443	.001110	.000543	.001354	.000643	.001598	.000743	.001842
.000444	.001113	.000544	.001358	.000644	.001602	.000744	.001846
.000445	.001117	.000545	.001361	.000645	.001605	.000745	.001850
.000446	.001121	.000546	.001365	.000646	.001609	.000746	.001853
.000447	.001125	.000547	.001369	.000647	.001613	.000747	.001857
.000450	.001129	.000550	.001373	.000650	.001617	.000750	.001861
.000451	.001132	.000551	.001377	.000651	.001621	.000751	.001865
.000452	.001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653	.001628	.000753	.001873
.000454	.001144	.000554	.001388	.000654	.001632	.000754	.001876
.000455	.001148	.000555	.001392	.000655	.001636	.000755	.001880
.000456	.001152	.000556	.001396	.000656	.001640	.000756	.001884
.000457	.001155	.000557	.001399	.000657	.001644	.000757	.001888
.000460	.001159	.000560	.001403	.000660	.001647	.000760	.001892
.000461	.001163	.000561	.001407	.000661	.001651	.000761	.001895
.000462	.001167	.000562	.001411	.000662	.001655	.000762	.001899
.000463	.001171	.000563	.001415	.000663	.001659	.000763	.001903
.000464	.001174	.000564	.001419	.000664	.001663	.000764	.001907
.000465	.001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466	.001182	.000566	.001426	.000666	.001670	.000766	.001914
.000467	.001186	.000567	.001430	.000667	.001674	.000767	.001918
.000470	.001190	.000570	.001434	.000670	.001678	.000770	.001922
.000471	.001194	.000571	.001438	.000671	.001682	.000771	.001926
.000472	.001197	.000572	.001441	.000672	.001686	.000772	.001930
.000473	.001201	.000573	.001445	.000673	.001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674	.001693	.000774	.001937
.000475	.001209	.000575	.001453	.000675	.001697	.000775	.001941
.000476	.001213	.000576	.001457	.000676	.001701	.000776	.001945
.000477	.001216	.000577	.001461	.000677	.001705	.000777	.001949

## NOTES

**PART IV: PRODUCT CATALOG**






## **PDP COMPUTERS**

PDP general-purpose digital computers are used for a wide variety of data processing and control functions. PDP's are constructed of highly reliable FLIP-CHIP digital circuit modules, and include built-in provisions for marginal checking. The resulting overall reliability has earned PDP's a reputation for trouble-free performance. An exceptionally varied line of input-output devices are available, and versatile facilities are provided in the computers to handle these and other devices.

A complete, well-documented package of programming aids accompanies each PDP computer. The package includes a FORTRAN compiler, a symbolic assembler, on-line debugging routines, an editor, and utility, arithmetic, and maintenance routines. Editing and on-line debugging programs use the same symbolic language as the assembly systems. This means that debugging is carried out in the same language as the program being debugged, eliminating the creation and reassembly of new symbolic tapes each time an error is found.

The arithmetic subroutines include a floating point package. Input-output subroutines are prepared for most of Digital's standard optional devices. Extensive maintenance routines are provided. Supporting these programming aids are free training courses at Digital and membership in DECUS, the Digital Equipment Computer Users Society. DECUS provides a means for users to exchange ideas and programs through regularly scheduled symposia. A library of fully documented programs is maintained.



## PDP-8

The PDP-8 is a general-purpose, stored-program computer, featuring a 1.5 microsecond random access core memory, a fast arithmetic processor, and a buffered input-output control. These features combine to make the PDP-8 one of the most popular on-line computers for physics and biomedical analysis and process control. The PDP-8 is also used in large systems as a control element and as a training computer.

The PDP-8 is easy to install, maintain, and use, with comprehensive software, customer-tested in over 500 installations. The basic system includes 4096 words of 12-bit ferrite core memory, keyboard-printer and tape reader-punch, eight auto-index registers, wired-in analog-to-digital converter, program interrupt, data interrupt, and indirect addressing.

A partial list of central processor options includes the Extended Arithmetic Element for high speed, double precision arithmetic; Memory Modules and Control for increasing memory size in increments of 4096 words to 32,768 words; a Data Channel Multiplexer providing direct memory access for seven external devices; and a Serial Drum for storage of 65,536 to 262,144 words.

The applications success of the PDP-8 has led Digital to develop a series of computers based on the PDP-8 to meet a number of special needs, resulting in a unique family of small computer products. These include the DISPLAY 8, the LINC-8, the TYPESETTING-8, the MULTIANALYZER-8, and the new PDP-8/S.

### **SPECIFICATIONS:**

**Word Length:** 12 bits


**Memory:** 4096 to 32,768 words; cycle time 1.5 microseconds

**Add Time:** 3.0 microseconds

**In-Out Transfer Rates:** 7,992,000 bits per second

**Standard I/O Devices:** Printer-keyboard with paper tape punch and reader

**Instructions:** 49 with standard equipment, expandable to over 100 as optional equipment is added.



## **PDP-8/S**

The PDP-8/S is the first full-scale, general-purpose, core-memory digital computer selling for under \$10,000; it is designed for data handling and for controlling complex process system.

The PDP-8/S has the same size memory, the same input/output capabilities, the same extensive set of standard options as the PDP-8. Both use the same software. The difference between the two machines is in speed and physical size. The PDP-8/S adds in 36 microseconds compared with an add time of 3.0 microseconds for the PDP-8. The basic 12-bit-word PDP-8/S features an 8-microsecond, 4096-word, expandable core memory; a comprehensive software package, including FORTRAN; and an ASR-33 Teletype. Although the PDP-8/S combines a fully parallel core memory and input/output facility with a serial arithmetic unit, the machine appears to be fully parallel to the user. Flexible, high capacity, input/output capabilities of the computer operate a variety of peripheral equipment. In addition to the standard teletype and perforated tape equipment, the system can operate in conjunction with most of the optional devices offered in the PDP-8 family line. Equipment of special design is easily adapted for connection into the PDP-8/S system. The computer need not be modified to add peripheral devices.

### **SPECIFICATIONS:**


**Word length:** 12 bits

**Memory:** 4096 to 32,768: cycle time 8.0 microseconds

**Add Time:** 36 microseconds

**In-Out Transfer Rate:** 1,500,000 bits per second

**Standard I/O Devices:** Printer-keyboard with paper tape punch and reader.



## LINC-8

The LINC-8 is a computer-based system designed to control experiments and collect and analyze data in the laboratory. The system combines the features of the PDP-8 and the LINC computers, and allows the researcher to choose between the two programming systems available. The researcher simply uses one of the two consoles in the system. Typical biomedical applications for the new system are: arterial shock wave measurements in-phase triggering of stimuli from EEG alpha waves, processing of single-unit data from the nervous system. EKG processing, and operative conditioning applications.

Other applications for the LINC-8 include research in physics, chemistry, meteorology, oceanography, psychology, radiation, seismology, and acoustics.

The original LINC hardware and software were developed for on-line, real-time laboratory research under grants from the National Institutes of Health and the National Aeronautics and Space Administration. Development began at Massachusetts Institute of Technology and continued at Washington University in St. Louis.

The LINC-8 system includes: a built-in multiplexed analog to digital input facility, a relay register, dual digital LINCtape transports, an alphanumeric oscilloscope display and an ASR-33 teletypewriter. The LINC-8 takes advantage of the PDP-8's input/output bus for additional convenience in interfacing other laboratory instrumentation to the LINC-8 system.

With the LINC-8, the researcher has the option of using the LINC software which has been designed to allow the researcher to write his own programs after minimum instruction or he may use the more advanced PDP-8 programming system which includes FORTRAN. The LINC-8 system "talks" with researchers by displaying instructions and results on the oscilloscope display. Displays combine English language with data displays. To familiarize customers with the new system, Digital offers four courses in programming and maintenance of the LINC-8. These are included in the basic system purchase price.






## **DISPLAY-8**

The DISPLAY-8 (Type 338 Programmed Buffered Display) is an integrated cathode-ray-tube system containing its own general-purpose computer. It is capable of precisely displaying points, lines, and characters, and of performing extensive computation using the computer order code and a complete software package.

The computer is a PDP-8. It is fast enough to perform 2,000,000 additions per second while displaying 300,000 points, 600 inches of vector, or 700 characters flicker free at the same time. The highly flexible character generator produces alphabetical characters or special symbols, similar to those used on electronic circuit schematic, with equal ease.

The 338 can be used as a self-contained display system or as a buffered display station in a large computer system. The 338 can control interfaces to external data sources, such as the central computer in a large system, and can handle real time requests, such as data phone interrupts. The 338 can be programmed to view selected small areas of a large stored drawing: 10 by 10 inch window can be moved randomly about a 6 by 6 foot drawing for detailed examination and modification.

The system contains the following features for general purpose computations: An extensive software package that includes FORTRAN, symbolic assembler, debugging programs, floating point arithmetic, and display maintenance programs; 4096 words of core memory; program interrupt; and keyboard-printer and 10-hertz paper-reader punch. The 338 may be expanded using any standard PDP-8 plug-in units.



## PDP-9

The PDP-9 is a stored-program, general-purpose digital computer, designed to handle a variety of on-line and real-time scientific applications calling for more computation power than offered by the PDP-8. The basic PDP-9 features a 2-microsecond add time; 8,192 words of 18 bit (plus optional parity bit) core memory; a real-time clock; a 300-character-per-second paper tape reader; a 50-character-per-second tape punch; and input-output teleprinter (Teletype Model KSR-33). Input/Output can be via programmed transfers, data channel transfers, or direct memory access. The maximum I/O transfer rate is 18,000,000 bits-per-second.

Single address instructions are used, with auto-indexing and one level of indirect addressing permitted. A single memory reference instruction can directly address any location in a block of 8,192 words of memory. PDP-9 has a Direct Memory Access channel plus four built-in Data Channels.

The memory can be expanded in 8,192-word increments to a total of 32,768 words. Mass storage devices, such as DECTape, IBM compatible magnetic tape, disks and drums are available as options for the PDP-9, as are a wide variety of other input-output devices and central-processor additions.

A comprehensive software package including FORTRAN IV, a MACRO Symbolic Assembler, a monitor system, and diagnostic routines is provided with the basic machine. With the modular software package, PDP-9 users can program in a device-independent environment to take full advantage of configurations with mass storage devices and central processor options.

Applications for the PDP-9 include its use in biomedicine, process control, chemical instrumentation, display processing, hybrid systems and data communications. A special configuration, the PDP-9 MULTIANALYZER, has been designed for physics applications.

### **SPECIFICATIONS:**

**Word length:** 18 bits

**Memory:** 8,192 to 32,768 words in 8,192 word increments


**Cycle time:** 1.0 microseconds

**Add Time:** 2 microseconds

**In-Out Transfer Rate:** Up to 18,000,000 Bits per second

**Standard I/O Devices:** A 300 character-per-second paper tape reader, a 50 character-per-second paper tape punch and a 10 character-per-second KSR-33 teletype.

**Options:** DEC Tape, IBM Compatible magnetic tape, drums, CTRS, A/D converters, line printers, card readers, plotters, etc.



## **PDP-10**


PDP-10 is an expandable, 36-bit computer system available in five configurations (PDP-10/10, 10/20, 10/30, 10/40, and 10/50) and offering optimum power and versatility in the medium price range.

The PDP-10 includes an extremely powerful processor with 15 index registers, 16 accumulators, and 8,192 words of 36-bit core memory, a 300-character-per-second paper tape reader, a 50-character-per-second paper tape punch, a console teleprinter, and a two-level priority interrupt subsystem. PDP-10/20 adds two DEC tapes. PDP-10/30 includes 16,384 words of memory and additional I/O devices. PDP-10/40 adds an extended order code and a memory protection and relocation feature. And PDP-10/50 permits swapping between 32,768 words or more of memory and fast access desk file via the multiplexer/selector channel, and includes multiprogramming time-sharing software.

The PDP-10 is designed for on-line and real-time applications such as physics and biomedical research, process control, as a departmental computation facility, in simulation and aerospace, chemical instrumentation, display processing and as a science teaching aid.

The software package includes real-time FORTRAN IV, a control monitor, a macro assembler, a context editor, a symbolic debugging program, an I/O controller, a peripheral interchange program, a desk calculator and library programs. All software systems assure upward compatibility from the standard 8,192 words of memory through the multiprogramming and swapping systems at both the symbolic and relocatable binary level.

PDP-10 features a 1-microsecond cycle time, a 2.1-microsecond add time, I/O transfer rates up to 7,200,000 bits per second and a modular, proven software package that expands to make full use of all hardware configurations. Memory can be expanded in 8,192 word increments to the maximum directly addressable 262,144 words.




## **DIGITAL TEST SYSTEMS**

DEC designs and manufactures a variety of devices for testing computer components and similar products. The Company uses these products in its own operations and also markets them to a regularly growing list of customers.

DEC memory test products are used by nearly every major manufacturer of core memories (memories such as the ones DEC uses in its computers). This equipment is used to check each stage of the computer memory assembly from the single core to the completed unit.

DEC has recently announced a memory test system, the PMA-8 (Programmable Memory Analyzer-8), which incorporates the PDP-8 as its control element. The speed and versatility of the PMA-8 is a major contribution to the memory testing field.

Automatic Module Testers are another Digital Test System product. Equipment such as the tester shown in the photo, is used by DEC and other companies who manufacture large quantities of their own modules to perform functional tests on completed modules. The tester controlled by a PDP computer, can perform from 10 to 100 different static and dynamic tests on a module in one second.






## **GENERAL-PURPOSE ANALOG-DIGITAL CONVERTERS/MULTIPLEXERS**

Digital is now offering a combined analog-digital converter/multiplexer system with computer interface for the PDP-8, PDP-8/S, and PDP-9. The converter and multiplexer are also available as separate units or combined without interfacing. Optional equipment includes input amplifiers, to obtain high impedance as "standardize" the input signal, and sample and hold circuitry.

The converter offers seven front-panel selections of speed and word length. Maximum speed: 6 bits, 1.6%, 9 microseconds. Maximum accuracy: 12 bits, 0.025%, 35 microseconds. The multiplexer includes from one to 16 multiplexer switch modules, depending upon the number of channels required by the user. The user may select any multiple of four channels to a maximum of 64. The time required to switch from one channel to another is 10 microseconds to within 1 millivolt of the final voltage.

The multiplexer in combination with the converter is conveniently packaged in a single chassis 19 inches wide by  $8\frac{11}{16}$  inches high by  $19\frac{1}{2}$  inches deep.



## **INPUT-OUTPUT OPTIONS**

### **MAGNETIC TAPE EQUIPMENT**

DECTape, a unique fixed address magnetic tape system, allows on-line program debugging or high speed loading and readout. Density is  $375 \pm 60$  bpi; tape speed is 80 ips with a 15 kc character rate. Reads and writes in both directions: redundant tracks allow less than one transient error in  $10^{10}$  characters. Total storage, the equivalent of 4000 feet of perforated tape, is three million bits per reel.

Other magnetic tape systems include automatic and programmed controls and high or low density transports. Formats are IBM compatible at recording densities of 200, 556, and 800 bpi. Transfer rates range from 15 to 90 thousand characters per second. Transports include an electro-pneumatic design of high performance and low tape stress and wear.

### **MAGNETIC DRUM SYSTEMS**

Drums provide auxiliary mass storage with direct access to memory. Sizes range from a 32,768 word drum to 262,144 words.

### **DISPLAY AND PLOTTING EQUIPMENT**

Precision and incremental cathode ray tube displays convert digital data into graphic and tabular form. Light Pen detects plotted points to initiate computer action; Symbol Generator plots alphanumeric or special symbols in four sizes on scope face. Incremental Plotters give hard-copy graphs and histograms.

### **PRINTERS**



Automatic line printers produce hard-copy output data from 300 to 1000 lines per minute with 120 or 132 column lines and any of 64 characters per column. Teleprinters permit on line inputs and outputs from the computer console or remote stations at 10 characters per second. Character sets are ACSII.

### **ANALOG-DIGITAL CONVERTERS**

General purpose analog to digital converters offer seven front-panel selections of speed and word length. Maximum speed: 6 bits 1.6%. 9 microseconds. Maximum accuracy: 12 bits 0.025% 35 microseconds. Digital-to-analog equipment has maximum conversion time to an accuracy of one least significant bit of 2  $\mu$ sec. Speeds may be limited by the repetition rate of the associated equipment.

### **PERFORATED TAPE AND CARD EQUIPMENT**


Paper tape punches operate at 10 to 63 characters per second; readers at 10,300, and 400. Card punch controls permit operation at 100 or 300 cards per minute; card readers at 100, 200, or 800.



## **MODULE LINE**

Digital is one of the world's largest suppliers of digital circuit modules. These modules have been used in computers, interfaces, and special-purpose systems since 1958. The series includes basic logic modules and interface modules. (DC to 10 Mhz). Digital also manufactures analog interface modules, a comprehensive line of high-speed TTL system modules (DC to 10 MHZ), and a line of low-speed modules with high noise immunity for use in industrial environment.

Digital's new OCTAID and PANELAID kits are designed to provide the logic user with an easy-to-assemble, time-saving group of components to achieve common logic functions, such as up-down counting, decoding digital-to-analog and analog-to-digital conversion, and computer interfaces. Standard FLIP-CHIP modules and connectors are used in conjunction with special purpose printed circuit interconnectors.



## NOTES

## FOR MORE PRODUCT INFORMATION INFORMATION REQUEST

Please add my name to your mailing list to receive future technical bulletins and application notes as they are issued.

Please forward any available information of the following application(s):

---

---

---

Please have a Digital engineer contact me for an appointment.

I would like to discuss the following application(s):

---

---

---

Please send technical literature on the following Digital products:

PDP-9    PDP-8    PDP-8/S    LINC-8

CRT Displays    Modules

Other \_\_\_\_\_

Name \_\_\_\_\_ Position \_\_\_\_\_

Company \_\_\_\_\_

Dept. or Div. \_\_\_\_\_

Business \_\_\_\_\_

Street \_\_\_\_\_

City \_\_\_\_\_ State \_\_\_\_\_

ZIP Code No. \_\_\_\_\_ Telephone \_\_\_\_\_

CUT ALONG DOTTED LINE



----- FOLD HERE -----

FIRST CLASS  
- PERMIT NO. 33  
MAYNARD, MASS.

**BUSINESS REPLY MAIL**

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

Postage will be paid by:

**digital** EQUIPMENT  
CORPORATION

TECHNICAL PUBLICATIONS DEPT.  
146 MAIN STREET  
MAYNARD, MASS. 01754

DEC also has available a 400 page Digital Logic Handbook, a comprehensive reference manual for both the logic designer and the student. Over half the book is devoted to applications information and technical data. Special interest sections cover subjects such as analog-digital and digital-analog conversion techniques and logic training-breadboarding equipment. There are also detailed design specifications for more than 150 FLIP-CHIP Modules and accessories—the industry's most complete line of logic circuits.

Perhaps you have a friend who would like to receive a free copy of the Digital Logic Handbook or the Digital Small Computer Handbook. If so, please fill out the card below.

-----FOLD HERE-----

**DIGITAL EQUIPMENT CORPORATION**

Technical Publications Dept.

146 Main Street

Maynard, Mass. 01754

**GENTLEMEN:**

Please send a free copy of The Digital Small Computer Handbook to:

Please send a free copy of The Digital Logic Handbook to:

Name \_\_\_\_\_

Position \_\_\_\_\_

Company \_\_\_\_\_

Business \_\_\_\_\_

Street \_\_\_\_\_

Telephone \_\_\_\_\_

City \_\_\_\_\_

State \_\_\_\_\_ Zip Code No. \_\_\_\_\_

----- FOLD HERE -----

FIRST CLASS  
PERMIT NO. 33  
MAYNARD, MASS.


**BUSINESS REPLY MAIL**

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

Postage will be paid by:

**digital** EQUIPMENT  
CORPORATION

TECHNICAL PUBLICATIONS DEPT.  
146 MAIN STREET  
MAYNARD, MASS. 01754



This new edition of DIGITAL'S Small Computer Handbook contains an expanded basic computer primer with four step-by-step examples of the use of small computers in scientific research and in process control. The book also contains three detailed User Handbooks, one for each of the Family-of-Eight general purpose computers — PDP-8, LINC-8, and the new PDP-8/S.