

TEXT LISTING

068-000355-04

PROGRAM

WRITABLE CONTROL STORE
DIAGNOSTIC, PART E

TEXT TAPE

097-000355-04

ABSTRACT

THIS PROGRAM IS ONE OF SEVERAL DESIGNED TO VERIFY THE OPERATION
OF THE WRITABLE CONTROL STORE OPTION (WCS).

0001 WCSE MACRO REV 06.20 14:47:02 08/30/77 10002 WCSE
01 ;
02 ; .TITLE WCSE
03 ;
04 ; ECLIPSE WRITABLE CONTROL STORE TEST
05 ; PART 5
06 ;

07 ; NAME: WCSE.TX PART NUMBER: 097-000355
08 ;

09 ; DESCRIPTION: WRITABLE CONTROL STORE DIAGNOSTIC, PART E
10 ;

11 ; REVISION HISTORY:

REV.	DATE
00	02/20/76
01	04/02/76
02	08/06/76
03	12/31/76
04	09/02/77

16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ; COPYRIGHT © DATA GENERAL CORPORATION, 1976, 1977
26 ; ALL RIGHTS RESERVED.
27 ;
28 ; *****

10003 WCSE

01
02
03
04
05 THIS DIAGNOSTIC IS DESIGNED TO RUN IN AN
06 AUTO-LOAD AUTO-RUN ENVIRONMENT.
07
08
09
10
11
12
13 THIS PROGRAM IS ONE OF SEVERAL DESIGNED TO
14 VERIFY THE OPERATION OF THE WRITABLE CONTROL
15 STORE OPTION (WCS).
16
17
18 SPECIFICALLY THIS PROGRAM TESTS THE ADDRESSING
19 LOGIC FOR THE MAIN WCS RAMS.
20
21
22 THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P.
23 AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED.
24
25
26
27 THE LAST STEP IN THE TEST PROCEDURE SHOULD BE THE
28 EXECUTION OF ALL THE WCS TEST PROGRAMS WITH THE
29 CAT/KITTEN RUNNING IN THE BACKGROUND.
30
31
32
33
34

10004 WCSE

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

2.0 MACHINE REQUIREMENTS

2.1 ECLIPSE PROCESSOR (WILL NOT RUN ON S130)
2.2 8K OF READ/WRITE MEMORY
2.3 TTY OR CRT
2.4 WCS OPTION IN PAGE 2
2.5 I=O TESTER (OPTIONAL)
2.6 FLOATING POINT UNIT (OPTIONAL)

PLEASE NOTE THAT FOR A COMPLETE TEST, SUCH AS IN FACTORY TEST, THE I=O TESTER AND THE FLOATING POINT UNIT MUST BE IN THE SYSTEM.

3.0 OPERATING PROCEDURE

3.1 LOAD PROGRAM VIA THE BINARY LOADER.
3.2 SET START ADDRESS
SET SWITCHES TO 200 OCTAL.
PRESS START.
THE PROGRAM STARTS OUT BY PRINTING THE PROGRAM NAME AND REVISION NUMBER ALONG WITH THE EXISTENCE OF THE I/O TESTER AND/OR THE FLOATING POINT UNIT.
3.3 SWITCH SETTINGS
SWITCH 0 (0) = USE CONTENTS OF SWREG"
SWITCH 0 (1) = USE DATA SWITCHES
SWITCH 1 (1) = PROCEED FROM ERROR
SWITCH 2 (1) = INHIBIT PRINTOUT TO TTY
SWITCH 3 (1) = PRINT FAILURE RATE, ALSO THE # OF ITERATIONS FOR CURRENT TEST.
SWITCH 4 (1) = DO NOT PRINT PASS MESSAGE AT END OF TEST.
SWITCH 5 (1) = ENABLE PRINTOUT TO LPT

PLEASE NOTE THAT THE OPTION TO USE THE DATA SWITCHES OR THE CONTENTS OF "SWREG" MAY ONLY BE EXERCISED AT THE BEGINNING OF THE PROGRAM OR FOLLOWING AN ERROR HALT.

3.4 NORMAL OPERATION
PROGRAM WILL EXECUTE ALL TESTS IN SEQUENCE AND AUTOMATICALLY LOOP. IF SWITCH 4 IS RESET, A MESSAGE "PASS XXXX" WILL BE PRINTED AT THE END OF EACH PASS. XXXX IS THE PASS COUNT IN DECIMAL. IF SWITCH 4 IS SET, THE PASS COUNT WILL BE ACCUMULATED, BUT NOT PRINTED.

10005	WCSE	01		
		02		
		03		
		04		
		05		
		06		
		07		
		08		
		09		
		10		
		11		
		12		
		13		
		14		
		15		
		16		
		17		
		18		
		19		
		20		
		21		
		22		
		23		
		24		
		25		
		26		
		27		
		28		
		29		
		30		
		31		
		32		
		33		
		34		
		35		
		36		
		37		
		38		
		39		
		40		
		41		
		42		
		43		
		44		
		45		
		46		
		47		
		48		
		49		
		50		
		51		
		52		
		53		
		54		
		55		
		56		
		57		
		58		

10006	WCSE	01		
		02		
		03		
		04		
		05		
		06		
		07		
		08		
		09		
		10		
		11		
		12		
		13		
		14		
		15		
		16		
		17		
		18		
		19		
		20		
		21		
		22		
		23		
		24		
		25		
		26		
		27		
		28		
		29		
		30		
		31		
		32		
		33		
		34		
		35		
		36		
		37		
		38		
		39		
		40		
		41		
		42		
		43		
		44		
		45		
		46		
		47		
		48		
		49		
		50		
		51		
		52		
		53		
		54		
		55		
		56		
		57		
		58		
		59		
		60		

4.0 ERROR DESCRIPTION

4.1 NORMAL

UPON THE DETECTION OF AN ERROR, THE CARRY, PC AND THE AC'S WILL BE PRINTED AND THEN THE PROGRAM WILL LOOP ON THE FAILING TEST. THE ADDRESS OF THE TEST FAILING IS CONTAINED IN LOCATION 201. CONSULT THE LISTING FOR A DETAILED TEST DESCRIPTION. AND SET THE DATA SWITCHES AS DESIRED.

4.2 ABNORMAL

THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS FOLLOWS:

UNEXPECTED INTERRUPT

STACK OVERFLOW OR UNDERFLOW

THE CAUSE OF ANY OF THESE FAILURES SHOULD BE CORRECTED BEFORE RESUMING TESTING.

5.0 PROGRAM DESCRIPTION

5.1 COMMON SUBROUTINE CALLS

THE DIAGNOSTIC IS COMPRISED OF A SERIES OF SHORT TESTS. BASICALLY, EACH TEST CONSISTS OF A SETUP PROCEDURE, ONE OR MORE EVALUATING CASES WITH ERROR CALLS, AND A LOOP CAPABILITY. EACH PARTICULAR TEST CASE IS DESCRIBED IN THE LISTING. THE COMMON ROUTINES FOR SETUP (SETUP), ERROR CALLS (EHALT), AND LOOP (LOOP) ARE DESCRIBED HERE ALONG WITH OTHER COMMONLY USED ROUTINES.

SETUP

EACH TEST BEGINS WITH A CALL TO SETUP. THIS ROUTINE SETS THE LOOP ADDRESS, RESETS CERTAIN ERROR SWITCHES AND ITERATION COUNTS, AND INITIALIZES THE USER STACK. IT ALSO LOADS ALL OF WCS RAM WITH A ONE WORD MICRO ROUTINE WHICH SIMPLY RETURNS TO XOP1+1.

EHALT

THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. INITIALLY IT WILL CAUSE A PROGRAM HALT. IT WILL THEN PERFORM SPECIFIC FUNCTIONS AS SELECTED VIA THE SWITCH REGISTER.

LOOP

THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 10 TIMES IF NO ERROR HAS BEEN DETECTED. IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK IS ALSO INITIALIZED.

ARL LOAD EVERY LOCATION IN THE WCS RAM WITH THE MICRO-WORD THAT FOLLOWS THE CALL.

SRL LOAD ONE LOCATION IN THE WCS RAM WITH THE MICRO-WORD WHICH FOLLOWS THE CALL. THE LAST ENTRY IN THE MICRO-ORDER STRING DENOTES THE ADDRESS INTO WHICH THE MICRO-WORD WILL BE LOADED.

SRL AR PC ACS A1 F0 L N S N N N JUMP 0 10 0 377

E.G. THE SPECIFIED MICRO-WORD FOLLOWING THE SKL CALL WOULD BE LOADED INTO LOCATION 377 OCTAL IN THE WCS RAM.

DC1A0 LOAD ALL DECODE 1 ADDRESSES=000.

DC1A1 LOAD ALL DECODE 1 ADDRESSES=377.

DC2A0 LOAD ALL DECODE 2 ADDRESSES=000.

DC2A1 LOAD ALL DECODE 2 ADDRESSES=377.

LSOCl LOAD A SINGLE DECI RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DECI RAM LOCATION (0-17) WORD2=WHAT ADDRESS (0-377)

LSOCl LOAD A SINGLE DECI RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DECI RAM LOCATION (0-17). WORD2=WHAT ADDRESS (0-377)

LDBZ ALL OF WCS IS LOADED, EXCEPT FOR CURRENT TEST LOCATIONS, WITH ALL ZEROS OR ALL ONES ACCORDING TO THE VALUE OF BIT 15 OF THE INTERNAL PASS COUNT WHICH IS SAVED IN LOCATION TAGGED "IPC". BIT 15=0, LOAD WITH ALL ZEROS. BIT 15=1, LOAD WITH ALL ONES.

5.2 TEST DESCRIPTION

EACH TEST STARTS VIA A CALL SETUP TO INITIALIZE THE STATE OF THE C.P., AND TO LOAD ALL OF THE WCS RAM WITH A COMMON MICRO-WORD WHICH IF EXECUTED WOULD SIMPLY RETURN TO THE MAIN PROGRAM AT THE LOCATION SPECIFIED BY THE PC. THE AC'S ARE SET UP TO THEIR TEST VALUES, THE DECI AND DECI ADDRESSES ARE LOADED AS REQUIRED, AND A "TEST" MICRO-ROUTINE IS LOADED INTO THE WCS RAM. IN MOST CASES

0007 WCSE

01 THIS "TEST" MICRO-ROUTINE STARTS AT LOCATION 0. AN XOP1
 02 IS THEN EXECUTED TO ENTER WCS. THE "TEST" MICRO-ROUTINE
 03 IS EXECUTED AND WCS IS EXITED. THE PROGRAM THEN CHECKS
 04 FOR EXPECTED RESULTS.
 05
 06 5.3 ERROR ANALYSIS
 07
 08 WCS ENTRY ERROR
 09
 10 IF A DEC1 ADDRESSING ERROR OCCURS WHILE ATTEMPTING TO
 11 ENTER WCS VIA AN XOP1 INSTRUCTION, THE PROGRAM WILL
 12 PROBABLY EXECUTE ONE MICRO-INSTRUCTION IN WCS RAM
 13 AND RETURN TO THE LOCATION OF THE XOP1+1. THE PROGRAM
 14 MUST BE MICRO-INSTRUCTED STARTING AT THE XOP1
 15 INSTRUCTION TO TRACE THE FAILING FLOW.
 16
 17 WCS EXIT ERROR
 18
 19 IF AN ERROR OCCURS IN AN ATTEMPT TO EXIT WCS, THE TEST
 20 WOULD RETURN TO THE LOCATION SPECIFIED BY THE PC.
 21
 22 EXPECTED RESULTS INCORRECT
 23
 24
 25
 26
 27 IF THE "TEST" MICRO-ROUTINE CAN BE EXECUTED IN WCS
 28 AND A SUCCESSFUL EXIT IS MADE BACK TO THE TEST PROGRAM,
 29 BUT THE RESULTS ARE INCORRECT, THE "TEST" MICRO-ROUTINE
 30 MUST BE CAREFULLY EXAMINED TO DETERMINE
 31 ITS PROPER EXECUTION.
 32
 33 THE FAILING SEQUENCE MAY BE SINGLE INSTRUCTED STARTING
 34 AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE
 35 THE AC'S ETC. ARE INITIALIZED UP TO BUT NOT INCLUDING
 36 THE XOP1 INSTRUCTION. AT THE XOP1 INSTRUCTION, ONE MAY
 37 MICRO INSTRUCT THROUGH THE XOP1 AND INTO WCS. NOTE THAT
 38 THE PAGE BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10
 39 WHEN ENTRY TO PAGE 2 WCS IS MADE. THE TEST MICRO-ROUTINE
 40 MAY THEN BE MICRO-INSTRUCTED.
 41
 42 5.4 MONITOR LOCATIONS
 43
 44 THE FOLLOWING LOCATIONS IN PAGE 0
 45 MAY BE MONITORED/EXAMINED TO PROVIDE
 46 ADDITIONAL INFORMATION.
 47
 48
 49
 50 LOC 200 USED BY DTOS
 51 LOC 201 ADDRESS OF SETUP +1 OF
 52 LAST TEST ENTERED
 53 ISTART LOC 202 PROGRAM STARTING ADDRESS
 54 PCNTR LOC 203 PROGRAM PASS COUNT
 55 ITRCT LOC 204 ITERATION COUNT
 56 IOTS LOC 205 I/O TESTER SWITCH, 0=NO
 57 FRUS LOC 206 FPU SWITCH, 0=NO
 58
 59
 60

0008 WCSE

01
 02 000001
 03
 04
 05 16.0
 06
 07
 08
 09
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60

.DUSR WCS=1
 PROGRAMMING DESCRIPTION FOR WCS FEATURE

6.1 XOP1 INSTRUCTION
 XOP1 ACS,ACD,ENTRY NUMBER

WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IR BY A LDIR OR WLDIR MICRO-ORDER, THE SUBSEQUENT PHANTOM MICROINSTRUCTION HAS A DEC1 MICRO-ORDER IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ FROM PAGE 2 (THE CONTROL STORE RAM). SINCE DEC1 MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION, EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A DIFFERENT MICROROUTINE IN THE CONTROL STORE RAM.

INFORMATION IS LOADED INTO WCS BY THREE I/O INSTRUCTIONS. THESE I/O INSTRUCTIONS MUST BE EXECUTED IN PAIRS. THE FIRST SPECIFIES WHERE INFORMATION IS TO BE STORED IN WCS. THE SECOND SENDS THE INFORMATION (A DECODE ADDRESS OR A PART OF A MICRO-INSTRUCTION) TO WCS.

6.2 SPECIFY ADDRESS
 DOA AC,WCS

THE CONTENTS OF THE SPECIFIED AC ARE TRANSFERRED TO THE WCS ADDRESS REGISTER. THE FORMAT OF THE INFORMATION IN THE SPECIFIED AC IS DEPENDENT UPON WHETHER THE USER IS TRANSFERRING DECODE ADDRESSES OR MICROINSTRUCTIONS INTO WCS. IF THIS SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD MICROCODE INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

BITS CONTENTS
 0-5 UNUSED
 6-13 EIGHT-BIT ADDRESS SPECIFYING A LOCATION IN PAGE 2 OF THE CONTROL STORE TO BE LOADED BY THE FOLLOWING LOAD MICROCODE INSTRUCTION.
 14-15 TWO-BIT SUBWORD SELECTOR, SPECIFYING WHICH OF THE 56 BITS IN THE SPECIFIED LOCATION WILL BE LOADED BY THE FOLLOWING LOAD MICRO-CODE INSTRUCTION. SUBWORDS IN A MICROINSTRUCTION ARE NUMBERED AS FOLLOWS: SUBWORD 0 IS BITS 0-15; SUBWORD 1 IS BITS 16-31;

10015 MCSE

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?
59 ?
60 ?

```

0016 MCSE

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?
59 ?

```

1=0 TESTER DESCRIPTION.

9.1 TEST BOARD COMMANDS

```

10RST - CLEAR THE TESTER
MIC0 0 - CLEAR THE TESTER (NEW MODE)
INTA - READ THE DATA BUFFER (NOT NEW MODE)
DIC - READ THE PULSE DETECTORS
DIB - READ THE DATA BUFFER
DIA - READ THE DCH ADDRESS BUFFER (NEW MODE)
D0A - LOAD THE DATA BUFFER
D0B - LOAD THE FUNCTION BUFFER
D0C - LOAD THE DATA AND DCH ADDRESS BUFFERS

```

9.2 FUNCTION REGISTER BIT ASSIGNMENTS

```

BIT 0 SET DCH SYNC
BIT 1 SET DCH MODE0
BIT 2 SET DCH MODE1
BIT 3 SET PI SYNC
BIT 4 BUSY (IF NOT NEW MODE)
BIT 5 DONE (IF NOT NEW MODE)
BIT 6 NEW MODE
BITS 7-9 THE # OF RGENB PULSES BETWEEN
SUCCESSIVE DCH CYCLES.
BITS 10-15 # OF DCH CYCLES

```

9.3 PULSE DETECTOR BIT ASSIGNMENTS

```

BIT 0 IOPLS
BIT 1 INTA (INTA + DCHP)
BIT 2 MSKO
BIT 3 DCHI
BIT 4 OVFL0-NOT USED ON ECLIPSE
BIT 5 DCHU
BIT 6 DCHA
BIT 7 RGENB
BIT 8 ODA
BIT 9 ODB
BIT 10 ODC
BIT 11 DIA
BIT 12 DIB
BIT 13 DIC (NOT SET IF DEV. CODE=0)
BIT 14 STRT
BIT 15 CLR

```

PLEASE NOTE THAT DCH PRIORITY MUST BE WIRED TO THE SLOT IN WHICH THE I=0 TESTER IS RESIDENT. FAILURE TO DO THIS WILL CAUSE ERRORS WITH ANY TESTS WHICH ARE TESTING THE INTA PULSE DETECTOR AND/OR DATA CHANNEL.

SOFTWARE DEBUGGING AIDS

DUE TO THE DIFFICULTY IN DYNAMICALLY CHECKING THE OUTPUTS OF THE RAMS, A SERIES OF SHORT DEBUGGING ROUTINES HAVE BEEN INCLUDED AT THE END OF THE TEST PROGRAM STARTING AT THE LOCATION TAGGED "AIDS". THESE ROUTINES MAY BE USED ALONG WITH THE MICRO-INSTRUCT CAPABILITY TO STATICALLY CHECK THE OUTPUT OF ANY RAM.

RUNNING WITH CAT/KITTEN

THE PROGRAM MAY BE EXECUTED WITH THE CAT/KITTEN IN THE BACKGROUND VIA PRECEDING THE EDITOS COMMAND WITH THE LETTER "C", SUCH AS "CLOAD".

THE DEVICE CODE FOR MCS MAY BE ADDED TO THE EDITOS EQUIPMENT TABLE VIA AN "ADD -1" COMMAND.

IF THE CAT/KITTEN IS SELECTED, THE FIRST PASS WILL BE A NORMAL RUN, AND SUBSEQUENT PASSES WILL BE WITH THE CAT/KITTEN IN THE BACKGROUND.

IF AN ERROR OCCURS AFTER THE FIRST PASS, THE NORMAL ERROR INFORMATION WILL BE PRINTED, BUT NO HALT WILL OCCUR. THE PROGRAM WILL CONTINUE TESTING AS DIRECTED BY THE SETTING OF THE SWITCHES.

IF RESTART IS REQUIRED USE THE FOLLOWING SPECIAL RESTART LOCATIONS:

170 START WITHOUT CAT/KITTEN
171 START WITH CAT/KITTEN

IN ALL CASES, A CAT/KITTEN RUN SHOULD NOT BE ATTEMPTED UNTIL THE PROGRAM EXECUTES SUCCESSFULLY IN NORMAL MODE.

WHEN RUNNING WITH THE CAT/KITTEN, THE PROGRAM WILL PRINT IT'S NORMAL PASS MESSAGE AND THE CAT/KITTEN WILL PRINT THE LETTER "P" AS IT'S PASS MESSAGE.

PLEASE NOTE THAT CERTAIN TESTS CANNOT BE EXECUTED WITH THE CAT/KITTEN SO THAT THESE TESTS WOULD BE EXECUTED DURING THE FIRST PASS AND BYPASSED DURING THE SECOND AND SUBSEQUENT PASSES.

0018 WCSE
**00000 TOTAL ERRORS, 00000 PASS 1 ERRORS

```
10017 WCSE  
01 ;  
02 ; ***** MACRO DEFINITIONS *****  
03 ;  
04 000012 C=10.  
05 000013 D=11.  
06 000014 E=12.  
07 000015 F=13.  
08 000016 G=14.  
09 000017 H=15.  
10 000020 I=16.  
11 000021 J=17.  
12 000022 K=18.  
13  
14 ;MACRO MIUSTK  
15 IUSTK  
16 ;1  
17 ;  
18 ;  
19 ;  
20 ;  
21 ;  
22 ;  
23 ;MACRO CLRAB  
24 SUB 0,0  
25 SUB 1,1  
26 SUB 2,2  
27 SUB 3,3  
28 ;  
29 ;MACRO CLRAI  
30 ADC 0,0  
31 ADC 1,1  
32 ADC 2,2  
33 ADC 3,3  
34 ;  
35 ;  
36 ;  
37 ;  
38 ;  
39 ;MACRO ARL  
40 GRL  
41 (*I)B3+(*2)B7+(*3)B11+(*4)B15  
42 (*5)B3+(*6)B4+(*7)B6+(*8)B7+(*9)B9+(*C)B12+(*D)B15  
43 (*E)B5+(*F)B7+(*G)B15  
44 (*H)B7  
45 ;  
46 ;  
47 ;  
48 ;MACRO SRL  
49 G SRL  
50 (*I)B3+(*2)B7+(*3)B11+(*4)B15  
51 (*5)B3+(*6)B4+(*7)B6+(*8)B7+(*9)B9+(*C)B12+(*D)B15  
52 (*E)B5+(*F)B7+(*G)B15  
53 (*H)B7+(*I)B15  
54 ;  
55 ;  
56 ;  
57 ;EOT
```

0019 MCSE

ARL	000024	MC	17/40
C	000012		17/04
CLRA0	000010	MC	17/23
CLRA1	000016	MC	17/29
D	000013		17/05
E	000014		17/06
F	000015		17/07
G	000016		17/08
H	000017		17/09
I	000020		17/10
J	000021		17/11
K	000022		17/12
MIUST	000000	MC	17/14
SRL	000043	MC	17/49