

TEXT LISTING

068-000513-02

PROGRAM

S-130 WRITABLE CONTROL
STORE DIAGNOSTIC; PART 1

TEXT TAPE

097-000513-02

ABSTRACT

THIS PROGRAM IS 1 OF 5 DESIGNED TO TEST THE FUNCTIONAL OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS). THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P. AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED. THE LAST STEP IN THE TEST PROCEDURE SHOULD BE THE EXECUTION OF ALL THE WCS TEST PROGRAMS WITH THE CAT/KITTEN RUNNING IN THE BACKGROUND.

10002 MCS
01
03
04
05
06

.TITLE MCS
ECLIPSE WRITABLE CONTROL STORE TEST
PART 1

09:57:31 03/30/79

AOS ASSEMBLER REV 02.02

0001 WCS

NAME: EMLWCSA.TX PART NUMBER: 097-000513

DESCRIPTION: S-130 WRITABLE CONTROL STORE DIAGNOSTIC; PART 1
TEXT FILE

REVISION HISTORY:

REV.	DATE
00	05/20/77
01	11/11/77
02	04/02/79

COPYRIGHT © DATA GENERAL CORPORATION, 1977, 1979
ALL RIGHTS RESERVED.

0001 WCS

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

10005 WCS

01 ?
 02 ?
 03 ?
 04 ?
 05 ?
 06 ?
 07 ?
 08 ?
 09 ?
 10 ?
 11 ?
 12 ?
 13 ?
 14 ?
 15 ?
 16 ?
 17 ?
 18 ?
 19 ?
 20 ?
 21 ?
 22 ?
 23 ?
 24 ?
 25 ?
 26 ?
 27 ?
 28 ?
 29 ?
 30 ?
 31 ?
 32 ?
 33 ?
 34 ?
 35 ?
 36 ?
 37 ?
 38 ?
 39 ?
 40 ?
 41 ?
 42 ?
 43 ?
 44 ?
 45 ?
 46 ?
 47 ?
 48 ?
 49 ?
 50 ?
 51 ?
 52 ?
 53 ?
 54 ?
 55 ?
 56 ?
 57 ?

4.0 ERROR DESCRIPTION

4.1 NORMAL

UPON THE DETECTION OF AN ERROR, THE CARRY, PC AND THE AC'S WILL BE PRINTED AND THEN THE PROGRAM WILL LOOP ON THE FAILING TEST. THE ADDRESS OF THE TEST FAILING IS CONTAINED IN LOCATION 201. CONSULT THE LISTING FOR A DETAILED TEST DESCRIPTION.

4.2 ABNORMAL

THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS FOLLOWS:
 UNEXPECTED INTERRUPT
 STACK OVERFLOW OR UNDERFLOW
 THE CAUSE OF ANY OF THESE FAILURES SHOULD BE CORRECTED BEFORE RESUMING TESTING.

5.0 PROGRAM DESCRIPTION

5.1 COMMON SUBROUTINE CALLS

THE DIAGNOSTIC IS COMPRISED OF A SERIES OF SHORT TESTS. BASICALLY, EACH TEST CONSISTS OF A SETUP PROCEDURE, ONE OR MORE EVALUATING CASES WITH ERROR CALLS, AND A LOOP CAPABILITY. EACH PARTICULAR TEST CASE IS DESCRIBED IN THE LISTING. THE COMMON ROUTINES FOR SETUP (SETUP), ERROR CALLS (EHALT), AND LOOP (LOOP) ARE DESCRIBED HERE ALONG WITH OTHER COMMONLY USED ROUTINES.

SETUP

EACH TEST BEGINS WITH A CALL TO SETUP. THIS ROUTINE SETS THE LOOP ADDRESS, RESETS CERTAIN ERROR SWITCHES AND ITERATION COUNTS, AND INITIALIZES THE USER STACK. IT ALSO LOADS ALL OF WCS RAM WITH A ONE WORD MICRO ROUTINE WHICH SIMPLY RETURNS TO XOP1+1.

EHALT

THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. INITIALLY IT WILL CAUSE A PROGRAM HALT. IT WILL THEN PERFORM SPECIFIC FUNCTIONS AS SELECTED VIA THE SWITCH REGISTER.

LOOP

THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 5 TIMES IF NO ERROR HAS BEEN DETECTED. IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK IS ALSO INITIALIZED.

10006 WCS

01 ?
 02 ?
 03 ?
 04 ?
 05 ?
 06 ?
 07 ?
 08 ?
 09 ?
 10 ?
 11 ?
 12 ?
 13 ?
 14 ?
 15 ?
 16 ?
 17 ?
 18 ?
 19 ?
 20 ?
 21 ?
 22 ?
 23 ?
 24 ?
 25 ?
 26 ?
 27 ?
 28 ?
 29 ?
 30 ?
 31 ?
 32 ?
 33 ?
 34 ?
 35 ?
 36 ?
 37 ?
 38 ?
 39 ?
 40 ?
 41 ?
 42 ?
 43 ?
 44 ?
 45 ?
 46 ?
 47 ?
 48 ?
 49 ?
 50 ?
 51 ?
 52 ?
 53 ?
 54 ?
 55 ?
 56 ?
 57 ?
 58 ?
 59 ?
 60 ?

ARL LOAD EVERY LOCATION IN THE WCS RAM WITH THE MICRO-WORD THAT FOLLOWS THE CALL.

SRL

LOAD ONE LOCATION IN THE WCS RAM WITH THE MICRO-WORD WHICH FOLLOWS THE CALL. THE LAST ENTRY IN THE MICRO-ORDER STRING DENOTES THE ADDRESS INTO WHICH THE MICRO-WORD WILL BE LOADED.

E.G.

SRL AR PC ACS A1 F0 L N S N N JUMP 0 10 0 4377
 THE SPECIFIED MICRO-WORD FOLLOWING THE SRL CALL WOULD BE LOADED INTO LOCATION 4377 OCTAL IN THE WCS RAM.

5.2 TEST DESCRIPTION

EACH TEST STARTS VIA A CALL SETUP TO INITIALIZE THE STATE OF THE C.P. AND TO LOAD ALL OF THE WCS RAM WITH A COMMON MICRO-WORD WHICH IF EXECUTED WOULD SIMPLY RETURN TO THE MAIN PROGRAM AT THE LOCATION SPECIFIED BY THE PC. THE AC'S ARE SET UP TO THEIR TEST VALUES, THE DEC1 AND DEC2 ROMS ARE PRE-LOADED AS REQUIRED, AND A "TEST" MICRO-ROUTINE IS LOADED INTO THE WCS RAM. IN MOST CASES THIS "TEST" MICRO-ROUTINE STARTS AT LOCATION 0-AN XOP1 IS THEN EXECUTED TO ENTER WCS. THE "TEST" MICRO-ROUTINE IS EXECUTED AND WCS IS EXITED. THE PROGRAM THEN CHECKS FOR EXPECTED RESULTS.

5.3 ERROR ANALYSIS

WCS ENTRY ERROR

IF A DEC1 ADDRESSING ERROR OCCURS WHILE ATTEMPTING TO ENTER WCS VIA AN XOP1 INSTRUCTION, THE PROGRAM WILL PROBABLY EXECUTE ONE MICRO-INSTRUCTION IN WCS RAM AND RETURN TO THE LOCATION OF THE XOP1+1. THE PROGRAM MUST BE MICRO-INSTRUCTED STARTING AT THE XOP1 INSTRUCTION TO TRACE THE FAILING FLOW.

WCS EXIT ERROR

IF AN ERROR OCCURS IN AN ATTEMPT TO EXIT WCS, THE TEST WOULD RETURN TO THE LOCATION SPECIFIED BY THE PC.

EXPECTED RESULTS INCORRECT

IF THE "TEST" MICRO-ROUTINE CAN BE EXECUTED IN WCS AND A SUCCESSFUL EXIT IS MADE BACK TO THE TEST PROGRAM, BUT THE RESULTS ARE INCORRECT, THE "TEST" MICRO-ROUTINE

0007 WCS
 01 :
 02 :
 03 :
 04 :
 05 :
 06 :
 07 :

AC0=UNUSED
 AC1=# OF MICROINSTRUCTIONS
 AC2=SOURCE LOCATION IN MAIN MEMORY
 AC3=DESTINATION LOCATION IN WCS

0008 WCS
 01 :
 02 :
 03 :
 04 :
 05 :
 06 :
 07 :

MUST BE CAREFULLY EXAMINED TO DETERMINE
 ITS PROPER EXECUTION.

THE FAILING SEQUENCE MAY BE SINGLE INSTRUCTED STARTING
 AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE
 THE AC'S ETC. ARE INITIALIZED UP TO BUT NOT INCLUDING
 THE XOP1 INSTRUCTION. AT THE XOP1 INSTRUCTION, ONE MAY
 MICRO INSTRUCT THROUGH THE XOP1 AND INTO WCS. NOTE THAT
 THE SECTOR BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10
 WHEN ENTRY TO SECTOR 2 WCS IS MADE. THE MICRO-ROUTINE
 MAY THEN BE MICRO-INSTRUCTED.

5.4 MONITOR LOCATIONS

THE FOLLOWING LOCATIONS IN PAGE 0
 MAY BE MONITORED/EXAMINED TO PROVIDE
 ADDITIONAL INFORMATION.

LOC 200 USED BY DTOS
 LOC 201 ADDRESS OF SETUP +1 OF
 LOOPR LAST TEST ENTERED
 ISTART LOC 202 PROGRAM STARTING ADDRESS
 PCNTR LOC 203 PROGRAM PASS COUNT
 ITRCT LOC 204 ITERATION COUNT
 RTCS LOC 205 RTC SWITCH, 0=NO, RTC
 IOTS LOC 206 I/O TESTER SWITCH, 0=NO

PROGRAMMING DESCRIPTION FOR WCS FEATURE

6.1 XOP1 INSTRUCTION

XOP1 ACS,ACD,ENTRY NUMBER

WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IR BY
 A LOIR OR NDIR MICRO-ORDER, THE SUBSEQUENT
 PHANTOM MICROINSTRUCTION HAS A DECI MICRO-ORDER
 IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE
 FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ
 FROM SECTOR 2, PAGE 0 (THE CONTROL STORE RAM). SINCE DECI
 MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN
 POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION,
 EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A
 DIFFERENT MICROROUTINE IN THE CONTROL STORE RAM.

6.2 LCSF INSTRUCTION

THE LCSF INSTRUCTION MAY BE USED TO LOAD WCS.

0007 WCS
 01 :
 02 :
 03 :
 04 :
 05 :
 06 :
 07 :

0008 WCS
 01 :
 02 :
 03 :
 04 :
 05 :
 06 :
 07 :


```

0111 WCS
01 000013 .DUSR RC=13 ;RIGHT,CRY ENAB-SHIFT0
02 000014 .DUSR SW=14 ;SWAP BYTES
03
04
05
06 ;
07 LOAD FIELD OF ROM WORD
08 L=1 ;SHIFT<0-15> = AREG<0-15> (4)
09
10 ;
11 CARRY FIELD OF ROM WORD
12 N=0 ;NO EFFECT
13 000001 .DUSR SET=1 ;I - CARRY
14 000002 .DUSR CLR=2 ;I - CARRY
15 000003 .DUSR ALC=3 ;ENABLE ALC LOGIC
16
17 ;
18 MA FIELD OF ROM WORD
19 S=1 ;ALU<1-15> = LA<1-15>,START MEMORY (5)
20
21 ;
22 MBUS FIELD OF ROM WORD
23
24
25 000001 .DUSR RMOD=1 ;READ,NO RELEASE (6)
26 000002 .DUSR WRIT=2 ;WRITE AND RELEASE
27 000003 .DUSR READ=3 ;READ AND RELEASE
28
29 ;
30 RAND1 FIELD OF ROM WORD
31 DCH=1 ;ALLOW DATA CHANNEL BREAK
32 SCWD=2 ;(GBIT XOR ALU0 SAVE XOR CRYOIC - QBIT,
33 ;ALU0 - ALU0 SAVE (7)
34
35 000003 .DUSR IOTR=3 ;I/O TRANSFER (6)
36 000004 .DUSR IOPS=4 ;I/O PULSE (6)
37 000006 .DUSR CDA=6 ;CONSOLE DATA SWITCHES = MEM<0-15>
38 000007 .DUSR STIR=7 ;MEM<0-15> = IR<0-15> (7)(8)
39
40
41
42
43
44
45 ;
46 RAND2 FIELD OF ROM WORD
47 BHEM=1 ;BREG<0-15> = MEM<0-15>
48 DECL=2 ;CARRY = CIN;SHIFT<12-15> = AREG<12-15>
49 000003 .DUSR CLNT=3 ;ALU<12-15> = COUNT<12-15>
50 000004 .DUSR PFL=4 ;SYSRST IF PWR FF=1
51 000005 .DUSR IOFF=5 ;I/O - ION
52 000006 .DUSR CAIN=6 ;CONSOLE FUNCTION CODE = MEM<1-4> (6)
53 000007 .DUSR LPST=7 ;LOAD PROCESSOR STATE
54
55 ;
56 STATE CHANGE FIELD OF ROM WORD (9)
57
58 LDIR=0 ;PHANTOM;MEM-IR,17-COUNT,1-ORBIT,
59 ;0-ALU0 SAVE,0 - ION PEND (6)(10)
60 000001 .DUSR DEC1=1 ;DECODE 1

```

```

0012 WCS
01 000002 .DUSR DEC2=2 ;DECODE 2
02 000005 .DUSR JUMP=5 ;
03 000007 .DUSR NILDIR=7 ;
04
05 000010 .DUSR ALU15=10 ;PHANTOM;MEM-IR,17-COUNT,1-ORBIT,
06 000011 .DUSR ALU14=11 ;0-ALU0 SAVE,0-ION PEND (6)(13)
07 000012 .DUSR ALU12=12 ;T IF ALU15=1,ELSE F
08 000013 .DUSR ALU0=13 ;T IF ALU14=1,ELSE F
09 000014 .DUSR CRY12B=14 ;T IF ALU12=1,ELSE FALSE
10 000015 .DUSR SCRY=15 ;T IF ALU0=1,ELSE F
11 000016 .DUSR DCRY=16 ;T IF A0 XOR 80 XOR CRY0=1,ELSE F
12 000017 .DUSR CRY0B=17 ;T IF CRY12=1 OR ALU<12-15> >9,ELSE F
13 000020 .DUSR AUTIX=20 ;T IF CRY0=1,ELSE T
14
15 000021 .DUSR IRSB01=21 ;37 OCTAL < OR EQUAL,ELSE F
16 000022 .DUSR A0B01=22 ;T IF IRS=1,ELSE DECODE 1
17 000023 .DUSR ACE01=23 ;T IF A0=1,ELSE DECODE 1
18
19 000024 .DUSR ACE0D=24 ;INCREMENT IR<1-2>=IR<3-4>,ELSE T;
20 ;T IF IR<1-2>=IR<3-4>,ELSE T;
21 000025 .DUSR CNTND=25 ;DECREMENT IR<1-2> (14);
22 000026 .DUSR LINK=26 ;T IF LINK = 1,ELSE F
23
24 000030 .DUSR INTR=30 ;T IF INTERRUPT WAITING,ELSE F
25 000031 .DUSR IOSKPB=31 ;T IF I/O SKIP TEST TRUE,ELSE T
26 000032 .DUSR CNMG=32 ;T IF CONSOLE SWITCH PRESSED,ELSE F
27 000033 .DUSR LOCKB=33 ;T IF POWER SWITCH IN LOCK POS.,ELSE T
28 000034 .DUSR GBIT=34 ;T IF GBIT = 1,ELSE F
29 000035 .DUSR CARRY=35 ;T IF CARRY = 1,ELSE F
30 000036 .DUSR A0=36 ;T IF A0=1,ELSE F
31 000037 .DUSR ALU37=37 ;T IF ALU<0-15> = 0,ELSE F
32 000050 .DUSR LEAP0=50 ;LEAP 0
33 000051 .DUSR LEAP1=51 ;LEAP 1
34 000052 .DUSR LEAP2=52 ;LEAP 2
35 000053 .DUSR LEAP3=53 ;LEAP 3
36 000054 .DUSR WCABUS=4 ;WCS ADDRESS
37 000055 .DUSR WCSBUS=55 ;WCS DATA
38 000056 .DUSR BUSMD=56 ;MD TO BUS
39 000057 .DUSR BUSMG=57 ;MD TO BUS
40 000060 .DUSR MDPAD=60 ;PAD TO MD
41 000061 .DUSR MDBUS=61 ;BUS TO MD
42 000062 .DUSR MGPAD=62 ;PAD TO MG
43 000063 .DUSR MGBUS=63 ;BUS TO MG
44 000064 .DUSR PDVPAD=64 ;POST DIVIDE
45 000065 .DUSR DIVP=65 ;DIVIDE
46 000066 .DUSR MULPAD=66 ;MULTIPLY
47 000067 .DUSR PABUS=67 ;BUS TO PAD
48 000070 .DUSR JMPER1=70 ;JUMPER 1 TEST
49 000071 .DUSR JMPER2=71 ;JUMPER 2 TEST
50 000072 .DUSR BUSPAD=72 ;PAD TO BUS
51 000073 .DUSR SLEAP=73 ;SECTOR LEAP
52 000074 .DUSR HOP=74 ;HOP
53 000075 .DUSR HARBUS=75 ;BUS TO MAR
54 000076 .DUSR MARPAD=76 ;PAD TO MAR
55
56 ;
57 ;
58 ;
59 ;
60 ;

```

NOTES PERTAINING TO MICRO-ORDERS ABOVE.
1.COUNT MUST BE > 7

0013 WCS

01 ? 2.CIN=(DECL AND CARRY)OR(ALC AND IR7)
02 ? 3.LINK MODIFIED BY LEFT AND RIGHT SHIFTS
03 ? 4.UNLESS ALC WITH IR12=1
04 ? 5.ALLOWS DCH BREAK UNLESS STIR OR SCND
05 ? 6.DO NOT ALLOW DCH BREAK
06 ? 7.DISABLE DCH BREAK
07 ? 8.DO NOT CODE WITH ACEQI OR ACEQO
08 ? 9.FALSE ADDRESS IS IN CURRENT PAGE,TRUE ADDRESS
09 ? MAY CHANGE CURRENT PAGE
10 ? 10.INHIBITED BY HALT/STOP(IF RBUF55=0),INTERRUPT WAITING,
11 ? OR REXAM
12 ? 13.INHIBITED BY HALT/STOP (IF RBUF55=0)
13 ? OR REXAM
14 ? 14.DO NOT CODE WITH STIR
15 ?
16 ? FOR A COMPLETE DESCRIPTION OF THE MICRO-ORDERS,
17 ? PLEASE CONSULT THE DATA GENERAL
18 ? USERS MANUAL "S-130 MICROPROGRAMMING WCS FEATURE"
19 ? 015-69-00
20 ?
21 ?
22 ?

10014 WCS

01 ?
02 ?
03 ?
04 ? 9-0 I-0 TESTER DESCRIPTION
05 ?
06 ?
07 ?
08 ? 9.1 TEST BOARD COMMANDS
09 ? IORST - CLEAR THE TESTER
10 ? NIOC 0 - CLEAR THE TESTER(NEW MODE)
11 ? INTA - READ THE DATA BUFFER (NOT NEW MODE)
12 ? DIC - READ THE PULSE DETECTORS
13 ? DIR - READ THE DATA BUFFER
14 ? DIA - READ THE DCH ADDRESS BUFFER (NEW MODE)
15 ? DOA - LOAD THE DATA BUFFER
16 ? DOB - LOAD THE FUNCTION BUFFER
17 ? DOC - LOAD THE DATA AND DCH ADDRESS BUFFERS
18 ?
19 ?
20 ? 9.2 FUNCTION REGISTER BIT ASSIGNMENTS
21 ?
22 ? BIT 0 SET DCH SYNC
23 ? BIT 1 SET DCH MODE0
24 ? BIT 2 SET DCH MODE1
25 ? BIT 3 SET PI SYNC
26 ? BIT 4 BUSY (IF NOT NEW MODE)
27 ? BIT 5 DONE (IF NOT NEW MODE)
28 ? BIT 6 NEW MODE
29 ? BITS 7-9 THE # OF ROENB PULSES BETWEEN
30 ? SUCCESSIVE DCH CYCLES.
31 ?
32 ? BITS 10-15 # OF DCH CYCLES
33 ?
34 ? 9.3 PULSE DETECTOR BIT ASSIGNMENTS
35 ?
36 ?
37 ? BIT 0 IOPLS
38 ? BIT 1 INTA (INTA + DCHP)
39 ? BIT 2 MSKO
40 ? BIT 3 DCHI
41 ? BIT 4 OVFL0-NOT USED ON ECLIPSE
42 ? BIT 5 DCHO
43 ? BIT 6 OCHA
44 ? BIT 7 RGENB
45 ? BIT 8 DOA
46 ? BIT 9 DOB
47 ? BIT 10 DOC
48 ? BIT 11 DIA
49 ? BIT 12 OIB
50 ? BIT 13 DIC (NOT SET IF DEV. CODE=0)
51 ? BIT 14 STRT
52 ? BIT 15 CLR
53 ?
54 ?
55 ?
56 ?
57 ? PLEASE NOTE THAT DCH PRIORITY MUST BE WIRED
58 ? TO THE SLOT IN WHICH THE I-0 TESTER IS RESIDENT.
59 ? FAILURE TO DO THIS WILL CAUSE ERRORS WITH ANY
60 ? TESTS WHICH ARE TESTING THE INTA PULSE DETECTOR
AND/OR DATA CHANNEL.

0015 WCS

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

```

10016 WCS

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

```

PROGRAM TEST SEQUENCE
 THE PROGRAM TEST SEQUENCE IS AS FOLLOWS.

```

LCSF
XOP1
DEC1 ENTRY
DEC2 ENTRY
JUMP
NC
ACS,ACD SELECTION VIA XOP1
CRY ENAB FOR XOP1
CARRY FIELD
A-REG FIELD
ACS
AD1
ACD
ACO-AC3
B-REG FIELD
ACS
AD1
ACD
ACO-AC3
A-REG FIELD
GRS
GD1
GRD
GR0-GR3
B-REG FIELD
GRS
GD1
GRD
GR0-GR3

```

SOFTWARE DEBUGGING AIDS

DUE TO THE DIFFICULTY IN DYNAMICALLY CHECKING THE OUTPUTS OF THE RAMS, A SERIES OF SHORT DEBUGGING ROUTINES HAVE BEEN INCLUDED AT THE END OF THE TEST PROGRAM STARTING AT THE LOCATION TAGGED "AIDS". THESE ROUTINES MAY BE USED ALONG WITH THE MICRO-INSTRUCT CAPABILITY TO STATICALLY CHECK THE OUTPUT OF ANY RAM.

RUNNING WITH CAT/KITTEN

THE PROGRAM MAY BE EXECUTED WITH THE CAT/KITTEN IN THE BACKGROUND VIA PRECEDING THE EDTOS COMMAND WITH THE LETTER "C", SUCH AS "CLOAD".
 THE DEVICE CODE FOR WCS MAY BE ADDED TO THE EDTOS EQUIPMENT TABLE VIA AN "ADD ",1" COMMAND.

IF THE CAT/KITTEN IS SELECTED, THE FIRST PASS WILL BE A NORMAL RUN, AND SUBSEQUENT PASSES WILL BE WITH THE CAT/KITTEN IN THE BACKGROUND.

IF AN ERROR OCCURS AFTER THE FIRST PASS, THE NORMAL ERROR INFORMATION WILL BE PRINTED, BUT NO HALT WILL OCCUR. THE PROGRAM WILL CONTINUE TESTING AS DIRECTED BY THE SETTING OF THE SWITCHES.

IF RESTART IS REQUIRED USE THE FOLLOWING SPECIAL RESTART LOCATIONS:

170 START WITHOUT CAT/KITTEN
 171 START WITH CAT/KITTEN

IN ALL CASES, A CAT/KITTEN RUN SHOULD NOT BE ATTEMPTED UNTIL THE PROGRAM EXECUTES SUCCESSFULLY IN NORMAL MODE.

WHEN RUNNING WITH THE CAT/KITTEN, THE PROGRAM WILL PRINT IT'S NORMAL PASS MESSAGE AND THE CAT/KITTEN WILL PRINT THE LETTER "P" AS IT'S PASS MESSAGE.

PLEASE NOTE THAT CERTAIN TESTS CANNOT BE EXECUTED WITH THE CAT/KITTEN SO THAT THESE TESTS WOULD BE EXECUTED DURING THE FIRST PASS AND BYPASSED DURING THE SECOND AND SUBSEQUENT PASSES.

!0017 WCS

**00000 TOTAL ERRORS, 00000 FIRST PASS ERRORS