

TEXT LISTING

068-001060-01

PROGRAM

MICRO NOVA COMMUNICATION SUBSYSTEM
DIAGNOSTIC

TEXT TAPE

097-001060-01

ABSTRACT

THE MICRO NOVA COMMUNICATION SUBSYSTEM DIAGNOSTIC PERFORMS A GATE BY GATE TEST OF MOST OF THE LOGIC ON THE COMMUNICATION CONTROLLER BOARD, THE SYNCHRONOUS COMMUNICATION BOARD, AND THE CRC GENERATOR BOARD. THIS TEST ALSO INCLUDES THE SYNCHRONOUS MODEMS.

```

0001 .MAIN          MACRO REV 06.30          10:00:10 05/05/79
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

:*****
: NAME: MNCSD.TX          PART NUMBER: 097-001060
:
: DESCRIPTION: MICRO NOVA COMMUNICATION SUBSYSTEM DIAGNOSTIC
:
: REVISION HISTORY:
:
: REV.      DATE
: 00        04/21/78
: 01        03/02/79
:
: FACILITATE SECONDARY
: DEVICE CODE
:
: COPYRIGHT (C) DATA GENERAL CORPORATION, 1978, 1979
: ALL RIGHTS RESERVED.
:*****

10002 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

:1.
:
:2.
:
:
:
:3.
:3.1
:3.2
:3.3
:3.4
:3.5
:
:4.
:4.1
:4.2
:4.3
:4.4
:
:5.
:
:
:
:6.
:6.1
:
:
:6.2
:
:
:
:6.3
:

PROGRAM NAME          MNCSD.SR
REVISION HISTORY
REV. 0
REV. 1 03/02/79
FACILITATE SECONDARY
DEVICE CODE

MACHINE REQUIREMENTS (MINIMUM)
MICRO NOVA PROCESSOR
RK READ/WRITE MEMORY
CONSOLE DEVICE
DISKETTE DRIVE OR PAPER TAPE READER
COMMUNICATION CONTROLLER BOARD

TEST REQUIREMENTS (MAXIMUM CONFIGURATION)
COMMUNICATION CONTROLLER BOARD
SYNCHRONOUS COMMUNICATION BOARD
CRC GENERATOR BOARD
MODEM TEST PLUG

SUMMARY
THE MICRO NOVA COMMUNICATION SUBSYSTEM
DIAGNOSTIC PERFORMS A GATE BY GATE TEST
OF MOST OF THE LOGIC ON THE COMMUNICATION
CONTROLLER BOARD, THE SYNCHRONOUS COM-
MUNICATION BOARD, AND THE CRC GENERATOR
BOARD. THIS TEST ALSO INCLUDES THE
SYNCHRONOUS MODEMS.

RESTRICTIONS
THIS PROGRAM DOES NOT TEST THE ASYNCHRONOUS
COMMUNICATION BOARD AND ASSOCIATED LOGIC,
WHICH IS ALSO PART OF THIS SUBSYSTEM. MICRO
NOVA ASYNC LINE DIAGNOSTIC(MNALD) IS REQUIRED.

ONLY ONE SYNC BOARD CAN BE TESTED AT A TIME,
FURTHERMORE NO OTHER COMMUNICATIONS BOARD
(SYNC OR ASYNC) SHOULD BE PLUGGED INTO THE
SAME CHASSIS.

19200 BAUD MAY NOT BE TESTED ON ANY ADDRESS
EXCEPT ZERO.

```

10003 .MAIN

```

01 PROGRAM DESCRIPTION/THEORY OF OPERATION
02 THE MICRO NOVA COMMUNICATION SUBSYSTEM
03 DIAGNOSTIC IS DESIGNED TO TEST EACH
04 CIRCUIT OF THE THREE BOARDS REQUIRED.
05 ALMOST ALL OF THE TESTS ARE DONE IN
06 OFFLINE (DIAGNOSTIC) MODE.
07 IN DIAGNOSTIC MODE THE BAUD RATE AND
08 INTERNAL STATE CLOCKING IS ACCOMPLISHED
09 BY IOPLS TO DEVICE CODE 34 OR 44(MUX). THE
10 CRC GENERATOR CLOCKING IS VIA IOPLS TO
11 DEVICE CODE 35 OR 45(CRC).
12 EACH SURTEST BEGINS WITH AN INITIALIZING
13 SUBROUTINE (ENTPR) AND ENDS WITH AN IT-
14 ERATION SUBROUTINE (CYCIC OR CY2C).
15 WITHIN EACH SUBTEST IS ONE OR MORE CALLS
16 TO THE ERR? SUBROUTINE, THIS IS IN THE
17 FORM OF A UNIQUE TRAP INSTRUCTION.
18
19 THE FLOW OF THE PROGRAM FOLLOWS:
20 MAIN CONTROL LOGIC (SYMBOLIC AXXX) - THIS
21 IS CONTAINED ON THE CONTROLLER BOARD AND
22 CONSISTS OF BUS INTERFACES, INSTRUCTION
23 DECODES, ADDRESS LINES, INITIALIZE CLEAR,
24 STATE CLOCK, SETUP OF IOC, BUSY AND DONE.
25 TIMING LOGIC (SYMBOLIC TCLKX) - TESTS BAUD
26 RATE GENERATOR LOGIC.
27 TRANSMITTER TESTING (T000-T013) - VARIOUS
28 TRANSMITTER TIMING IS EXAMINED
29 RECEIVER TESTING (SYMBOLIC RXXX) - RECEIVER
30 TIMING IS EXAMINED WITHOUT DATA TRANSFER.
31 TRANSMITTER/RECEIVER TESTING (T014 AND UP) -
32 MISCELLANEOUS SYNC AND CONTROLLER BOARD TESTS
33 INCLUDING CHARACTER TRANSFER, INSTRUCTION
34 DECODES, SYNC CHARACTERS, LINE CHARACTERISTICS,
35 PARITY GENERATION, CREATE OVERRUN ERRORS,
36 TRANSPARENT MODE, DLE CHARACTERS, CREATE PARITY
37 ERRORS, ONLINE OPERATION.
38 MODEM CONTROL (SYMBOLIC MXXX) - MODEM LOGIC IS
39 CONTAINED ON BOTH THE SYNC AND CONT BOARDS.
40 CRC GENERATOR TEST (SYMBOLIC CRCKX) - IF CRC
41 OPTION SELECTED (SWITCH "C"), ALL CRC BOARD
42 TESTS

```

10004 .MAIN

```

01 OPERATING MODES/SWITCH SETTINGS
02
03
04
05 SWITCH SETTINGS
06
07 LOCATION "SMREG" IS USED TO SELECT THE PROGRAM OPTIONS
08 (NOT SYSTEM CONFIGURATION). WHILE RUNNING UNDER DTOS,
09 HOWEVER UNDER STAND ALONE AND PROGRAM LOAD MODES THIS
10 LOCATION WILL BE SET ACCORDING TO THE ANSWERS SUPPLIED
11 BY THE OPERATOR. IN ANY CASE THE OPTIONS CAN BE CHANGED
12 OR VERIFIED BY USING ONE OF THE COMMANDS GIVEN IN SEC.
13 8.2
14
15 SWITCH OPTIONS
16 DIFFERENT BITS AND THEIR INTERPRETATION AT LOCATION
17 "SMREG" IS AS FOLLOWS:
18
19 BIT OCTAL BINARY INERPRETATION
20 VALUE VALUE
21
22 1 40000 1 LOOP ON ERROR
23 2 20000 1 SKIP LOOPING ON ERROR
24 3 10000 1 PRINT TO CONSOLE
25 4 04000 1 ARPORT PRINT OUT TO CONSOLE
26 5 02000 1 DO NOT PRINT % FAILURE
27 6 01000 1 PRINT % FAILURE
28 7 00400 1 ALLOW END OF PASS PRINT OUT
29 8 00200 1 SUPPRESS END OF PASS PRINT OUT
30
31 DO NOT PRINT ON THE LINE PRINTER
32 DO NOT HALT ON ERROR
33 HALT ON ERROR
34 DO NOT PRINT SUMMARY AND/OR
35 PASSING OF EACH SURTEST
36 PRINT SUMMARY AND/OR
37 PRINT ONLY THE FIRST ERROR
38 PRINT EVERY ERROR
39
40 SWITCH COMMANDS
41 ONCE THE PROGRAM STARTS EXECUTING THE STATE OF ANY OF
42 THE BITS CAN BE CHANGED BY HITTING KEYS 1-9, A-F. THE
43 PROGRAM WILL CONTINUE RUNNING AFTER UPDATING THE OPTIONS.
44 EACH KEY WILL COMPLEMENT THE STATE OF THE BIT AFFILIAT-
45 ED WITH IT, THUS BIT 4 CAN BE ALTERED BY HITTING KEY 4.
46 SETTING OF ANY BIT OF LOCATION "SMREG" WILL SET BIT 0.
47 (DEFAULT MODE IS DEFINED AS ALL BITS OF SMREG SET TO 0)
48 THE PROGRAM CAN BE LOCKED INTO SWITCH MODIFICATION MODE
49 BY TYPING A 0, IN WHICH CASE MORE THAN ONE BIT CAN BE
50 CHANGED BEFORE CONTROL IS ALLOWED TO RETURN TO THE
51 MAIN PROGRAM.
52
53
54
55
56
57
58
59
60

```


0011 .MAIN

020TD 000524 MC 7/02
STMPD 000050 MC 4/02