

CHAPTER 2

PRINCIPLES OF OPERATIONS

2.1	General	2-1
2.2	Power Supplies	2-4
2.3	CPU Operations	2-29
2.4	Clock Generator Circuit	2-50
2.5	Jumper and Switch Setting	2-57
2.6	Reset	2-63
2.7	Keyboard	2-64
2.8	LCD Unit	2-73
2.9	A-D Converter	2-85
2.10	ROM Capsule	2-96
2.11	RS-232C Interface	2-100
2.12	Serial Interface	2-108
2.13	Speaker Circuit	2-111
2.14	Dynamic RAM	2-114

2.1 General

This chapter describes various functions of the main control board (called MAPLE board) which is the center of this computer. The microcassette drive and option units are described in Chapter 3. The MAPLE board uses a diversity of fully customized ICs (referred to as gate arrays throughout this manual), masked ROMs, and other chip elements (resistor, capacitor, transistor, and diode chips) which simplify component mounting. As many CMOS elements as possible have been used in order to lower power consumption. In addition, the computer provides the following features in order to control functions specific to battery powering:

(1) **Battery backup:**

Protects data in RAM.

(2) **Battery distribution (main and auxiliary battery power supplies):**

Ensures a more reliable battery backup.

(3) **Charge control:**

Prevents excess Ni-Cd battery charging.

(4) **Power distribution:**

Outputs the supply voltages only while the computer is in operation in order to minimize battery consumption.

(5) **Low voltage detection:**

Automatically changes the main battery to the auxiliary battery supply.

In addition, the computer is provided with a software automatic power-off feature which prevents the battery from being discharged out if the computer is inadvertently left on.

2.1.1 Major Components

The MAPLE board has elements mounted on both the sides. A speaker and elements such as resistor packages, etc. are mounted on one side, while elements such as connectors, switches, and LSI chips, etc. are mounted on the opposite side as shown in Fig. 2-1. Table 2-1 lists major board elements together with a summary of their function.




Fig. 2-1 MAPLE Board Element Layout

Table 2-1 MAPLE Board Major Components

No.	Name	Function
1	CN11	External speaker connector
3	CN9	Barcode reader connector
5	Main CPU	Z80 CPU package
7	Gate array	GAH40D package
9	CN7	RS-232C interface connector
11	CN3	Microcassette interface connector
13	Auxiliary battery	90 mA H backup battery
15	CN2	Main battery connector
17	SW2	Reset switch
19	Gate array	GAH40S package
21	ROM capsule	(32 kB × 2)
23	SW4	8-position DIP switch
25	CN4	Keyboard interface connector
27	TH1	Thermistor (for temperature sensing)
29	Serial controller	82C51 package
31	ROM	32kB ROM

No.	Name	Function
2	CN10	Analog signal input connector
4	Gate array	GAH40M package
6	LCD controller	SED 1320 package
8	CN8	Expansion interface connector
10	CN6	Serial interface connector
12	V-RAM	6kB LCD RAM
14	SW3	Auxiliary battery control switch
16	CN1	AC adaptor input (charge input) connector
18	F1	Fuse 3A
20	Sub-CPU	6303 CPU package
22	SW5	Initial reset switch
24	D-RAM	64kB × 8
26	4-bit CPU	7508 CPU package
28	VR1	Speaker volume visual angle adjustment variable resistor
30	SW1	Power switch
32	CN5	LCD interface

2.1.2 System Configuration

PX-8's main components include a main battery; the MAPLE (main) board, which along with control circuitry also contains an auxiliary battery; the LCD unit; the keyboard; and the microcassette drive assembly. The following block diagram demonstrates component configuration.




Fig. 2-2 Computer Configuration

2.2 Power Supply

This computer operates with a rechargeable Ni-Cd battery and is provided with features for minimizing power consumption and controlling battery charge. The power supply is summarized in the following:

- **Batteries:** Two batteries; main and auxiliary, are used.
 - Main battery Supplies a DC voltage of 4.8V and has a capacity of 1100 mAH. It can power all the computer circuits; backing up the commercial as AC power when not used or unavailable. It also supplies power to the attached option units.
 - Auxiliary battery Also supplies the DC 4.8V power. It has a capacity of 90 mAH and backs up the main battery when in a low voltage (discharged) condition.
- **Charging circuit:** Supplies charging current to the main and auxiliary battery when an AC adaptor is connected. This circuit, which operates in either of two modes; normal and tricle (low current) charges, under the control of a sub-CPU 7508, controls the charging current.
- **Voltage detection circuit:** Monitors the voltage of the main battery using an internal AD converter. The result is processed by the sub-CPU 7508 to cause the circuit to provide two functions. One is low voltage detection which allows the computer, if it is operating, to display a warning message "CHARGE BATTERY" on the LCD screen, when the battery power (i.e., voltage) falls below a certain level. In addition, this function causes the computer to stop at an appropriate point in the operation in progress. The other function determines the normal charge restart timing; causing a switch from tricle to normal charge when AC adapter is connected.
- **Backup circuit:** Supplies the power required to maintain data in the RAMs when the power switch is off or the computer is not connected to the AC power line. It also serves to normally operate the circuits which monitor the battery voltage and detect whether power is on.
- **$\pm 8V$ regulator:** This voltage regulator supplies DC voltages of +8V required for RS-232C operations. The voltages are generated from the battery voltage (VB) only when the RS-232C or serial interface is used.
- **-15V regulator:** Supplies a -15V DC voltage used for LCD display control. This voltage is generated from the battery voltage (VB) as long as power is on.
- **5V regulator:** Supplies a +5V DC voltage used for the PROM capsule. This voltage is generated from the battery voltage (VB) only when the PROM is accessed. The regulator is provided in order to prevent a transient due to PROM access from directly affecting the VB line.

Other power circuits such as a switching circuit, which supplies the logic circuit power, are located on the MAPLE board, in addition to the above. Fig. 2-3 is a block diagram which summarizes the power supply circuits on the MAPLE board.




Fig. 2-3 Power Circuit Block Diagram

2.2.1 Power On/Off Control

The power circuits are controlled by the 4-bit CPU 7508 which operates under a control program stored in a mask ROM built in it. If the CPU runs away due to some reason (battery power exhaustion for example), therefore, the power supplies are completely out of control. If this occurs, the AC adaptor should be connected to charge the batteries and then SW5 should be pressed to reset the CPU 7508.

2.2.1.1 Power On

The computer is turned on by either of the following:

(1) Setting the POWER switch ON

Setting the POWER switch ON causes pin 23 of CPU 7508 (INT0) to go high (see Fig. 2-4) which interrupts the control program for turning power on.

(2) Programmed power on

Power is automatically turned on regardless of the POWER switch setting when the time specified softwarewise with a "WAKE" command coincides with that of the clock built in CPU 7508.

2.2.1.2 Power Off

Power is turned off by one of the following:

(1) POWER switch OFF

Turning the POWER switch OFF causes pin 23 of the 7508 CPU (INT0) to go low (see Fig. 2-4), interrupting the control program for turning power off.

(2) Low voltage detection

When a low VB line voltage is detected. The 7508 CPU interrupts the main CPU and current processing to be terminated at an appropriate point. At the same time, "CHARGE BATTERY" message display on the LCD screen for 30 seconds. The 7508 CPU then automatically turns power off if the POWER switch is at the ON position.

(3) Automatic (programmed) power off

The computer can be turned off by a software automatic power-off feature which uses the 7508 CPU's built in clock. This feature automatically turns power off when no I/O unit is used for a certain period of time even though the computer is in the key entry mode. Power off timing as follows:

- Default: 10 minutes
- Specified: 1 to 255 minutes (specified by using the CONFIG command)

The following is a circuit diagram including the power on/off circuit:




Fig. 2-4 Power On/Off Control Circuit

* The power-off operation involves the following component functions:

- Microcassette tape drive head unloading
- Microcassette tape drive power off
- P-ROM cartridge power off
- RS-232C power off
- Barcode reader power off
- Speaker power off

It also controls the emergency power supply which allows the computer operation sequence in process to be completed and status information to be stored whenever the regular power supply is depleted.

2.2.1.3 Power On/Off Timing

Power on/off has to be controlled by interrupting the sub-CPU 7508. Thus, either timing (the POWER ON or RESET signal) will be a little delayed as shown in Fig. 2-5




Fig. 2-5 Power On/Off Control Circuit

The time delay sequence illustrated in Fig. 2-5 above is only a sample time sequence. The power on/off operation permits any operation sequence in process, including the mechanical operation of an I/O unit (e.g., the microcassette) currently in progress, to be completed and the printer to be reinitialized before the power is off. The length of the illustrated time delay will vary according to which mechanical and/or logic sequence must be completed. The off signal is used to prevent a latch within the gate array.

2.2.1.4 Power On/Off Circuit Operations

Fig. 2-6 shows the circuit. When the POWER switch is set ON or RESET off, or an automatic power on or off is input via software, the sub-CPU control program processes the power on or off as an interrupt using port 70 as follows:

- **Power on:** P70 of the sub-CPU 7508 going low causes the anode of D15 to go low, turning pin 4 of IC '3E' high. This in turn causes the output at pin 14 of the next inverter, 12D, to go low. This signal is fed to transistors Q6 and Q23 through resistors R29 and D16 respectively, turning them on. This causes the VB (+) voltage to be output at the collector of Q6, supplying the operation voltage (logic circuit voltage: VL) to the elements on the board. The transistor Q23 also supplies the VB(+) voltage to the battery-backed-up elements on the board. Thus, the board is ready to operate. Port 42 of the 7508 sub-CPU controls the backup for the auxiliary battery and can enable or disable conduction through transistor Q20. When port 42 output is high, the low level at pin 11 of IC 3D breaks down zener diode ZD9, holding Q20 in conduction. In this way the LCD drive voltage is insured, the message, "CHARGE BATTERY", will be displayed whenever the main battery output voltage falls to or below the low voltage limit.




Fig. 2-6

Note:

- P70: POWER ON signal
High turns power off, and
Low turns power on.
- P42: Main → auxiliary battery switching signal
High selects auxiliary battery, and
Low select main battery.

2.2.2 Charging Circuit

Two 4.8V, rechargeable, Ni-Cd batteries are connected to the MAPLE board. The main battery, which is housed the bottom case and can be replaced by loosening a single screw, has the larger capacity of 1100 mA.H. Its charging circuit includes an overcharge protection circuit which protects the battery from overcharge by automatically discontinuing charge. The auxiliary battery, which is mounted on the MAPLE board, has a capacity of 90 mA.H. A switch is inserted in both the charging circuit and backup line which can disable the backup by the auxiliary battery.

2.2.2.1 Main Battery Charging Circuit




Fig. 2-7 Main Battery Charging Circuit

The charging circuit includes jumper A2 which allows two modes of charging:

When J2 is jumpered No Overcharge Protection Control

Jumpering J2 causes the base of transistor Q9 to be always tied to ground, holding it in conduction. This effectively bypasses resistors R3 and R5, inserted in the charging circuit in series, and causes the charging current to be supplied to the battery through transistor Q9, current limiting resistor R1, and reverse-current preventing diode D4. This setting causes the battery to be continually charged as long as the AC adaptor is connected. Because of the low current limiting resistance in the mode of operation, the battery is highly liable to overcharge.

When J2 is open Shipment Setting



- When J2 is open, the charge current bypassing transistor Q9 is controlled by the port 41 output of the 4-bit sub-CPU 7508. This CPU has a clock feature built in and maintains port 41 at the low level only for the first eight hours after it detects that the AC adaptor is connected, providing the same charging mode as when the jumper J2 is closed. With port 41 held low, transistor Q33 is cut off, leaving its collector at the high level (The collector is pulled up to the ac adaptor output through the resistor R39.) This maintains transistor Q30 in conduction; the collector is held at the low level, providing the same effect as if jumper J2 were closed.

- When eight hours have elapsed after the ac adaptor is connected to the AC line, port 41 of the 4-bit sub-CPU goes high, cutting off transistor Q9. This puts the circuit in the trickle charging state by inserting the resistors R3 and R5 (combined resistance, 41 ohms) in the charging path in series. The circuit constants are selected in this state so that the battery is substantially not harmed by overcharge, even if the battery is continually charged.

*Reference

Following is the sub-CPU port operation for power control:

Table 2-2 Sub-CPU Port Operation

Port	Direction	Meaning	Signal level	Function
P00	IN	Power switch interruption	Low	Power switch "OFF" interruption (H → L: )
			High	Power switch "ON" interruption (L → H: )
P23	Out	Main battery voltage detection	Low	Inactive
			High	Active ● Supply main battery voltage to A/D converter ● Supply operational voltage to A/D converter
P40	out	Reset	Low	Reset main CPU, slave CPU, etc.
			High	Inactive
P41	Out	Recharging mode control	Low	Normal recharging mode
			High	Trickle recharging mode
P42	Out	Battery back-up control	Low	Back-up with main battery
			High	Back-up with auxiliary battery
P60	In	Reset switch	Low	Active source input of "P40" and "OFF"
			High	Inactive
P61	In	AC adapter (re-charging operation) detect	Low	No AC adapter (non recharging condition)
			High	Recharging condition (AC adapter is plugged)
P63	Out	Recharging mode for auxiliary battery	Low	Normal recharging mode
			High	Trickle recharging mode
P70	Out	Power ON	Low	Power ON
			High	Power OFF
P71	Out	"OFF" signal for gate array (6A, 4C)	Low	Active (Initialize the '4C' '6A')
			High	Inactive

2.2.2.2 Main Battery Charging

In the following text, the functions of jumper J2 are summarized. Then, the actual main battery charging operations are described based in Fig. 2-8.

(1) J2 jumper

The J2 jumper provides the following functions:

When closed: Disables the charging control; the battery is always charged as long as the AC adaptor is connected.

When open: Enables the charging control; the battery is charged as follows when the AC adaptor is connected, depending on whether power is on or off:

When power is on: The normal charge continues for the first 11 hours, and then the trickle charge is used.

When power is off: The normal charge continues for the first eight hours, and then the trickle charge is used.

- With jumper 2 open and power off, the circuit remains in the trickle charge mode, after the normal charge, for the first eight hours. However, the circuit automatically returns to the normal charge mode whenever the battery voltage falls below 5V.

(2) Charging Operations

- Fig. 2-8 is a timing diagram which illustrates the main battery charging operation when the charge control is in effect.




Fig. 2-8 Main Battery Charging Operation

Note: Battery voltages and charging currents:

Voltages:

When fully charged:	Approx. 5.4V
Low voltage:	Approx. 4.5 to 4.8V

Charging currents:

Main battery

Normal charge:	150 to 200 mA
Trickle charge:	40 mA

Auxiliary battery

Normal charge:	10 mA
Trickle charge:	1 mA

Fig. 2-8 illustrates the main battery charging operation from a low voltage. The individual steps of the operation ① through ⑦ are explained in detail in the following:

① Situation – Low voltage is detected while the computer is used with the AC adaptor connected.

The charging control is enable, and the battery is charged during normal computer use for a period of 11 hours. During that time, the battery may not be fully charged depending on the particular use of the computer. After 11 hours, the charge mode changes to trickle charge in which the battery is charged at a current of approximately 40 mA. The figure shows a charging current of more than 40 mA, indicating that the battery is being discharged.

② Situation – The battery voltage falls to 5.0V while the computer is used.

Since the AC adaptor remains connected, the charge mode is switched back from trickle to normal charge. Sub-CPU 7508 always monitors the battery voltage using an A/D converter and, whenever it detects that the voltage has fallen to 5.0V or below, it automatically switches the mode through port 41. The circuit restores the same charging operation as ① above. The almost linear changes during the normal and trickle charges indicate that the charge and discharge currents remain almost constant during these durations.

③ Situation – After the AC adaptor is disconnected, the computer is used for a while, and then power is turned off.

While the computer is used, the battery power decreases depending on how it is used. After power off, the battery power decreases for backing up the internal circuits.

④ Situation – The AC adaptor is connected while the power remains off.

The eight-hour normal charge starts when the AC adaptor is connected. However, it is interrupted four hours after when the adaptor is disconnected. The battery is charged at the normal charge current during this interval regardless of the battery power.

⑤ Situation – The normal charge is interrupted by replacing the adaptor connection to another AC line outlet.

⑥ Situation – The adaptor is reconnected and the normal charge is resumed.

The eight-hour normal charge starts again when the AC adaptor is reconnected.

Note 1: The main battery charging is controlled by detecting connection of the AC adaptor, regardless of the current residual battery power or the past charging operations. The 8- or 11-hour normal charge starts depending on whether power has been turned on or off when the adaptor is connected.

Note 2: The battery may not be fully charged even though the adaptor is left connected for a long period of time. It is highly likely that the battery will remain below the full charge, especially when high power consuming operations are being performed while the battery charge is in process.

When charging control is disabled

When the charging control feature is disabled, the battery is charged at the normal charge current as long as the AC adaptor is connected. Leaving the adaptor connected for a long time (overcharging the battery) may affect the life of the battery.

2.2.2.3 Auxiliary Battery Charging Circuit

As shown in Fig. 2-9, this circuit allows the user to select, via switch SW3, whether or not to enable charging and discharging (i.e., backup by the auxiliary battery). (SW3 is normally jumpered.)

When SW3 is jumpered, the battery is charged by one of the following three modes:

- When the AC adaptor is connected:
 - (1) The auxiliary battery is charged from VCH through R18.
 - (2) The auxiliary battery is charged from VCH through Q13.
- When the computer is turned on:
 - (3) The auxiliary battery is charged from the LCD power supply.
- Mode (1) is a trickle (low current) charge, which is enabled when the main battery voltage is 5.0V or below.
- Mode (2) is a normal charge which is enabled after low battery voltage (VB) condition is detected. When low voltage is detected, P63 of the sub-CPU 7508 is held low for 8.0 hours, forcing the normal (high current) charge.

The low level at P63 causes a potential difference of approximately 6V (VCH voltage), which is AC adapter voltage, to appear across zener diode ZD7, breaking it down (ZD7 is a 3.3V zener diode). This lowers the base voltage of transistor Q13 below the collector voltage, putting the transistor in conduction, and providing the normal charging path from the VCH line through Q13, D12, and R2.

- Mode (3) constantly maintains the auxiliary battery in a fully charged state for emergency (the backup operation from the auxiliary voltage when low voltage is detected). Thus, the battery is continuously charged as long as the LCD power supply is available (whenever power is on) regardless of whether the ac adaptor is connected or not. See 2.2.5.2, LCD Voltage Regulator for details.

2.2.2.4 Charging Timing Detection

The sub-CPU program is designed to control auxiliary battery charging from the AC adaptor using the built-in clock. Connection of the AC adaptor. Port 61 of the sub-CPU goes high whenever the AC adaptor is connected and the main battery is being charged. Since port 61 is connected to the anode of the diode D4 in the charging circuit through the resistor R17, the presence of the VCH voltage can be detected.




Fig. 2-9 Auxiliary Battery Charging Circuit

2.2.2.5 Protection Against Charging Voltage Supply Failure

An overvoltage detection circuit and a reverse-current blocking circuit are provided in order to protect the batteries and their charging circuits when any abnormal voltage occurs on the output of the ac adaptor; i.e., the charging voltage. The operations of the circuits are described in the following:

(1) Protection against low voltage

The diode inserted in the charging circuit in series prevents reverse current if the charging voltage falls below the battery voltage.

(2) Protection against overvoltage

If the voltage at the cathode of the zener diode (VCH) rises to +7.5V or above, the zener diode breaks down, and protect the overvoltage condition for VB+ line.




Fig. 2-10 Battery Protection Circuit

2.2.3 Low Voltage Detection

The 4-bit sub-CPU always monitors the battery voltage through an AD converter (μ PD7001). When the battery voltage falls to +4.7V or below, the main battery is switched to the auxiliary battery.

2.2.3.1 Battery Voltage Detection Circuit

This circuit monitors the main battery voltage output through fuse F1 as follows:

- The built-in program of the 4-bit sub-CPU 7508 holds port 23 (pin 5) high. This causes IC 12D to hold its pin 11 low, putting transistors Q24 and Q32 in conduction. Q24 feeds the battery voltage (VB) to pin 16 of IC 1D (power terminal pin) to enable the AD converter μ PD7001. Q32 feeds the battery voltage (VB) to pin 16 of IC 1D (power terminal pin) to enable the AD converter μ PD7001. Q32 feeds VB to the voltage divider (resistors R69 and R57). The divided voltage across R57 is fed to the AN 1 channel input of the AD converter which converts the input voltage to a 6-bit digital value representing a voltage value from 0V to 2.0V in a minimum increment of approximately 32 mV. When the digital value falls to D9H (approx. 1.7V) or below, the sub-CPU detects a low voltage condition.




Fig. 2-11 Battery Voltage Detection Circuit

The voltage supplied to the voltage divider circuit may be considered to be the same as the VB voltage. The current flowing through Q32 is so small that the voltage drop across the transistor is negligible. Thus, the divided voltage fed to the AD converter can be represented by the following expression:

$$V_{OUT} = \frac{VB(V) \cdot R57}{R69 + R57} = \frac{VB \cdot 10000}{27800}$$

The analog output (divider output) voltage equivalent to the digital value of D9H is given by multiplying the voltage represented by the least significant bit (SLB) (32 mV) by 217 (D9H). D9H is equivalent to a voltage of approximately 1.7V at the input terminal AN1, as shown below.

$$E = \frac{2}{256} \times 217 = 1.695 \text{ (V)}$$

where 256 voltage represented by LSB.

The VB voltage which causes the divided voltage to be detected to be a low voltage is approximately 4.7V as given by the following expression:

$$VB(x) = \frac{(R69 + R57)}{R57} \times \frac{2}{256} \times 217 \dots \approx 4.71 \text{ (V)}$$

Note: The above expressions do not take into account any errors such as the divider resistance errors, etc., and they actually include a total error factor of $\pm 0.1V$.

The above low voltage detection is performed regardless of whether power is on or off. After the after low voltage is detected, port 23 of the sub-CPU (pin 5) is back low to prevent further battery power consumption. While power is off, the voltage is **monitored every 10 seconds**.

2.2.3.2 Voltage Sampling During Power Off

1. 12D, pin 11
1D power supply control
2. 1D, pin 5
SO (Serial Output)
3. 2E, pin 3
1D CS control




Fig. 2-12

The output at pin 11 of the IC 12D is controlled at port 23 of the 7508 (2E) sub-CPU. While power is off, it is held low for 8 ms every 10 seconds to power the IC μ PD7001 (1D). Approximately 4 ms after the power supply to the IC, the \overline{CS} signal is input to it for channel selection. Once a channel is selected, the digital data of that channel is output to 1D, pin 5.

2.2.3.3 Circuit Operation After Low Voltage Detection

The 4-bit sub-CPU raises its port 42 (pin 37) high and controls the battery switching from main to auxiliary battery power as follows:

When power is on

- Since port 70 (POW ON) of the sub-CPU is low when power is on, the output at pin 4 of IC 3E is inverted high, holding pin 10 of the IC 3D low as inverted by the IC. The resistor R98 (100 kohms) and the zener diode ZD8 (4V) are connected in series across this pin and the anode of the auxiliary battery.

Normally, the auxiliary battery is fully charged, since it is always charged in the trickle charge mode, and has an output voltage of 4V or above. Thus, the zener diode intermittently breaks down. This in turn causes the transistors Q15 and Q3 to alternate conduction and cut-off. This operation intermittently continues until the auxiliary battery voltage reaches 4V (discharge final voltage). When Q3 starts conduction after the discharge final voltage is reached, a current flows from the auxiliary battery, which is connected to the emitter of Q3, to the collector; i.e., to the VB line, supplementing its power which is being supplied from the main battery. This operation ensures that the computer operation, such as microcassette rewind, etc., which is in progress when low voltage is detected, is normally completed.

- The high output from port 42 of the sub-CPU is also fed to the base of transistor Q20 to enable the backup voltage supply to the VB+ line from the auxiliary battery. The backup voltage supply ensures that the computer will continue to operate until an operation termination sequence is executed and the low voltage condition is detected. Subsequently, the "CHARGE BATTERY" message is displayed on the LCD panel.

When power is off

- When power is off, the high level of port 70 of the sub-CPU (POW ON) holds the output at pin 4 of the IC 3E low, disabling the AND logic consisting of pins 8, 9, and 10 of the IC 3D and holding the output at pin 10 high. This disables the power supply from the auxiliary battery to the VB line. However, the power supply to the backup line through the transistor Q23 is enabled.

2.2.4 Backup Circuit

The following elements are backed up by the battery voltage (VB) while power is off in order to protect data in the RAMs and maintain a clock feature, etc.

Table 2-3 Battery Protected Component

Location	Element name	Function
4D ~ 7D 4E ~ 7E	RAM	Main RAM (dynamic)
9C ~ 11C	V-RAM	LCD display RAM (static)
2E	4-bit sub-CPU	Power control, keyboard scanning
3D	Gate	Backup line control
3E	Gate	Power-on signal gate
4C, 6A *1D	Gate array 8-bit AD converter	Interrupt and clock control, etc. Battery voltage detection and temperature change detection (for RAM refresh rate determination), etc.

* The operating voltage is supplied for 8 ms every 10 seconds.

The backup circuit is shown in Fig. 2-13. As can be seen, the circuit is normally backed up from the VB line via the transistor Q23, regardless of whether the computer is operating or not. It is backed up from the auxiliary battery when low voltage is detected. For details of the circuit operations, refer to the descriptions on the power on/off circuit.




Fig. 2-13 Backup Circuit

2.2.5 DC Voltage Regulators

The MAPLE board is powered by the main or auxiliary +5V Ni-Cd battery. For circuits such as an I/O control section which requires different operating voltages and any special section which requires a larger current, however, voltage regulators are used to convert the battery voltage to the required voltages and prevent the circuit operation from being affected from a voltage drop due to use of large amount of current. The internally used voltage regulators are summarized below:

(1) +5V regulator

Purpose: ROM capsule power source.
Control: Enabled when the ROM capsule is reread.
Output voltage: +5V

(2) LCD drive source regulator

Purpose: LCD drive power source.
Control: Always enabled.
Output voltage: -15V (The LCD is actually driven by a voltage of 20V obtained using the potential difference from the +5V supply.)

(3) RS-232C level source regulator

Purpose: Sources for the RS-232C levels of $\pm 8V$.
Control: Enabled only when the RS-232C or serial interface is operated.
Output voltage: $\pm 8V$

The individual regulators are detailed in the following:

2.2.5.1 +5V Regulator

This regulator supplies power to the ROM capsule. When accessed, the ROM generates such a large transient current that, if it were directly powered by the battery, a momentary low voltage condition would occur due to a voltage drop along the power line, precluding normal operation. To prevent this, the regulator is provided as a power buffer. The circuit operation is detailed as follows (Refer to Fig. 2-14):

- The SWPR signal is low when power is off and is inverted high at pin 10 of the IC 12D. This signal maintains transistor Q28 in conduction, holding the collector low. Thus, the switching signal fed from pin 2 of IC 14D does not appear at the lower terminal of the capacitor C28 (collector of Q28) and the transistor Q19 is cut off, generating no output voltage.
- When power is off, transistor Q28 is cut off by the high level of the SWPR signal, and a clock signal of approximately 35 kHz is fed to pin 14 of IC 24D. This causes a pulse signal at the collector of the transistor Q19, which repeats, switching transistor Q5 on and off.




Fig. 2-14 +5V Regulator Circuit

The collector of Q5 is connected to the VB line (+5V) through inductance L1 and the emitter is grounded. When the transistor repeats switching on and off, therefore, a voltage as shown in Fig. 2-15 appears at the collector. This voltage is filtered by the electrolytic capacitor, C3, through the diode D1 to a voltage that exceeds VB. This results in a potential difference across the emitter, and base of the transistor Q4, which causes the transistor to conduct, outputting a DC voltage of approximately 7V at its collector.

Because this output is connected to the constant-voltage circuit, consisting of the resistors R13 and R25, and the zener diode ZD5, the actual output voltage is fixed at +5V by the 5V breakdown voltage of the zener diode. When the Q4 output voltage rises above +5V, ZD5 breaks down at +5V, putting transistor Q22 in conduction, which forces the switching signal to ground level. The output voltage is always maintained at +5V by disabling the switching of Q5. Variation of load is handled by the relatively large capacitance of capacitor C8 (220 μ F), connected at the collector of Q4.




Fig. 2-15 +5V Regulator Voltages

Major actual voltage waveforms are shown below.

- (1) Top – Test point: IC 14D, pin 14
- (2) Center – Test point: IC 14D, pin 15
- (3) Bottom – Test point: Diode D1, cathode




Fig. 2-16 Major Voltage Waveforms In +5V Regulator Circuit

Details of the above waveforms are enlarged below for clarity.




Fig. 2-17 Major Voltage Waveforms Enlarged

Though it looks as if Q5 continued to oscillate due to false images in the above photograph, it actually switches once almost every several switching clock pulses. This ratio varies depending on load.

2.2.5.2 LCD Drive Source Regulator

Two voltage supplies are required to drive the LCD display;

+5V is required for the logic circuit, and 20V is required for the X-Y drivers. A total potential difference of 20V is obtained by subtracting the -15V output voltage of this regulator from the +5V of the logic circuit power supply. Fig. 2-18 shows the regulator circuit.

Circuit Operation

The oscillator circuit generates a clock of approximately 35 kHz when the POWER switch is turned on. This clock is fed to pin 7 of the IC 14D through R55, C27, and R54. The inverted output at pin 6 is input to the base of the transistor Q29 through R20, switching it on and off.

The emitter of Q29 is connected to the +5V logic circuit power supply and the collector is connected to ground through inductance L3. As the transistor is switched on and off by the clock signal, a voltage, as shown in Fig. 2-20, which is the counter electromotive force across L3, appears at the collector of Q29. While the collector voltage swings negative, a current flows in through diode D6, generating a negative voltage at the negative side of capacitor C17. This output is used as the LCD drive source voltage. It is also fed to the constant voltage circuit which connects the LCD drive voltage to the +5V logic circuit line through the resistor R147 and the zener diode ZD20. The zener diode has a breakdown voltage of 20V. Thus, when the output voltage rises to -15V or above, the zener diode breaks down, raising the base of the transistor Q34 to the high level of +5V. This puts the transistor in conduction and its collector is driven negative, disabling the clock signal to Q29. This stops switching of Q29 and thereby lowers the output voltage. This state is maintained until the zener breakdown comes to an end. At that time, Q29 switches again. The circuit repeats this operation to produce a stable voltage of -15V.

The signal generated at the collector of Q29 is fed to the diode D14 through the capacitor C35. The negative component of the signal is removed by a current supply from ground through diode D14, while the positive voltage is fed back to the auxiliary battery through D14.




Fig. 2-18 LCD Drive Source Regulator Circuit

The diode, inserted across the signal line and ground, clamps the signal to the ground level, eliminating the negative component. While the positive component is fed back to the auxiliary battery via the other diode D14.




Fig. 2-19 Feedback Circuit

Fig. 2-19 is the feedback circuit redrawn for clarification. This circuit provides the charging path to the auxiliary battery while power is on.




Fig. 2-20 Major Voltages of LCD Drive Power Regulator Circuit

Fig. 2-21 is a photograph of the major voltage waveforms.

(Top) Measured at IC 14D, pin 7

(Center) Measured at IC 14D, pin 6

(Bottom) Measured at diode, anode




Fig. 2-21 Major Voltage Waveforms of LCD Drive Power Regulator Circuit

- * The detailed voltage waveform at the anode of D6, shown below, illustrates an oscillation which occurs during charge/discharge from/to the inductance L3.




Fig. 2-22 Details of L3 Discharge and Charge Cycle

2.2.5.3 RS-232C Regulator

This regulator is also a DC-DC converter, which is enabled only when the RS-232C or the serial interface is used. The circuit includes a control feature which prevents its output voltage from being used for data transmission during a certain period of the rising time until the voltage is sufficiently stable to be used for the RS-232C levels. IC 4C performs this control function.

● Circuit Operation

IC 4C initially outputs a high signal at pin 26 (SWRS) and a low signal at pin 27 (INHRS). The SWRS signal is inverted by IC 12D and fed to the base of the transistor Q8, turning it on. This causes the battery voltage (V_B , +5V) to be output at the collector of the transistor. The INHRS signal is inverted high by 12D and then input to the base transistor Q18, cutting the transistor off. Q17 is also cut off, leaving the transmission line (TXD) floating.

A pulse signal of approximately 35 kHz, generated by a CR oscillator circuit, is supplied to pin 9 of IC 14D through R45, C29, and R46. The inverted output is fed to the base of transistor Q31, switching it on and off. This causes transistor Q17 to also start switching, thus repeating a discharge/charge from or to the inductance L2. This discharge and charge voltage is half-wave rectified by the diode D2, and the positive output voltage is filtered by capacitor C13 to produce a DC voltage of +8V. -8V is generated at the negative pole of capacitor C14 by the negative component charge to capacitor C15 and a negative voltage swing at the anode of diode D3 due to the charge.

Fig. 2-23 shows the timing relationship among the voltages discussed above.




Fig. 2-23 RS-232C Power Regulator Circuit Operation Timing Diagram

The INHRS signal controls the pull-up operation (-8V) for the TXD line. It prevents irregular output voltages from reaching the TXD line. After power is turned on, if the SWRS signal has been activated, the INHRS signal is maintained low for approximately 100 ms, preventing the TXD signal line from being pulled up to unstable voltages. After power is turned off, the INHRS signal is again maintained low for approximately 100 ms in order to prevent a pull-up to unstable voltages.

● **Voltage Stabilizer Circuit**

The switching of transistor Q31 is controlled by a feedback from the -8V output of this DC-DC converter to the switching circuit to generate a constant output voltage.

When the -8V line voltage is lower, no potential difference is generated across the base (ground) and emitter of the transistor Q21; it is maintained in the off state because the zener diode ZD2 does not break down, and the switching circuit is not affected. When voltage rises to 7V or above, however, ZD2 breaks down at its zener voltage, generating a potential difference across the base and emitter of Q21, turning it on. In this state, the collector is held at a negative level regardless of the switching pulse. Transistor Q31 is cut off and stops switching, lowering the output potential. This causes the breakdown of ZD2 and allows the switching to be resumed. The sequence of these circuit operations is repeated to provide two stable voltage levels of $\pm 8V$.

The RS-232C power regulator switching signal is shown in Fig. 2-24.

- (1) Top: Original clock signal – Measured at IC 14D, pin 11.
 (2) Bottom: Input to RS – Measured at IC 14D, pin 7.




Fig. 2-24

2.3 CPU Operations

Control of memory, I/O, and various other functions is distributed among the three COMS CPUs on the MAPLE board.

(1) Main CPU (Z80).....2.45 MHz

The main CPU provides overall control of circuit operations using the external 32 kB ROM (2A). Its major control functions are:

- Expand interface (CN8) control
- RS-232C interface operation control via a serial controller
- 64 kB dynamic RAM read/write and refresh operation control via a gate array (GAH40D)
- RS-232C interface control via a serial controller (82C51)
- RS-232C clock supply via a baud rate generator (GAH40M)

(2) Sub-CPU (7508).....200 kHz

The sub-CPU provides the following circuit operation control functions independent of the main CPU using the internal 4 kB masked ROM:

- Command exchange with the main CPU via a gate array (GAH40M)
- Power on/off control
- Change mode (normal or trickle) control
- Keyboard data entry check
- DIP switch setting read
- A-D converter enabling/disabling control


(3) Slave CPU (6303).....614 kHz

The 6303 provides the following control functions independent of the main CPU, using the internal 4 kB masked ROM:

- Command exchange with the main CPU via the LCD controller (SED1320)
- Microcassette control via a gate array (GAH40S)
- High speed serial interface control
- Speaker output control
- LCD display control via the LCD controller (SED1320)
- ROM capsule read control via a gate array (GAH40S)

2.3.1 Handshaking Between Main CPU and Sub-CPU's

The three CPUs operate using a clock supplied from a gate array (GAH40D), which has a built-in frequency divider circuit. Data and commands are exchanged between the main CPU and the two sub-CPU's as follow:



Data exchange between Z80 and 6303: Handshaking is accomplished via the LCD controller.

Data exchange between Z80 and 7508: Handshaking is accomplished via the gate array GAH40M.

Fig. 2-25 Data/Command Exchange Between Main CPU and Sub-CPU's

2.3.1.1 Data/Command Exchange Between Main CPU and Sub-CPU 7508 via GAH40M

Commands are transferred in parallel between the main CPU and gate array and serially between the gate array and sub-CPU 7508. Handshaking among the CPUs is performed via the read/write control on the serial/parallel conversion register in the gate array. Fig. 2-26 illustrates this control.




Fig. 2-26 Main CPU and 7508 Handshaking Control

Handshaking is accomplished using a flipflop (FF) within the gate array. The FF signals, when it is set, that the main CPU may access the serial I/O (SIO) register in the gate array; the sub-CPU is issued an interrupt, when it is reset, that a command has been written to the SIO from the main CPU, and is available for access by the sub-CPU.

- Operation sequence between main CPU and gate array.

1. Main CPU reads the I/O address 05H (status register) and checks the state of bit 2 (the FF). The bit indicates, when it is on, that the main CPU may access SIO.
2. Main CPU reads or writes SIO (I/O address 06H).
3. Main CPU writes bit 1 of the command register (I/O address 01H) and sets FF.

- Operation sequence between the sub-CPU and gate array .

1. Sub-CPU waits until its port 22 goes high (this occurs when FF is reset by the main CPU), indicating that main CPU has stored a command in SIO.
2. Sub-CPU issues the shift clock (SCK) and reads in the command from SIO one bit at a time and performs the specified processing.
3. Sub-CPU activates its port 22 to set the FF-setting. The FF informs the main CPU that the command has been received and the SIO is now available for access by the main CPU.

- Fig. 2-27 illustrates the interfacing operation between the main CPU and sub-CPU 7508 via the gate array.




Fig. 2-27 Main CPU and Sub-CPU Interfacing Signal Timing

As can be learned from the figure, the handshake is accomplished via the SIO READY signal as follows:

{	When SIO READY is set	: Z80	←→GAH40M
	When SIO READY is reset	: 7508	←→GAH40M

The SIO READY signal is set and reset by the following signals:

SIO READY is reset when READY FF is reset by bit 0 of Z80 I/O address 01.

SIO READY is set by 7508 port 22.

- The SIO READY signal is set and reset either by a command (data) or interrupt. The operations are illustrated by Fig. 2-28




Fig. 2-28 Main CPU and Sub-CPU Interfacing Operations

(Serial Data/Command Transfer)

Data such as A-D conversion data which are exchanged between the following components are serially transferred:

- (1) Between sub-CPU 7508 (2E) and A-D converter 7001 (1D)
 - AN0 channel selection and temperature data transfer
 - AN1 channel selection and battery voltage data transfer
 - AN2 channel selection and external analog input data transfer
 - AN3 channel selection and barcode data transfer
- (2) Between sub-CPU 7508 (2E) and gate array GAH40M (4C)
 - Channel selections listed in (1) above and data transfer
 - Keyboard and DIP switch data transfer

Fig. 2-29 shows the transfer paths of the above serial data.




Fig. 2-29 Serial Data Transfer

The operations listed in (1) and (2) above are controlled by the appropriate commands of the main CPU and the sub-CPU 7508. The operation sequence executed when the main CPU reads data from the A-D converter 7001 is shown below.

- (1) Main CPU reads I/O address 05 and examines whether bit is on (high) – examines whether a analog data read command may be issued by checking the state of the handshaking FF in the gate array GAH40M (bit 0 of I/O address 05). If the previous command has been processed, bit 0 is on, indicating that the command may be issued (as signalled by RDY SIO).
- (2) Main CPU writes the 1-byte command at I/O address 06 (SIOR resistor) – stores the command in the SIOR register in the gate array GAH40M.
- (3) Main CPU writes bit 1 of I/O address "01" – this causes an interrupt to sub-CPU which informs it that the command has been stored in the SIOR register (RDY SIO is reset).
- (4) Sub-CPU issues eight shift clock (SCK) pulses to gate array and reads in the 8-bit command from the SIOR register.
- (5) According to the received command, sub-CPU activates (lowers) the \overline{CS} signal to the A-D converter to select it and then issues the channel selection data in synchronization with the shift clock.

- (6) Sub-CPU deactivates (raises) the \overline{CS} signal to allow the A-D converter to perform the specified A-D conversion. Then, the sub-CPU lowers the \overline{CS} signal again and reads in the converted data by issuing eight read shift clock pulses.
- (7) Sub-CPU sends the A-D converted data, in synchronization with the shift clock pulses, to the SIOR register in the gate array GAH40M.
- (8) Main CPU reads I/O address 06 to read in the 1-byte data.

2.3.1.2 Data/Command Exchange between Main CPU and Sub-CPU 6303 via SED1320

Data/Commands are transferred in an 8-bit parallel format between Z80, the main CPU, and the sub-CPU 6303 via two registers in the gate array SED1320. Fig. 2-30 illustrates the control flow.




Fig. 2-30 Control Flow for Data/Command Transfer between Z80 and 6303

Handshaking between the Z80 and 6303 is performed via the two status registers in SED1320 which are respectively assigned to the CPUs. Each of the registers has Input Buffer Full (IBF), Output Buffer Full (OBF), and Flag (F1) bits as shown in Fig. 2-31. Data outputs (write) and inputs (read) are controlled by the state of these status bits. The handshaking between the two CPUs is explained below.




Fig. 2-31 Handshaking Between Z80 and 6303

The status registers are accessed from both Z80 and are 6303 and used as follows:

Output

When either the Z80 or 6303 outputs 1-byte data, the OBF bit of one status register and the IBF bit of the other status register are set. This informs the other CPU that the 1-byte data has been stored in the gate array SED1320, ready to be read.

Input

When the CPU reads the data from SED1320, the IBF bit of its status register and the OBF bit of the other register are reset after the data is read in. These input and output operations are asynchronous.

2.3.1.3 Memory Space

There is a memory space on the MAPLE board which includes the following RAMs and ROMs:




Fig. 2-32 Memory Space

2.3.2 Operations of Main CPU (70008)

The Main CPU Z80 operates using control programs contained in the 32kB ROM (2A) to control the slave CPU 6303, sub-CPU 7508, gate arrays, D-RAM, and serial controller 82C51, etc. The slave and sub-CPU's are controlled via the handshaking gate arrays.

These control operations are accomplished using the I/O addresses listed in table 2-4.

Table 2-4 I/O Address

I/O address	Read/Write access	Circuit component	Function
0000	R	GAH40M	Input Capture register (L) command trigger
	W	GAH40M	Control register
0001	R	GAH40M	Input Capture register (H) command trigger
	W	GAH40M	Command register
0002	R	GAH40M	Input Capture register (L) barcode trigger
	W	GAH40M	Control register
0003	R	GAH40M	Input Capture register (H) barcode trigger
0004	R	GAH40M	Interrupt Status register
	W	GAH40M	Interrupt Enable register
0005	R	GAH40M	Status register
0006	R	GAH40M	Serial I/O register
	W		Serial I/O register
0007 ? 0008			Unused
000C	W	82C51	Command
000D	R/W	82C51	Data
000E	R	SED 1320	Status
000F	R	SED 1320	Data
	W		Command register
0010 ? 00FF			Unused

2.3.2.1 Reset

Three negative going swings of the clock signal supplied at the \overline{RS} terminal cause the internal initialization of the line CPU 70008, which then waits for the reset condition to be removed. When the reset signal is discontinued, the CPU begins executing its program from address 0000H (the start address of the ROM located at 2A). The internal initialization sequence occurs as follows:

- Resetting the Program Counter (PC) to 0000H
- Resetting the Interrupt Enable flipflop (IFF) to 0
- Resetting the Index register (I) and the memory Refresh register (R) to 00
- Resetting the interrupt mode to 0
- Forcing all address/data bus lines in the high impedance state
- Deactivating all control signals

2.3.2.2 Memory Bank Switching

The main CPU controls memory using 16 address lines, making it capable accessing a memory space of 64k bytes from address 0000 to FFFF. However, the CPU memory space includes a 32k byte ROM and an option unit ROM, in addition to the 64k byte dynamic RAM. To allow the CPU to access this entire memory space which is greater than 64k bytes, bank switching signals are used.

Note: When a RAM disk is used as option unit, no memory bank switching is made but the main CPU controls the external RAM as an I/O port.




Fig. 2-33 Memory Configuration

The entire memory space is divided into the four banks (listed in Table 2.5), which are selected by a combination of the BANK 0 and BK 2 signals shown in Fig. 2-32.

Table 2-5 Memory Bank Selection

Address	BK2				
	1	1	0	0	
BANK 0		0	1	0	1
FFFF	D-RAM (H)	D-RAM (H)	OPTION ROM (H)	OPTION ROM (H)	
8000	IPL ROM	D-RAM (L)	IPL ROM	OPTION ROM (L)	
7FFF					
0000					

As shown in Fig. 2-33, two bank control signals, BANK 0 and $\overline{\text{BK 2}}$, are used, both are fed to the gate array GAH40D. Because $\overline{\text{BK 2}}$ is pulled up on the MAPLE board, only the left two D-RAMs and IPL ROM are addressed when no option unit (with ROM) is available.

2.3.2.3 Interrupt

There are only two external interrupt signals to the main CPU; $\overline{\text{INTR}}$ and $\overline{\text{BURQ}}$. The $\overline{\text{NMI}}$ signal is not used. The main CPU interrupts are discussed in the following.

1. INTR interrupts

The INTR interrupts include the interrupts INTO through INT5 from the sub-CPU 7508, the serial controller 82C51, the RS-232C interface, the gate array GAH40M, and the option unit. These interrupts multiplexed by GAH40M and fed to the main CPU as single interrupt request via the gate array GAH40D (Fig. 2-34).




Fig. 2-34 INTR Interrupt Request Routing

The two interrupt requests of INT3 (Input Capture flag) and INT4 (Overflow flag) are generated within GAH40M. All six interrupts are controlled in GAH40M from the main CPU by the corresponding interrupt control bits at I/O address 0004 listed in Table 2-6

Table 2-6 Interrupt Control Bits

Interrupt control bit	Bit name	Interrupt vector	Interrupt control bit	Bit name	Interrupt vector
7	Unused	—	3	IER 3 (ICF)	F6
6	Unused	—	2	IER 2 (RS-232C)	F4
5	IER 5 (Option unit)	FA	1	IER 1 (SIO 82C51)	F2
4	IER 4 (OVF)	FB	0	IER 0 (sub-CPU 7508)	F0

When the INTR signal is generated with the interrupt enabled (i.e., the corresponding IER bit ON), the main CPU enters the interrupt processing program after the current instruction has been executed.

2. $\overline{\text{BURQ}}$ interrupt

This interrupt request signal is fed from the option unit to the main CPU. When it goes low, the main CPU forces the address bus, data bus, and system control terminals ($\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, and $\overline{\text{WD}}$) in to a high impedance state, making the buses available for use by the option unit after the current instruction has been executed.

*The interrupt request signals and their function summaries are listed in Table 2-7 in priority order.


Table 2-7 Interrupt Request Signal and Their Priority

Interrupt Priority order	Signal name	Function	Vector address
Highest ↑	BUR \bar{Q}	External bus request from option unit	—
	NM \bar{I}	Unused	—
	INTR (INT 0)	Alarm and low voltage detection from sub-CPU 7508	F0
	INTR (INT 1)	1-byte received from serial controller 82C51	F2
	INTR (INT 2)	CD signal from RS-232C interface	F4
	INTR (INT 3)	Barcode trigger within gate array GAH40M	F6
	INTR (INT 4)	Free running counter overflow within gate array GAH40M	F8
Lowest	INTR (INT 5)	Interrupt from option unit	FA

3. Interrupt vectors

When accepting an enabled interrupt request via the \bar{Z} -INT terminal of GAH40D, the main CPU makes an indirect call to the interrupt processing routine using the contents of the I register and the read vector address – this call is called maskable interrupt mode 2 operation.

Fig. 2-35 shows the signal timing from the time the interrupt is accepted until the interrupt routine is entered by the indirect call. A concept of the controlling scheme is also presented.

**Fig. 2-35 Interrupt Routine Call Control and Timing**

When the $\overline{Z-INT}$ signal is activated, the main CPU samples the signal at the rising edge of the clock signal in the last state of the current instruction execution and generates an M1 cycle which includes two extra wait cycles. Then, the CPU reads data (a vector address) from GAH40M at the rising edge of T3 in the M1 cycle and begins the interrupt processing.

Observed Memory Control Signal Waveforms

(Top) CLK:

Measured at 4A, pin 6

(Second from top) M1:

Measured at 4A, pin 27

(Second from bottom) \overline{MRQ} :

Measured at 4A, pin 19

(Bottom) RF:

Measured at 4A, pin 28




Fig. 2-36 CLK, M1, \overline{MRQ} , and RF

(Top) CLK:

Measured at 4A, pin 6

(Second from top) \overline{MRQ} :

Measured at 4A, pin 19

(Second from bottom) \overline{RF} :

Measured at 4A, pin 28

(Bottom) \overline{RD} :

Measured at 4A, pin 21




Fig. 2-37 CLK, \overline{MRQ} , \overline{RF} , and \overline{RD}

Observed D-RAM Control Signal Waveforms(Top) $\overline{W1}$:

Measured at 6A, pin 18

(Second from top) $\overline{RAS1}$:


Measured at 6A, pin 17

(Second from bottom) $\overline{CAS1}$:


Measured at 6A, pin 44

(Bottom) \overline{RF} :

Measured at 6A, pin 40



Enlarged

**Fig. 2-38 $\overline{W1}$, $\overline{RAS1}$, $\overline{CAS1}$, and \overline{RF}**


Observed D-RAM Refresh Signal Waveforms

(Top) $\overline{Z-RF}$:

Measured at 6A, pin 29

(Bottom) \overline{RF} :

Measured at 6A, pin 40



Enlarged




Fig. 2-39 $\overline{Z-RF}$ and \overline{RF}

2.3.3 Operations of Slave CPU 6303

The slave CPU 6303 is an 8-bit CMOS CPU, which controls the microcassette tape (MCT), liquid crystal display (LCD), ROM files, external speaker, and serial interface.

2.3.3.1 Operation Modes

The operation mode of the 6303 slave CPU is determined by the state of three ports, P20, P21, and P22. Performance of mode setting is a hardware based function, occurring immediately after power up or whenever the reset switch is pressed. When the reset signal goes high, the CPU latches the state of the three ports in an internal register. When the reset signal is deactivated, the operation mode is determined according to the information latched.

The slave CPU performs the following sequence of operations after each deactivation of the reset signal:

- Latches bits 2, 1, and 0 of port 2 in the Program Control Register.
- Sets the vector address FFFE and the contents of the byte location addressed by FFFF to the program counter.
- Sets the interrupt mask bits.
- A data address is read from the vector address, FFFF, is sent to the program counter, and initiates program execution from that address.
- Program Control Register (0003H) – stores the state of ports 20, 21, and 22, used for determining the operation mode.

Fig. 2-40 illustrates a sample CPU operation mode selection, mode 6 (multiplexed/partial decode), from the shown combination of port states.




Fig. 2-40 Slave CPU Operation Mode Selection Example

Mode selection results in the following memory mapping:





Fig. 2-41 Resultant Memory Mapping Example

Fig. 2-42 illustrates the vector address operation.

* Vector address – program counter



* The CPU stores the contents of the location addressed by the vector address in the program counter.

Fig. 2-42 Vector Address Operation

2.3.3.2 Internal Registers and External Memories

Tabel 2-8 lists the internal registers and external memory locations which are used as various control addresses.

Table 2-8 Internal Registers and External Memory Locations

	Address	Function	Read/ Write	Bit							
				7	6	5	4	3	2	1	0
6	0000	I/O port 1 data direction register		I/O Control For Address 0002							
	0001	I/O port 2 data direction register		I/O control for address 0003							
	0002	I/O port 1 port address		Speaker power supply	Speaker output	SERIAL POUT	SERIAL PIN	μMCT HSW	μMCT WE	μMCT ERAH	μMCT HMT
	0003	I/O port 2 port address		—	—	—	SERIAL PTX	SERIAL PRX	—	μMCT WD	PRD
	0004	I/O port 3 data direction register		I/O control for address 0006							
	0005	I/O port 4 data direction register		I/O control for address 0007							
3	0006	I/O port 3 port address		Address (lower 8 bits)/data bus							
	0007	I/O port 4 port address		Address bus (upper 8 bits)							
	0008	Timer control/status register									
	0009	Counter (upper 8 bits)		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	000A	Counter (lower 8 bits)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	000B	Output compare register (upper 8 bits)		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	000C	Output compare register (lower 8 bits)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

	Address	Function	Read/ Write	Bit								
				7	6	5	4	3	2	1	0	
6 3 0 3	000D	Input Capture register (upper 8 bits)		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	000E	Input Capture register (lower 8 bits)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	000F	Control/status register		FLAG	IRQ enable	—	OSS	LATCH enable	—	—	—	
	0010	Baudrate/Mode Control register		—	—	—	—	Clock control		Baudrate control		
	0011	TX and RX control/status register		RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	
	0012	Receive data register		MSB								LSB
	0013	Transmit data register		MSB								LSB
	0014	RAM control register		Stand-by power	RAM enable	—	—	—	—	—	—	
G A H 4 0 S	0020	Counter (upper byte) input	R	CNTR Count	—	—	Microcassette tape drive counter data				Bit 8	
		Counter reset	W	—	—	—	—	—	—	—	—	
	0021	Counter (lower byte)	R	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		Command register	W	STOP CNT	FAST	—	MTC	MTB	MTA	SW MCT	SW PR	
	0022	P-ROM address (upper 8 byte)	W	Upper P-ROM address bits								
	0023	P-ROM address (lower 8 byte)	W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		P-ROM read data	R	MSB								LSB
	S E D 1 3 2 0	0024	Controller instruction register	W								
0025		Controller data buffer	R									
		Controller data buffer	W									
0026		Controller status register	R									
		Port data output register (data)	W									
0027		Port data input register	R									
		Port data output register (command)	W									
0028		Interrupt enable register	W								SED 1320 6303	

GAH
40S

2.3.3.3 Slave CPU Interrupt

$\overline{\text{INTR}}$ is the only interrupt request signal to the slave CPU 6303; the $\overline{\text{NMI}}$ signal is not used. The slave CPU interrupt is discussed in the following:

Interrupt control

As shown in Fig. 2-43, the interrupt request signal is generated in SED1320 and fed to the slave CPU via GAH40S. This signal is used when the main CPU sends a command to the slave CPU via the PDIR register in SED1320 and is reset when the slave CPU reads the CSR register in SED1320.




Fig. 2-43 Slave CPU Interrupt Control Block Diagram

The $\overline{\text{INTR}}$ signal is generated in SED1320 when the main CPU initiates a command, which is in turn fed to GAH40S. The signal then interrupts the slave CPU under an interrupt mask control by the slave CPU (the interrupt is disabled by bit 0 of 6303 address 0028 – enabled when the bit is 1). When interrupted, the slave CPU fetches the command by reading address 0027.

Slave CPU 6303 basic clock signal waveforms

(Top) EXTAL:

Measured at 13D, pin 3

(Center) E:

Measured at 13D, pin 40

(Bottom) AS:

Measured at 13D, pin 39




Fig. 2-44

2.3.4 Operations of the 7508 Sub-CPU

2.3.4.1 Operation During Power Off

During power off, the 7508 sub-CPU performs two important functions; it monitors pin 23 at port 00, checking for a change of state indicating the power switch has been turned on; it also monitors battery voltage every 10 seconds to assure that there is adequate power supply to maintain data in RAM and to provide backup power for the main battery.

- **Battery voltage monitoring**

The sub-CPU 7508 enables port 23 (pin 5) every 10 seconds for a period of approximately 7.5 ms in order to supply the Vcc source to the A-D converter. It then turns on port 21, pin 3, (low) to put the A-D converter in the interface mode. One-byte serial data is then output with a series of eight shift clock pulses over the SI and SO signal lines respectively to select the A-D converter channel for battery voltage check (AN1). After channel selection data is issued, the 7508 returns port 21 from low to high to change the A-D converter mode from interface to A-D conversion. This causes the converter to initiate an A-D conversion through the specified channel. The converted result is stored in the shift register in the converter. After returning port 21 low (the interface mode), the 7508 issues shift clock pulses to read in the digital data, bit by bit. This data is examined to determine the main battery voltage. If the voltage is found to be below a certain level, the battery voltage line is backed up from the auxiliary battery by using a port 42.

2.3.4.2 Operation While Power Is On

While power is on, the 7508 sub-CPU performs the following functions:

- **Keyboard Control** – Controls the keyboard matrix using key scan signals (KSCO-8) and key return signals (KRTNO-7)
- **DIP Switch (SW1) Monitoring** – Checks DIP switch 1 during initialization using signals KSC9 and KRTN1-7.
- **Battery Voltage Monitoring Support Functions** – Includes such operations as main CPU interrupt via gate array GAH40M (Low voltage interrupt) and back-up power provision via the auxiliary battery.
- **Analog Trigger Signal Detection** – Detects a triggering signal in the analog input interface to control the A-D converter and read analog input data.

Observed Shift Clock Wave Forms

SCK:

Measured at 1D, pin 4

Figures 2-45 through 2-47 show the SCK signal waveforms which should be observed during a serial data transfer. Fig. 2-45 is an enlargement of the single negative going pulse shown in Fig. 2-47. Fig. 2-46 further enlarges one pulse in Fig. 2-44.

The three pulses shown in fig. 2-46 are used to allow the 7508 to perform the following operations, in order from left to right:

- 1) Fetch the command stored in the gate array GAH40M to 7508.
- 2) Select the μ PD7008 channel.
- 3) Read the A-D converted data from μ PD7001.

Note: Fig. 2-46 and 2-47 are enlargements of the signal shown in Fig. 2-45.




Fig. 2-45 SCK Signal Waveform (Serial Data Transfer) Enlargement




Fig. 2-46 SCK Waveform Pulse Enlargement 2 (Serial Data Transfer)




Fig. 2-47 SCK Signal Waveforms During Serial Data Transfer

2.4 Clock Generator Circuit

There are three clock oscillator circuits listed in Table 2-9 on the MAPLE board. Two clock pulse signals of these three are fed to the IC 6A, which divides and distributes them to the LSIs listed in the table. The remaining signal is generated by a CR oscillator circuit and used as the switching signal for the DC-DC converters which generate special voltages.

Table 2-9 Clock Oscillator Circuits

Oscillator Circuit	Primary Frequency	Output Frequency and Signal Destination
Main oscillator circuit (CR1)	9.8304 MHz	4.9 MHz → 7C
Clock oscillator circuit (CR2)	32.768 kHz	1.0 kHz → 2E
Voltage regulator oscillator circuit	35 kHz	35 kHz → RS-232C, ($\pm 8V$) → LCD regulator ($-15V$) 5V regulator (+5V)

2.4.1. CR1 Oscillator Circuit

The CR1 oscillator circuit starts functioning when power is turned on. The output is amplified by IC 7B and is then fed to IC 6A. This IC consists of two frequency divider circuits and the primary frequency is halved and quartered to produce two clock signals of 4.9 MHz and 2.45 MHz.




Fig. 2-48 CR1 Oscillator Circuit

The primary and divided frequency output signal waveforms are as shown in Fig. 2-49.

The 2.45 MHz clock signal is supplied to the main CPU (4A), gate array GAH40M (4A), and serial controller (2C), and used as their basic clocks.




Fig. 2-49 CR1 Clock Signal Waveforms

The 4.9 MHz clock signal is supplied to the LCD controller (7C) and used as the basic clock signal for LCD display control. This signal is further halved within the controller. The output clock signal of 2.45 MHz is fed to the external clock signal input terminal (EXTAL) of the 6303 slave CPU. Thus, the signal is quartered within the slave CPU to a clock signal of 614 kHz and used as its operation clock signal.




Fig. 2-50 LCD Controller and Slave CPU Operation Clock Signal Waveforms

2.4.2 CR2 Oscillator Circuit

The output of the 32.768 kHz crystal oscillator is used as the counting signal for the built-in clock and as the D-RAM refreshing timing pulse. Thus, the oscillator circuit is always backed up by the battery (from the VB line) to ensure the 32.768 kHz clock signal to be supplied to IC 6A (GAH40D), regardless whether power is on or off.

Fig. 2-51 is a circuit diagram of the CR2 oscillator circuit.




Fig. 2-51 CR2 Oscillator Circuit

The signal waveforms at various points should be observed as shown in Fig. 2-52.

- The 1 kHz output to the 7508 (pin 51 of GAH40D) is available while power is off.




Fig. 2-52

Circuit operations

< While power is on >

While power is on, port 70 of the 4-bit sub-CPU is held low. This low signal is fed to the base of transistor Q25 after being inverted twice by ICs 3E and 12D, maintaining the transistor in conduction. This causes Vcc to be supplied to IC 3E, enabling it to oscillate.




Fig. 2-53 CR2 Oscillation Control

< While power is off >

While power is off, the backup voltage VB is supplied to the collector of the transistor Q26, as well as to the base through the resistor R126. A zener diode, ZD3, is inserted across the base of Q26 and ground. ZD3 has a zener breakdown voltage of 4V and breaks down when the base potential rises towards the VB (+5V) voltage beyond 4V. The zener breakdown is removed when the base potential falls below 4V. An infinite repetition of this alternation causes Q26 to continue switching on and off, outputting a voltage of approximately 4V at the emitter. This output is connected to the same line as the collector of transistor Q25 and causes Vcc to be supplied to IC 3E, ensuring the same oscillation as when power is on.




Fig. 2-54

2.4.3 Voltage Regulator Oscillator Circuit

This circuit is a CR oscillator circuit, consisting of the resistor R90 (68 kohms) and the capacitor C26 (220 pF), oscillates at a frequency of approximately 35 kHz. The output is amplified by IC 14D and supplied to the following three circuits:

- RS-232C DC-DC converter circuit
- LCD DC-DC converter circuit
- ROM capsule biasing circuit




Fig. 2-55 Voltage Regulator Oscillator Circuit




Fig. 2-56

2.4.4 Other Oscillator Circuits

Sub-CPU 7508 and A/D converter have own CR oscillator by using the external components. Sub-CPU clock is adjustable with VR3.

2.4.4.1 Sub-CPU 7508 Clock Signal Oscillator Circuit

This circuit oscillates at a frequency of approximately 200 kHz, using an external capacitor and the variable resistor VR3.

The output signal waveforms should be observed at the indicated points as in Fig. 2-57.




Fig. 2-57 7508 Clock Signal Oscillator Circuit Output Signal Waveforms

2.4.4.2 A-D Converter Clock Signal Oscillator.

This circuit oscillates at a frequency of approximately 480 kHz using an external capacitor and resistor. The signal waveforms at the indicated points should be observed as shown in Fig. 2-58.




Fig. 2-58 A-D Converter Clock Signal Oscillator Waveforms

○ Figures 2-59 and 2-60 show the timing relationship among major clock signals.




Fig. 2-59




Fig. 2-60

2.5 Jumper and Switch Setting

All the jumpers and switches including a DIP switch mounted on the MAPLE board are listed in Table 2-10 together with their summarized functions.

Table 2-10 Jumper And Switch Settings

Name	Standard Setting	Circuit Drawing Coordination	Associated Signal/Function	
J1	T/N	A-2	HLTA: Open – Specifies Toshiba unit. Closed – Specifies NEC unit.	
J2	OFF	A-6	OVERCHARGE: Open – Controls overcharge protection.	
J3	OFF	C-7	TEST: Closed – Operates sub-CPU 7508 in test mode.	
J4	ON	D-7	Analog Input pull-up: Closed – pulls up ANIN input line to VB through a 100 kohm resistor.	
J5	**A/B	E-6/7	LP pulse hold: A – Holds 8 LP pulses. B – Provides no LP pulse holding.	
SW1	OFF	C-7	Power switch	
SW2	*N/O	C-7	Reset switch (main frame system rest)	
SW3	ON	A-7	Auxiliary battery switch: ON – Enables backup from auxiliary battery.	
S W 4	1	–	Used to keyboard models.	
	2	–		
	3	–		
	4	–		
	5	–		
	6	–		
	7	–		
	8	–		
S W 5	A	*N/O	A-4/5	Ensures initialization during backed-up operation.
	B	*N/O	D-6	Initial reset: Sub-CPU 7508 reset

Notes:

- * A push switch containing two sets of contacts.
- ** A or B is selected depending on the used LCD.

Jumpers and Switches

Fig. 2-61 shows the locations of the jumpers and switches used on the MAPLE board and illustrates their setting positions (ON/OFF, A/B, etc.).




Fig. 2-61 MAPLE Board Jumpers and Switches

2.5.1 Jumpers

The functions of the individual jumpers are detailed in the following (see Table 2-10 for a summary of their functions).

2.5.1.1 J1

This jumper is provided in order to permit use of either of two available main CPU types. (The main CPU is located at 4A on the MAPLE board.) One of two terminals may be selected, T and N terminals, respectively, to disable and enable the HLTA signal line, reconciling the difference in line control between the two types of main CPUs. (The line relates to the DRAM refresh.)

T – Terminal T is selected when a TOSHIBA CPU (parts No. X400084005) is used. When the T and center terminals are jumpered, the main CPU output signal, HLTA, is disabled. (The terminal is open; i.e., not connected to any other terminal.)

N – Terminal N is selected when a NEC CPU (parts No. X400070008) is used.

* Caution: Examine the main CPU type before setting this jumper.

2.5.1.2 J2

This jumper is provided to allow for protection against main battery overcharge. When the ON and center terminals are jumpered, the control by the sub-CPU 7508 is disabled, forcing a normal (high current) charge to be maintained as long as the ac adaptor is connected. This setting may result in an overcharge condition of the main battery, which may shorten its life.

2.5.1.3 J3

J3 is a maintenance purpose jumper used for testing the sub-CPU 7508. To open (set off) this jumper, put the jumper block as shown in Fig. 2-62; leaving one terminal pin open. OFF is the standard setting. The ON setting disables the normal sub-CPU operation.




Fig. 2-62

2.5.1.4 J4

Jumper J4 allows for pull-up of the analog input (ANIN) signal input. Because the ANIN signal input voltage ranges from 0 to +2.0V, the jumper may need to be reset depending on the connected analog device.

2.5.1.5 J5

Jumper J5 is used to eliminate vertical ghost display lines which may appear due to the characteristics of the LCD unit. Its setting depends on the installed LCD unit (or the LCD panel, to be precise). J5 may need to be reset when the LCD unit is replaced so that ghosts, if observed, are eliminated.

2.5.2 Switches

Five switches are mounted on the MAPLE board as shown in Fig. 2-61. Their functions are detailed in the following.

2.5.2.1 SW1

This switch is used to turn the computer on and off. It is connected to a port of the sub-CPU 7508 which controls power on/off by sensing a setting change of this switch. Thus, it may be ineffective when the sub-CPU loses the normal power-on/off sequence control capability because the computer can, through a programming error, get into a software loop.

2.5.2.2 SW2

This is the RESET switch which is accessible at the left side of the computer. It is connected to another port of the sub-CPU. The switch causes all of the computer sections except for the sub-CPU to be initialized, it is ineffective when the sub-CPU is not operating normally.

2.5.2.3 SW3

This switch allows the user to enable or disable the charging and discharging circuits for the auxiliary battery, soldered on the MAPLE board. It is provided in order to prevent complete auxiliary battery discharge and thereby protect the battery from deterioration when the PX-8 unit is stored unused for a long period of time. The switch must be set ON whenever the board is in service, otherwise, the normal backup operation would not be in effect. After a low voltage condition is detected, the Ni-Cd battery life is shortened if left completely discharged.

2.5.2.4 SW4

This DIP switch assembly is used to select an international character set. The individual switches are read only when the system is initialized to allow the computer to operate on the selected character set. Table 2-11 shows the available character sets and the corresponding SW4 settings.

Table 2-11 Character Set Selection SW4 Setting

Setting Character set	SW4							
	1	2	3	4	5	6	7	8
ASCII	1	1	1	1	0	1	0	0
French	0	1	1	1	0	1	0	0
German	1	0	1	1	0	1	0	0
English	0	0	1	1	0	1	0	0
Danish	1	1	0	1	0	1	0	0
Swedish	0	1	0	1	0	1	0	0
Norwegian	0	1	1	0	0	1	0	0
Italy	1	0	0	1	0	1	0	0
Spain	0	0	0	1	0	1	0	0
HASCI	0	0	0	0	0	1	1	0
Japanese (Japanese)	1	0	0	0	0	1	0	0
Japanese (JIS)	0	0	0	0	0	0	0	0
Japanese (touch 16)	1	0	0	0	0	0	0	0

Note: 1 indicates that the switch is closed and 0 indicates that the switch is open.

- SW4-5 is used to check whether the RAM disk contents of the RAM unit are correct:
 - ON: The check is made when power is turned ON in the Restart mode.
 - OFF: No check is made.
- SW4-6 is used to select the character generator set for screen dump.
- A system initialization can be accomplished in either of the following two ways:
 1. Remove the ROM cartridge cover and press the INITIAL RESET switch (SW5).
 2. Press the RESET switch while holding the SHIFT and GRPH keys down:

2.5.3.2 MAP-LD Board Variable Resistor

This is the variable resistor VR1, found at coordination C6/7 on the circuit diagram, which allows the user to adjust the voltage supplied to the LCD drivers for the optimum liquid crystal twisting. (This adjustment affects the view angle.) It is provided in order to compensate for change in liquid crystal reaction depending on temperature.

2.5.3.3 MAP-MC Board Variable Resistor

This is the variable resistor, located at coordination E2 on the circuit diagram, which allows the user to adjust the microcassette tape speed. An incorrect adjustment of this variable resistor causes the intervals between tape read and write data pulses to deviate from the nominal value, resulting in loss of compatibility with other microcassette tape drives.

2.6 Reset

The reset signal initializes the computer circuit and is used to prevent any abnormal operation at power on (during the logic circuit power voltage rise time), after emergency shut-down due to any computer abnormality, and before subsequent restart. The resetting operation of this computer is accomplished indirectly by software. The sub-CPU internal program differs from other computers, which are reset directly by a switch operation.

Fig. 2-63 outlines the RESET signal circuits.




Fig. 2-63 Reset Signal Circuit Block Diagram

2.6.1 Resetting By SW1 (POWER) and SW2 (RESET)

To use either switch SW1 (POWER) or SW2 (RESET or the RS signal on the circuit diagram), it is requisite that the sub-CPU 7508 be operating normally. When either switch is pressed, the sub-CPU accepts the signal as an interrupt and turns its port 40 low. This signal is fed to the \overline{RST} terminal of the gate array, GAH40D (6A), and is output from the \overline{RSO} terminal, resetting the main CPU and the slave CPU, etc.

2.6.2 Resetting By SW5 (INITIAL RESET)

Switch SW5 allows the sub-CPU itself to be reset. It initializes the sub-CPU's internal settings, including the built-in calendar clock setting, etc. This is the only difference between the reset from switches and the reset by switches SW1 and SW2.

2.6.3 OFF Signal

The OFF signal is provided in association with computer resetting in order to prevent inconveniences such as latch of flipflops in the gate arrays, etc. It provides the gate arrays with the following functions:

< GAH40D >

- Supplies the reset signal to Z80 and 6303, etc.
- Disables the Chip Select signal to the IPL ROM.
- Disables the Z80 read signal line.
- Disables the interrupt signal line to Z80.
- Resets all FFs.
- Disables all outputs other than the above.

< GAH40M >

- Prevents latching of the gate array FFs by forcing the outputs in the high impedance state.

2.7 Keyboard

The keyboard has 72 keys (including function key switches), three light emitting diodes (LEDs), 23 diodes, and three resistors for the LEDs mounted on it. The keyboard is structured in a matrix which is scanned by the sub-CPU 7508. Keyed in data are sent to the main CPU Z80 from the sub-CPU via the gate array GAH40M. In preparation for a situation where the normal keyed-in data transfer to the main CPU is hampered, the sub-CPU incorporates a 7-character key data buffer. Fig. 2-64 is a block diagram illustrating the keyboard input operation.




Fig. 2-64 Keyboard Input Operation Block Diagram

The keyboard keys are scanned by the sub-CPU which controls the key data outputs as follows:

- (1) Key switch (CTRL, SHIFT(R), SHIFT(L), CAPS LOCK, NUM GRPH, and CTRL (right of the space-bar) output control

When any of these keys is pressed for the first time (i.e., it is stet), the sub-CPU issues a MAKE code. When it is pressed for the second time (i.e., it is released), the sub-CPU issues a BREAK code. This is required for the correct keyboard data input, because the keyboard input mode is controlled by these keys and the main CPU has to be informed whether any one of them is in effect. Fig. 2-65 illustrates a sample sequence of key strokes, which includes shift operations in the alphanumeric mode: The sub-CPU issues the MAKE and BREAK codes for the left SHFT key when it is locked and released respectively. The main CPU can display the intended upper case and lower case alphabets as shown below.




Fig. 2-65 Keyboard Data Input And Mode Control Sample

(2) Data keys (other than the function keys)

Each data key issues the corresponding KEY code shown in Table 2-13 only once, when it is pressed. When any key other than a function key depressed, its character code is repeatedly generated by the sub-CPU provided that a feature called Auto Repeat is enabled. This feature is enabled or disabled and the frequency of repetition is selected by software.

1	2	3	4	5	6	7	8	9	10	11	12	13			
14	15	16	17	18	19	20	21	22	23	24	25	26	27		
28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	
43	44	45	46	47	48	49	50	51	52	53	54	55	56		
57	58	59	60	61	62	63	64	65	66	67	68	69			
	70													72	
															71

Table 2-13

Upper Code Byte Lower Code Byte	0	1	2	3	4	5	6	7	8	9	A	B
0	2	1	29	46	62	21	37	54	12			
1	3	14	30	47	63	22	38	55	13			
2	4	15	31	48	64	23	39	56			OFF 43	ON 43
3	5	16	32	49	65	24	40	71			OFF 57	ON 57
4	6	17	33	50	66	25	41	58			OFF 70	ON 70
5	7	18	34	51	67	26	42	59			OFF 72	ON 72
6	8	19	35	52	10	27	44	60			OFF 68	ON 68
7	9	20	36	53	11	28	45	61			OFF 69	ON 69
8												
9												

2.7.1 Key Switch Structure

A key switch made up of a key top and a switch as shown in Fig. 2-66. (A dust-proof switch cover is inserted between the key top and switch of a function key.)




Fig. 2-66 Key Switch Structure

The switch uses a pair of mechanical contacts. The spring contact moves left and right to make and break contact according to the vertical stroke of the key stem. Fig. 2-67 illustrates the relationship between make and break of the switch contacts and key stroke. The space, shift, and return keys have a press load of approximately 95g, while the rest have that of approximately 65g.




Fig. 2-67 Key Stroke And Switch Action

2.7.2 Key Signal Input

The keyboard has a 9 × 8 matrix structure which uses nine keyboard scan (KSC) signals and eight keyboard return (KRTN) signals. The scan signals are used as a reference and a pressed key is identified by examining the corresponding return signal lines for make.

Key input is controlled by the 4-bit sub CPU 7508 which is programmed to read, when the computer is initialized, the setting of the DIP SW2 assembly, as well as the key switches. The read key data and the SW2 setting are bit-serially transferred to the IC 4C (GAH40M), where the data are converted from serial to parallel, and further transferred to the main CPU. Fig. 2-68 is a block diagram of the keyboard matrix.




Fig. 2-68 Keyboard Matrix

Normally, IC 1E maintains all the KSC signal lines at the low level. Pressing a key causes a current to flow from the corresponding KRTN signal line on the MAPLE board to the IC through the diodes, pulling the KRTN signal line low. 7508 can detect that a key is pressed from the level change of the KRTN signal line. However, it cannot identify the pressed key which turned the line low. To accomplish this identification, the 7508 monitors the KRTN signal line while outputting pulses over the KSC signal lines as shown in Fig. 2-69. By examining both the KRTN signal line turning low and the KSC signal line, over which a negative going pulse is currently output, the 7508 is able to identify which key has been depressed.




Fig. 2-69 KSC Line Pulse Signals

The KSC signals are controlled by the sub-CPU and the decoder IC 1E, as shown in Table 2-14.

Table 2-14

Input (1E)					Output								
A	B	C	D	0	1	2	3	4	5	6	7	8	9
L	L	L	L	L	H	H	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H	H	H
H	H	L	L	H	H	H	L	H	H	H	H	H	H
L	L	H	L	H	H	H	H	L	H	H	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H	H	H
L	H	H	L	H	H	H	H	H	H	L	H	H	H
H	H	H	L	H	H	H	H	H	H	H	L	H	H
L	L	L	H	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

The 7508 provides signals from ports 30 through 33 as shown in Fig. 2-70. The IC 1E generates the KSC pulse signals KSCO through KSC8 according to Table 2-14.




Fig. 2-70

< DIP Switch Assembly SW4 Setting Detection >

This switch assembly forms a matrix of the KSC8 line and the KRTN lines KRTN0 through KRTN7 as shown in Fig. 2-71. Thus, its setting can be read in the same way as a normal key switch.




Fig. 2-71 SW4 Matrix

2.7.3 Key Input Control

When two or more keys are simultaneously pressed, keyboards which use a matrix structure such as described above may not be able to identify any of the pressed keys. To remove this inconvenience, the 7508 is programmed such that, when two or more keys are simultaneously pressed during one scan cycle (approximately 10 ms), the key operation is determined to be an error and no key input is accepted until only a single key is pressed. Assume for example that the keys A, B, and C in Fig. 2-72 are simultaneously pressed. The KSC1 signal will pull both the KRTN1 and KRTN6 lines low and will not be able to be determined which is pressed. The KRTN1 line goes low when the KSC1 line is activated (low) because the two lines are connected via the A contacts. The KRTN6 line is pulled low during the KSC1 time because the pulse signal is routed to the KRTN6 line through A contacts, KRTN1 line, B contacts, KSC2 line, and C contacts.




Fig. 2-72

2.7.4 Keyboard Circuit Element Layout

23 diodes and 3 resistors are placed on the keyboard, in addition to the key switches and LEDs. The diodes are put in the switch section of the keys indicated in Fig. 2-73. Their locations and names are printed on the back side of the keyboard board. The resistors are located as shown in Fig. 2-73.




Fig. 2-73

Note: The Auto Repeat feature is ineffective for the following keys. (See Fig. 2-73)

2 ~ 9, 43, 57, 68, 69, 70, and 72

2.8 LCD Unit

The LCD unit consists of a driver board (MAP-LD) and a liquid crystal display panel, and provides a display area of 480 x 64 dots. The display panel is provided with a ratchet which allows adjustment for the optimum view angle. Fig. 2-74 is a control block diagram.





Fig. 2-74 LCD Unit Control Block Diagram

The LCD unit is controlled by the slave CPU 6303 as shown in the above block diagram. In the character mode, the character generator in SED1320 is used for display. In the graphic mode, however, the data from the 6kB RAM are displayed with all the data bits corresponding to the 480 x 64 display dots (or segments), one to one. In either mode, data are output bit-serially from SED1320 in synchronization with the X-Y drive line signals.

2.8.1 Liquid Crystal Display Panel Structure

The Liquid Crystal Display (LCD) display panel is a 480 x 64 dot matrix display panel which uses a twisted nematic (TNM) effect type liquid crystal – one of the voltage effect types. It is structured as shown in Fig. 2-75.



Note: The polarization angles of the upper and lower polarizer plates differ by 90 degrees.




Fig. 2-75

2.8.2 Theory of Operation

The liquid crystal is confined between the upper and lower glass plates. The upper glass plate has many of electrodes regularly arranged on it. The liquid crystal characteristically shows a twisted motion, when a voltage is applied across it, depending on the magnitude of the voltage any the direction it takes determined by the direction of the applied electric field. Using of this characteristic for the display screen, light and dark contrast are produced on the panel by applying a voltage across the liquid crystal. To maintain this contrast, however, a refresh operation (a repeated application of voltage) is required similar to the refresh system used for the dynamic RAM.

Optical contrast of the liquid crystal is produced in the mechanism as follows: . First, only the light elements which oscillate in a specific direction are transmitted through the upper polarizer plate onto the liquid crystal. The light, arriving on the liquid crystal, is affected, depending on whether an electric field is applied or not:

< When no electric field is applied >

The penetrating light is polarized by 90°. This causes the oscillation direction of the light to coincide with the polarization direction of the polarizer plate and the light is transmitted through it. Then, the light strikes the bottom reflector plate and is reflected, so that the panel looks light (white).

< When an electric field is applied >

The twisted orientation of the liquid crystal is corrected by the electric field and the optical activity is removed. The oscillation direction of the light penetrating the liquid crystal layer does not coincide with the polarization direction of the lower polarizer plate and is shut off by it. Results in no reflection from the bottom reflector plate so that the panel looks dark (black).

The reaction to the electric field varies depending on temperature. To compensate this, a variable resistor, called VIEW ANGLE is provided in the voltage source circuit.

● Display dot (segment)

Each display dot has an area of 0.45 (high) × 0.41 (wide) mm². These dots are laid out at a vertical pitch of 0.5 mm and at a horizontal pitch of 0.46 mm as shown in Fig. 2-76.




Fig. 2-76 Display Dot Dimensions And Layout

Notes:

As described above, variation of liquid crystal reaction can be compensated for by adjusting the X-Y drive line signal voltage with the sliding type variable resistor VIEW ANGLE over a certain temperature range. If the range is exceeded, however, this compensation is no longer possible, and the LCD panel may exhibit one of the following problems:

< Lower temperature >

- Liquid crystal reaction is slow and a long time is required until selected dots become visible (up to several seconds may be required)
- When the temperature further falls, no selected dots are visible over the entire panel.

< Higher temperature >

- The entire area of the panel looks dark (black) and selected dots are not easily recognizable.

- When the temperature further rises, the entire panel becomes completely black and no selected dots are visible at all.
- * After being exposed to an abnormally low or high temperature, the LCD panel normally restores its original property by itself if it is left at the normal temperature for a while. If the panel is left in an abnormal temperature range beyond a certain limit of time, however, the liquid crystal may be permanently affected and the panel may not return to its original operating condition.

2.8.3 Circuit Operations

The LCD panel is structured as a 480 (horizontal) x 64 (vertical) dot matrix and driven with eight SED1120 X-direction (vertical) drivers and one SED1130 Y-direction (horizontal) driver. The SED1120 drivers, each of which can drive 64 dots, are assigned to eight X drive lines X1 through X8, as shown in Fig. 2-77.




Fig. 2-77 X-Y Drive Scheme

2.8.3.1 Chip Selection

The eight SED1120 X-line drivers are cascaded as shown in Fig. 2-78. Data bits are transferred to one of these eight driver chips, one at a time, by means of a chip-enabling method designed to minimize power consumption.




Fig. 2-78 SED1120 Data Transfer Scheme

In the above circuit, the Latch Pulse (LP) signal is supplied to the Enable Input (EI) terminal of the first (i.e., X1) SED1120 driver. Once the X1 driver is enabled (the internal flipflop is set ON) with a single LP signal pulse, the subsequent drivers X2 through X8 can be sequentially selected (or enabled) by the XECL signal.

2.8.3.2 Data Transfer

Four data lines are connected to each SED1120 driver and four-bit data is serially transferred one bit at a time. The data are transferred to a driver and are converted to parallel by an internal shift register. Fig. 2-79 outlines the timing relationship among the LCD operation signals.




Fig. 2-79 LCD Operation Signal Timing

16 pulses of the data strobing signal XSCl are supplied to each SED1120 driver. During each of these pulses, data bits DIN0 through DIN3 are strobed. These data bits correspond to particular display dots and are transferred in sequence, beginning from those corresponding to the segments of the highest numbers as shown in the enlarged timing diagram in Fig. 2-79. This operation is repeated on all the SED1120 drives, X1 through X8, to display a single horizontal dot line. The series of operations needs to be repeated 64 times to display all dots on the entire LCD panel.

2.8.3 X-Y Display Control Timing




Fig. 2-80

Four displayed dots (or four data bits), are transferred by a single XSCL pulse. (480 dots = $4 \times 120 \times$ SCL pulses). The data bits for one entire dot line in the Y direction, are transferred in a duration of 130 μ s.

A pulse signal LP is generated at the same frequency as the XSCL pulse signal. This signal outputs the Y-line data output signal YD00 when it is activated. This causes the Y-line drive position to be advanced by one dot to designate the next dot line.


Observed LCD X-Line Display Control Signal Waveforms

(Top) LP – measured at CN5, pin 7.

(Second from top) XSCL – measured at CN5, pin 9.

(Second from bottom) XECL – measured at CN5, pin 8.

(Bottom) XD0 – measured at CN5, pin 10.

**Fig. 2-81 LCD X-Line Display Control Signal Waveforms**

(Top) XECL – measured at CN5, pin 8.

(Bottom) XSCL – measured at CN5, pin 3.

The XECL signal selects an X-drive IC (SED1120) from X1 to X8 on the MAP-LD board. 16 XSCL signal pulses correspond to each on XECL pulse, and four display data bits correspond to each on XSCL pulse. Thus, 64 data bits (display dots) are written to the selected X-drive IC in succession. Fig. 2-81 shows waveforms of the XECL and XSCL signals on different time base. 15 XSCL pulses correspond to the first XECL pulse and 16 XSCL pulses correspond to each of the subsequent XECL pulses.




Fig. 2-81 LCD X-LINE Display Control Signal Waveforms

Observed LCD Y-Line Display Control Signal Waveforms

(Top) LP – measured at CN5, pin 7.

(Second from top) YSCL – measured at CN5, pin 3.

(Second from bottom) YSDU – measured at CN5, pin 4.

(Bottom) YSCL – measured at CN5, pin 9.





Fig. 2-83 LCD Y-Line Display Control Signal Waveforms

2.8.4 Jumper J5

This jumper allows the user to select one of two frame (FR) frequencies. It switches the FR signal to change the panel display mode. Jumper terminal A (see Fig. 2-84) is wired when the computer is shipped. Fig. 2-84 shows the FR signal generator circuit which includes the jumper. Fig. 2-85 illustrates the timing relationships among various circuit signals.




Fig. 2-84 FR Signal Generator Circuit

The LP signal is fed to the first stage of the dual 4-bit binary counter, IC 9a. The signal frequency is divided down to one sixteenth ($285 \mu\text{sec} \times 16 = 4.5 \text{ msec}$) and is further fed to the second binary counter. Two outputs are provided from pins 11 (2QA) and 9 (2QC) of the second counter, which respectively have one 32nd and one 128th of the original LP signal frequency.




Fig. 2-85 Timing Relationship Among RF Signal Generator Circuit Signals

Fig. 2-87 shows actual waveforms of the two FR signals.

(Top) J5, A (IC 2a Pin 10)

(Bottom) J5, B (IC 7c Pin 63)




Fig. 2-87 FR Signal Waveforms

The proper FR signal should be selected by jumper J5, according to the nature of the liquid crystal display panel. If the jumper is improperly wired or not wired at all, vertical or horizontal ghost lines may appear on the screen.

Select either signal A or B, observing which gives less ghost and better display quality.

2.9 A-D Converter

This is an A-D converter which has an analog input multiplexer and an input/output serial interface built in. A reference voltage of +2V is supplied to the converter, and is used to compare the various analog input voltages for conversion as shown in Fig. 2-88




Fig. 2-88

2.9.1 Operation Control

The +2V reference voltage and a clock signal of approximately 400 kHz are fed from external circuits when the +5V source is supplied, and the converter is activated. Then, to accomplish an actual A-D conversion, the following sequence of control operations must be externally provided:

1. Channel Selection

After activating a low \overline{CS} signal, the first channel selection address bit is supplied via the SI signal line, together with one shift clock pulse from the \overline{SCK} signal line. Repeating this operation eight times, with the address bit changed each time in sequence, causes the complete desired channel address to be set to the shift register in the converter. This then goes high. This causes the least significant bits of the shift register to be set to the address latch decoder and the channel is selected according to the two bits as shown in Table 2-16.

Table 2-16 Channel Selection

Bit 0	Bit 1	Analog channel
0	0	0 (Temperature)
1	0	1 (Battery voltage)
0	1	2 (External input)
1	1	3 (Barcode)

2.9.1.1 A-D Conversion

Turning the \overline{CS} signal high causes the A-D conversion, using the selected analog input channel when the sequence controller sets virtual bits to the sequential comparison register. An analog voltage equivalent to the value of the bits set in the sequential comparison register is generated by the converter and compared with the input analog voltage by a built-in comparator. It is then determined whether or not to reset any of the virtual bits, depending on the compared result. This operation is repeated until the exact combination of bits, which is equivalent to the input analog voltage, is finally set in the sequential comparison register. This sequence of operations requires a minimum of 56 clock pulses, and the entire sequence is repeated until the \overline{CS} signal is turned low. Thus, the sequential comparison register is refreshed approximately 14 every μs ($2.5 \mu s \times 56 = 140 \mu s$) because the clock cycle is approximately 400 kHz.

2.9.1.2 Converted Digital Data Read


Turning the \overline{CS} low causes the sequence controller to stop operating, terminating the conversion. Approximately $12.5 \mu s$ (a duration of 5 clock pulses) after this, the internal \overline{CS} signal, which is used in the sequence controller, goes low, allowing the converter to be interfaced with the external circuit via signal terminals such as SO and \overline{SCK} , etc. The contents of the sequential comparison register have been set to the shift register by this time. Thus, when the shift clock (\overline{SCK}) pulse is supplied, the digital data is output over the SO line one bit at a time at the rising edge of the pulse.

2.9.1.3 Output Data

A specific value of total error is inherent to this A-D converter due to its physical property which varies depending on reference voltage. It internally converts an input analog voltage to a digital value of eight bits. However, the total error at a reference voltage of 2.0V is equivalent to the two least significant bits. Thus, only the six most significant bits are effective.

2.9.1.4 Timing

Fig. 2-89 shows a conceptual basic operation timing of the converter. The minimum conversion time corresponds to a duration of 56 clock pulses, which is approximately $140 \mu s$ ($2.5 \mu s \times 56 = 140 \mu s$) because the clock cycle is approximately 400 kHz. Thus, a total data transfer time of approximately $400 \mu s$ is required for channel selection and digital data read.



The analog signal input to channel N is sequentially A-D converted and stored in the shift register in duration of time.

Fig. 2-89

2.9.2 Battery Voltage Detector Circuit

The battery voltage detection circuit detects two specific signals from low voltage (approximately 4.7V) and a recharge start voltage (approximately 5V)

When these voltage are sensed, following sequence is initiated.

- Low voltage..... approximately +4.7V

When this voltage is detected, the 7508 forces the current computer operation to an end at an appropriate point (a point at which the terminated operation can be properly resumed) and switch the main battery to the auxiliary battery.

- Recharge start voltage approximately +5V

When this voltage is detected while the AC adaptor is connected, the 7508 switches the charge from trickle to normal mode.

2.9.2.1 Circuit Operations

Fig. 2-90 shows the battery voltage detector circuit. The battery voltage VB is fed to the divider circuit, which consists of R69 and R57, through the fuse F1, and the transistor Q32. The divided voltage is supplied to channel AN1 of the A-D converter. The voltage drop across F1 and Q32 is negligible and the voltage at the AN1 terminal VAN1 is given as follows:

$$AN1 = \frac{VB \cdot R57}{R69 + R57} \quad \text{---} AN1 \approx 0.36 \cdot VB$$

- Low voltage: The converted digital value, which is equivalent to the low voltage of +4.7V, is D9(H) at a reference voltage of +2.0V (the digital equivalent is FF(H)). This value is approximately equivalent to 1.69V. Thus, the VB voltage of 4.7V should generate a potential of 1.75V at terminal AN1 as determined by the following expression:

$$VB(x) = \frac{1.69}{0.36}$$

- Recharge start voltage: The recharge start voltage of +5V is converted to a digital value of E6(H). Thus, the potential at terminal AN1 should be 1.8V.




Fig. 2-90

2.9.3 Temperature Detector Circuit

When the power switch is off, battery power consumption is minimized by optimizing the refresh current according to ambient temperatures. The ambient temperature is sensed by a thermistor and fed to channel AN0 of the A-D converter which detects the reference temperatures.

2.9.3.1 Circuit Operations

Fig. 2-91 shows the temperature detector circuit, including the sensing section. The reference voltage (VRF) is adjusted to +2.0V by VR2. Thus, the potential at point (A) is given as follows, because of the voltage divider circuit consisting of R76 and R111:




Fig. 2-91 Temperature Detector Circuit

$$V_{RF} = \frac{R_{111} \cdot V_x}{R_{76} + R_{111}}$$

$$V_x = \frac{V_{RE} (R_{76} + R_{111})}{R_{111}}$$

$$V_x = \frac{2 (34.8 \times 10^3 + 100 \times 10^3)}{100 \times 10^3} = 2.696 \text{ (V)}$$

Potential at point (A)

The potential (A) is also applied to the voltage divider circuit consisting of R86 and the thermistor TH1, which is the temperature sensor. The potential at the junction of R86 and TH1, V_{TH} , which is supplied to channel AN0, is therefore represented by the following expression:

$$V_{TH} = \frac{R (TH1) \cdot 2.696}{R_{86} + R (TH1)}$$

where the thermistor resistance $R (TH1)$ has the following temperature characteristic:

$$R (TH1) = 56 \text{ K} \exp 4.3 \left(\frac{1}{0.2732 + t} - \frac{1}{0.2982} \right) [t: ^\circ\text{C}]$$

As the temperature rises, the thermistor resistance decreases, causing the voltage supply to the AN0 channel (V_{TH}) to be lowered.

2.9.3.2 Processing By Sub-CPU After Detection

The sub-CPU 7508 converts the AN0 voltage to a digital value based on the reference voltage. The sub-CPU then finds the points that correspond to 25°C and 45°C, and controls the D-RAM refresh current for saving power consumption as follows:

< Temperature range (°C) >	< D-RAM refresh current (μ A) >
45 or above	1400
25 or above	600
Below 25	300

2.9.4 Analog Input (ANIN)

The Analog Input (ANIN) terminal in the analog input interface, which is connected to the AN2 terminal of the A-D converter, provides a universal A-D conversion capability which can convert any analog voltage signal from 0V to +2V to digital data from 00 (H) to FF (H). A triggering output (TRIG) terminal is provided in this interface so that a wide variation of analog devices from a simple one such as a joystick to a complicated measurement instrument can be connected. The ANIN signal line may be pulled up to the +5V supply via the jumper J4.

The input signal is limited from 0V to +5V by voltage limiter diodes, and high frequency noises on the signal line are removed by a filter circuit, including the capacitor C37, before being connected to the A-D converter. Fig. 2-92 shows the barcode control circuit.




Fig. 2-92 Barcode Control Circuit

2.9.5 Barcode Input (BRDT)

The barcode input (BRDT) terminal is connected to the AN3 terminal of the A-D converter, through voltage limiter and noise limiter circuits similar to the ANIN signal line described above, and pins 1 and 2 of the NAND gate 3D. The NAND gate feeds the barcode data input signal to the read circuit, which is discussed in detail in the next section, "Barcode Interface". The AN3 channel provides a route to a special check function for any unacceptable deviation from the nominal voltage levels, +5V and the ground level, of the barcode data signal.

Barcode Interface

There are many barcode systems for each of which a different barcode data read program is required. In addition, there are numerous models of barcode readers whose hardware characteristics (which require different barcode color pattern specifications, scanning angles, and/or reading heights, etc.). This computer incorporates an interface for TTL-compatible, hand-held barcode readers which are discussed in detail in the following:

This interface has a +5V line terminal that can be used to supply the operating power to the connected barcode reader. The supply is controlled by the barcode reader power on/off (SWBCD) signal fed from port 12 of the gate array GAH40M which can be directly controlled by bit B of main CPU address 00.

The barcode data signal line is supplied to the AN3 terminal of the A-D converter, through a voltage limiter and noise eliminator circuits, similar to the ANIN signal line, and port 14 of GAH40M (BCD) after being inverted by the IC 3D as described above. There the signal is examined whether it is active (ON or MARK) or inactive (OFF or SPACE), and each active (MARK) duration (i.e., the pulse width) is measured under the control of the main CPU. Before proceeding to the discussions on the barcode interface circuit operations, basic functional theories of a barcode reader and a sample waveform which it generates from a given barcode pattern are discussed here.

Barcode Reader




Fig. 2-93 Barcode Reader Functional Block Diagram

As shown in Fig. 2-93, the reader has a light source and a reflected light sensor which connects the optical barcode pattern (a series of variations of contrast, generated by the black stripes and exposed white sheet) to a series of electrical pulses. Many barcode readers are of a hand-held type so that each scan inevitably causes a variation in the output pulse signal (BRDT) due to difference of scanning speed as shown in Fig. 2-94.




Fig. 2-94 Barcode Data Signal Variation Due To Scanning Speed Difference

If the pattern were read at almost the same scanning speed (i.e., at a constant barcode movement speed), the ratio of the corresponding marks and spaces would remain the same. Thus, the pattern could be correctly read in principle by supposedly triggering a time measurement mechanism with each pulse, measuring the time between the pulses, and processing the pulse intervals based on a reference timing obtained from the measurement. This sequence of operations are actually accomplished by software as discussed below.

Barcode Data Processing

Read barcode pattern data are detected and processed under the control of the main CPU. A trigger pulse, which is generated by the leading and/or trailing edge of each arriving barcode data pulse and a free-running counter (an endless counter which repeats counting from 0000 (H) to FFFF (H)) are used to detect the pulses; a data pulse is detected by comparing the counter value at the time a trigger pulse is generated and at the time the next trigger pulse is generated.

Fig. 2-96 illustrates the operation.




Fig. 2-95 Barcode Data Read Circuit Block Diagram

The barcode data read control is initiated by an interrupt issued from the gate array GAH40D to the main CPU. It occurs when the input capture flag (ICF) is turned ON by a barcode pattern read (i.e., reader scanning). The trigger may be generated at a different point or points on the pulse, depending on the BRDT triggering mode selected by the user. (See Table 2-17.)

When interrupted, the main CPU first reads address 0002 to store the lower eight FRC bits in the corresponding lower half of ICR, then it reads address 0003 to store the upper eight FRC bits in the upper half of ICR, and resets ICF, removing the triggering signal. At the time the trigger pulse is generated, the main CPU reads addresses 0000 and 0001 to determine the FRC count value; ICR maintains this value until it is updated by the next FRC

Table 2-17 BRDT Triggering Modes

Address 0000		BRDT triggering mode (polarity)
Bit 1	Bit 0	
0	0	Triggering is disabled
0	1	↓ Triggering at falling edge
1	0	↑ Triggered at rising edge
1	1	↕ Triggered at both rising and falling edges

read, while FRC continues counting until another interrupt by the BRDT trigger pulse occurs. The next pulse repeats the operation. In this manner, the main CPU can accurately read the barcode pattern data by means of software.

The BRDT signal is also connected to the A-D converter; converter output is used to examine the barcode data signal for any unacceptable deviation from the nominal voltage levels and has nothing to do with data read.




Fig. 2-96 Barcode Interface Circuit

Fig. 2-97 shows an example of the barcode patterns. (This pattern is for low-resolution of CODE 39.)




Fig. 2-97

2.10 ROM Capsule

The ROM capsule can hold two 256kB ROMs and is controlled by the gate array GAH40S. A power supply line which generates and supplies +5V power from the VB line to the capsule, as required, is also included in the circuit. Fig. 2-98 is a block diagram of the ROM capsule and its control and data lines and buses.




Fig. 2-98

2.10.1 Addressing

Two 2767 (8kB), 27128 (16kB), or 27256 (32kB) ROM can be mounted to the ROM capsule and are accessed via the 6303 slave CPU as follows:

The ROMs are addressed using the data address lines DA0 through DA7. An address is therefore set in GAH40S in two parts. GAH40S has two 8-bit PROM address registers; High and Low, which can be directly accessed as an I/O address from the slave CPU.

The most significant bit (MSB) of this set of address registers is used to select either ROM #1 or #2 (i.e., serves as the chip select bit). Fig. 2-99 is a block diagram conceptually illustrating ROM capsule addressing.




Fig. 2-99

ROM data is read by a read at I/O address 0023H from the 6303.

2.10.2 Power control

The +5V ROM power supply is controlled via, the 6303, by accessing the command register in GAH40S. The process is similar to the ROM data read. The SWPR signal, which turns the power supply on and off, corresponds to bit 0 of the command register (I/O address 0021H), which is under the direct control of the 6303.




Fig. 2-100

This power supply is controlled using a 3-second timer and operates as follows:

(1) When power is off

The SWPR signal enables the voltage regulator. 50 ms later, ROM is read and the timer is triggered.

(2) When power is already on

ROM is read and the timer is triggered.

The above 3-second timer is used to enable the voltage regulator only during ROM read; the regulator is automatically disabled if ROM is not read within three seconds. ROM access is made efficient in cases where many ROM reads are repeated within a short period of time by eliminating the 50 ms wait time required for regulator stabilization. Fig. 2-101 illustrates an outline of the regulator control.




Fig. 2-101 ROM Power Voltage Regulator Control

2.10.3 ROM Data Format

It should be noted that the logical addresses (memory addresses as seen from the main CPU) and the actual ROM addresses do not completely match, as shown in Table 2-18. Logical addresses are used in the following descriptions on ROM data format.

Table 2-18

Logical address	ROM Address		
	2784 (8 kB)	27128 (16 kB)	27256 (32 kB)
0000	0000	0000	4000
}	1FFF	}	}
4000			0000
}	}	}	}
7FFF			3FFF

2.11 RS-232C Interface

This interface is controlled by the programmable serial controller 82C51 (IC 2C). The interface requires special voltage supplies that meet the RS-232C standard. $\pm 8V$ sources are provided from a DC-DC converter regulator which generates the voltages from the battery voltage (VB) under the control of IC 4C.

2.11.1 RS-232C levels

The RS-232C standard defines the space state as being between +25V and +3V inclusive, and the mark state be between -25V and -3V inclusive. This circuit uses the DC-DC converter to generate the voltage sources of $\pm 8V$ from the battery voltage (+5V) for the RS-232C levels. Table 2-19 summarizes the relationship between the levels and data signals.

Table 2-19

Voltage Level	Data Signal	Timing Signal	State	Start/Stop Bit in Start-Stop System
+8V	0	On	Space	Start bit
-8V	1	Off	Mark	Stop bit

The interface circuit uses the receiver circuit shown in Fig. 2-103, which can receive up to maximum levels of $\pm 25V$.




Fig. 2-103

The RS-232C input signal is converted to TTL level by the two limiter diodes after passing through the 10 kohm resistor.

A circuit diagram of the RS-232C interface circuit.




Fig. 2-104 RS-232C Interface Circuit

2.11.2 RS-232C Interface Circuit Operations

The base transmit/receive clock signal is supplied from GAH40M and data are converted from parallel to serial and vice versa at the same rate as the base signal; one sixteenth or one sixty-fourth of the base rate can be selected using the mode instruction register. The baud rate generator in GAH40M needs to be set to the desired rate before an RS-232C operation is initiated. The data read/write and interrupt are controlled by the main CPU and via the GAH40M.

2.11.2.1 Baud rate Generator Setting

The baud rate generator can be set by modifying bits 4 through 7 of the register, I/O address 00, through a write from the main CPU.

Table 2-20 Baud rate Generator Settings

Bit 7				TXC (8251 clock)	RXC	Baud 8251 Rate × 1/16		Baud 8251 Rate × 1/64	
Bit 6	Bit 5	Bit 4	TX			RX	TX	RX	
B R G 3	B R G 2	B R G 1	B R G 0						
0	0	0	0	1.74545K	1.74545K	110	110	—	—
0	0	0	1	2.4K	2.4K	150	150	—	—
0	0	1	0	4.8K	4.8K	300	300	—	—
0	0	1	1	9.6K	9.6K	600	600	150	150
0	1	0	0	19.2K	19.2K	1200	1200	300	300
0	1	0	1	38.4K	38.4K	2400	2400	600	600
0	1	1	0	76.8K	76.8K	4800	4800	1200	1200
0	1	1	1	153.6K	153.6K	9600	9600	2400	2400
1	0	0	0	19.2K	1.2K	1200	75	—	—
1	0	0	1	1.2K	19.2K	75	1200	—	—
1	0	1	0	307.2K	307.2K	19.2K	19.2K	4800	4800
1	1	0	0	3.2K	3.2K	200	200	—	—

* For asynchronous transmission/reception (start-stop bit system), the transmit/receive clock rate is internally obtained by dividing the base signal down to one sixteenth or one sixtyfourth.

The AUX signal is supplied to pin 4 of IC 12D and pin 8 of the IC 3E. When this signal goes low, the two AND gates are disabled and the RS-232C interface is deactivated. And input/output from/to the option unit is possible. When the AUX signal goes high, the RS-232C interface is enabled and the option unit is deactivated.

2.11.2.4 Operation Timing

Handshaking of this interface varies depending on software specification. Fig. 2-107 illustrates the timing relationship among the interface operation signals.




Fig. 2-107 RS-232C Interface Signal Timing Relationship

< Setting up for Communications >

The interface set-up operations are common to RS-232C transmitting and receiving. The SWRS signal from GAH40M first enables the $\pm 8V$ regulator. At the same time, the INHRS signal is activated to prevent the regulator output from being supplied until it rises beyond a certain level and becomes stable. Then, the interface issues the DTR signal to check whether the connected modem is ready. If ready, the modem responds to DTR with the DSR signal and waits for the arrival of the RTS signal or carrier (CD). In the following discussions, either RS-232C interface can be transmitter or receiver.

< Transmission >

The transmitter interface issues the Request to Send (RTS) signal to its modem. This causes the modem to output a carrier over the communications line to put the receiver RS-232C interface in the receive state. After this, the modem returns the Clear to Send (CTS) signal to the transmitter interface. This causes the interface to initiate a serial data transmission. The modem modulates and transmits the data bits over the communications line.

< Reception >

The carrier, arriving over the communications line, is detected in the receiver modem after passing through a hand-pass filter. This state is informed to the receiver interface via the Carrier Detect (CD) signal. The interface assumes the Ready-to-Receive state and the subsequently arriving data is demodulated by the modem and is read by the receiver interface. Fig. 2-108 illustrates the signal flow, including flow over the communications line.




Fig. 2-108

2.11.2.5 Signal Level Conversion

An IC 75188 (USART) is inserted in two RS-232C interface output signal lines to convert the TTL levels to the RS-232C levels of $\pm 8V$.

A limiter circuit consisting of two diodes is used for the level conversion from RS-232C to TTL. Fig. 2-109 shows the individual circuits.

< Output signal lines >

There are three output signal lines; RTS, $\overline{\text{TXD}}$ and DTR. RTS and $\overline{\text{TXD}}$ are converted by the IC 12C (75188). DTR is normally pulled up to the $-8V$ supply and it is driven to $+8V$ only when DTR goes low.

< Input signal lines >

There are the four input signal lines; $\overline{\text{RXD}}$, CTS, DSR, and CD. These signals are converted by the limiter diode circuit shown in the figure. Mark (negative level) causes a current through the diode B, clamping the input to IC 4049 at the ground level. Space (positive level) causes a current through the diode A to the $+5V$ supply, clamping the input at $+5V$.




Fig. 2-109

* This interface circuit uses RS-232C levels of $\pm 8V$. The standards define the levels as follows:

- Mark – logical "1" (stop-bit level): $-3V \sim -25V$
- Space – logical "0" (start-bit level): $+3V \sim +25V$

2.11.2.6 Reception

The input interface line signals $\overline{\text{RXD}}$, CTS, DSR, and CD can always be read, regardless of whether power is on or off.

That is, the RS-232C interface supply voltage regulator needs not be turned on only for reception provided that the CD (DCD) signal is monitored with the DSR signal held high or the reception check is disabled.

- The 10 kohm current limiting resistor inserted on the receive signal line as shown in Fig. 2-110 protects the connected device from excess current or voltage drop. The next voltage limiter circuit, consisting of two diodes, and converts the RS-232C line levels from the mating transmitter to the 0/+5V TTL levels. The 100 kohm resistor pulls the limiter output down to ensure that the inverter IC 9B functions properly.




Fig. 2-110

2.11.2.7 Operation Mode Switching

The transmit/receive lines between the option unit (if connected) are connected to the transmit/receive data lines (TXD/RXD) between the serial controller 82C51 (2A), as well as to the those lines going to and from the RS-232C interface, as shown in Fig. 2-111.

These two pairs of lines cannot be controlled simultaneously. It is necessary to enable one either pair or no other. This is accomplished by the AUX signal, issued from gate array GAH40M. This signal is controlled by the main CPU using bit 5 of its I/O address 0002. When the bit is 0, the AUX signal is held low, disabling the transmit/receive data lines to/from the RS-232C interface at gates 3E and 12C respectively. When the bit is 1; i.e., the AUX signal is high, the data lines are disabled. Thus, the option unit data lines must be disabled at the option unit in order to prevent mixture of the signals.




Fig. 2-111

2.12 Serial Interface

This interface is provided by using the serial port of the 6303 slave CPU. A baud rate is obtained by dividing the 614 kHz system clock supplied from the 6303 according to the command sent from the main CPU. Fig. 2-112 is a circuit diagram of the serial interface.




Fig. 2-112 Serial Interface Circuit

2.12.1 Power Supply

The driver (12C) and receiver (9B) circuits in this interface are the same as those used in the RS-232C interface. Thus, the same $\pm 8V$ voltage regulator is required, which is also controlled by the gate array GAH40M. See paragraph 2.5.3 for details of the regulator operation.

2.12.2 Data Transmission Rate

A baud rate can be determined by varying the internal frequency division of the clock signal to the slave CPU (2.4576 MHz). One of four baud rates, 38.4K, 4800, 600, and 150 bps, can be selected. The baud rate selection is accomplished by rewriting slave CPU address 0010 (the Slave CPU transmission rate/mode control register) as shown in Table 2-21. (The original frequency of 2.4576 MHz is quartered within the slave CPU to the 614 kHz operating clock signal.)

Table 2-21 Option Unit Data Transmission Rate Selection

Address 0000		Frequency Division Ratio (Frequency Division to the Operation Clock Signal)	Transmission Rate	
Bit 1	Bit 0			
0	0	1/16	26 μ s	34800 bauds
0	1	1/128	208 μ s	4800 bauds
1	0	1/1024	1.67ms	600 bauds
1	1	1/4096	6.67ms	150 bauds

2.12.3 Interface

The signal voltage levels are the same meaning that used in the RS-232C interface, as shown in Table 2-22.

Table 2-22 Data Signal Voltage Levels

Voltage Level	Data Signal	State	Corresponds to Start or Stop Bit State.
+8V	0	Space	Start bit
-8V	1	Mark	Stop bit

- The Transmit ($\overline{\text{PTX}}$) signal line is controlled by the INHRS signal via transistor Q16 inserted across that line and the -8V supply. This is required to suppress the regulator output, preventing its rise time irregular voltage waveform from being recognized as a start bit by the connected device.
- The $\overline{\text{PRX}}$ and PIN signal lines have a 10-kohm current limiting resistor, a voltage limiter circuit, consisting of two diodes, and a 100 kohm pull-down resistor, as shown in Fig. 2-113. The current limiting resistor protects the connected device from overload and voltage drop. The voltage limiter converts the $\pm 8\text{V}$ RS-232C levels to the 0/+5V TTL levels. The pull-down resistor ensures that the IC inverter to functions properly.




Fig. 2-113

2.12.4 Circuit Operation

The interface allows the following full-duplex data transmission between the computer and the connected device:

Number of start bits:	1 bit
Data length:	8 bits
Number of stop bits:	1 bit
Parity:	Not used.

The POUT and PIN signals, which respectively, indicates whether the computer (or the connected device) is in the transmit or receive state. However, these signals will vary depending on the connected device and/or the application program used in the computer. See Fig. 2-114.




Fig. 2-114 Serial Interface Signals

2.13 Speaker Circuit

A cone speaker is built in on the back side of the MAPLE board. An external speaker can be also connected as required.

(1) Input signal

The following three signals are input to the speaker circuit:

- Microcassette read signal – may be a sound source.
- Slave CPU 6303 output.
- Expanded interface SPI signal.

(2) Output control

The output to the speaker is controlled by the slave CPU 6303 via its port 17 as follows:

Port 17 level	Control
High	Enables the speaker circuit.
Low	Disables the speaker circuit.

- The output level to the speaker can be adjusted by a variable resistor.
- The internal speaker is automatically switched to the external speaker when the speaker cord jack is connected with CN11.

(3) Speaker

The built-in speaker is a 200 mW, 8 ohm cone speaker with a frequency range from 600 Hz to 10,000 Hz.

Note: The BEEP command can specify up to 2500 Hz.

2.13.1 Circuit Operations

The speaker circuit includes an operational amplifier (NJM 386, 8B) whose operation voltage is controlled by the slave CPU 6303 via port 17. When port 17 is at the high level, the operational amplifier is activated. See Fig. 2-115.




Fig. 2-115 Circuit Operations

When the operational amplifier is activated, the SPI, RDSP, and slave CPU output signals are fed to the non-inverted input terminal (pin 3) of the amplifier through the respective resistors and the capacitor C18, are amplified and the output is obtained at pin 5.

The inverted input terminal (pin 2) is grounded. When the voltage at the negative pole terminal of C18 deviates from the ground level, therefore, the voltage divided by the variable resistor VR1 is supplied to the non-inverted input terminal (pin 3) and amplified.

C18 is inserted to reject the DC component of the incoming signals.

2.13.2 System Outputs to Speaker

Any one of the sounds listed in Table 2-23 can be output to the speaker(s) from the system via the BASIC SOUND command, e.g., /n the application program.

Table 2-23 System Outputs to Speaker

Occasion	Sound
Power on in Restart mode	One short sound of selected frequency
Power on in Continue mode	One long sound of selected frequency
Before password entry	One "peeroe"
Alarm/wake while power off	Three "peeroes"
Alarm/wake display	Three "peeroe"

The buzzer is sounded by a combination of the above sounds.

Example: When the computer enters the Restart mode at the Wake time while power is off.
Three "peeroes" and one short sound of the selected frequency occur.

Observed Speaker Output Signal Waveforms

(Top) RD – Measured at IC3, pin 1.

(Bottom) RDSP – Measured at CN1, pin 5.

- * Adjusts the volume control variable resistor VR1 at the middle when playing back AZIMUTH tapes.




Fig. 2-116

When the variable resistor VR1 is set minimum, the RDSP signal has almost the same phase as the output signal at IC3, pin 1. However, its phase amplitude decreases as VR1 resistance increases.

2.14 Dynamic RAM

As shown in Fig. 2-117, eight address lines, one data input, and one output line are connected to the D-RAM, which is controlled by four signals; W, RAS, CAS, and RF.




Fig. 2-117 D-RAM Control Functional Block Diagram

< Address lines >

Each D-RAM chip has a capacity of 64k bits, permitting only eight lines to be addressed at a time. Therefore, GAH40D sends the upper and lower eight bits of the 16 bit address lines from the main CPU separately. This address mode is illustrated in Fig. 2-118.




Fig. 2-118 D-RAM Addressing Control

2.14.1 D-RAM Accesses

The D-RAM is read/written and refreshed via the gate array GAH40D. The D-RAM is a quasi C-MOS product (the output section is built with C-MOS and the internal circuitry uses N-MOS), which requires a relatively large amount of operating current. Consequently, a power-saving feature is provided, which selects a minimum safe refresh current, depending on ambient temperature.




Fig. 2-119 D-RAM Configuration

An external 64kB or 128kB D-RAM memory can be expanded as an option unit, which can also be battery-backed up, as shown in Fig. 2-119; the refresh signals DW and DCAS are also supplied from the sub-CPU 7508 to the option unit.


2.14.2 D-RAM Refresh by Sub-CPU

The D-RAM refresh feature is enabled whenever the D-RAM is not being accessed by the main CPU. The feature refreshes the D-RAM using two signals: DW and DCAS. Refresh is performed in one of three modes, automatically selected depending on ambient temperature.

1) Operation modes

The Sub-CPU 7508 monitors the ambient temperature, which is read as a resistance variation of a thermistor connected to channel AND of the A-D converter 7001, and an internal control program determines one of three predetermined temperature ranges into which the read value falls. The sub-CPU sets the states of ports 72 and 73 according to the selected temperature range. The range is indicated to the gate array, GAH40D, which internally generates two refresh control signals $\overline{\text{CAS}}$ and $\overline{\text{WE}}$, and supplies them to the D-RAM chips. Table 2-24 summarizes the relationship between the modes and the control signals.

Table 2-24 D-RAM Refresh Mode and Control Signals

Refresh mode	Ambient temperature range (°C)	Control signals to D-RAM		Control signals from 7508 to GAH40D	
		$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{DCAS}}$	$\overline{\text{DW}}$
TH	45 ~	H	H	0	0
TM	25 ~ 45	H	L	0	1
TL	0 ~ 25	L		1	1


2.14.3 D-RAM Refresh by Main CPU

The main CPU refreshes the D-RAM by issuing the lower seven refresh address bits and the $\overline{\text{MREQ}}$ and $\overline{\text{RF}}$ signals after each operation code fetch during the M1 cycle. The actual waveforms of the related signals are shown in the following:

Observed signal waveforms

RAS and CAS signals

- (Top) $\overline{\text{RAS}}$ signal – measured at IC 6A, pin 17
- (Bottom) $\overline{\text{CAS}}$ signal – measured at IC 6A, pin 44



Enlarged




Fig. 2-120 $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Signal Waveforms

Menu display

- (Top) $\overline{\text{RF}}$ output – measured at IC 6A, pin 40
- (Bottom) $\overline{\text{Z-RF}}$ input – measured at IC 6A, pin 29




Fig. 2-121 $\overline{\text{Z-RF}}$ and $\overline{\text{RF}}$ Signal Waveforms During Menu Display

Read/write

(Top) \overline{RF} output – measured at IC 6A, pin 40

(Bottom) $\overline{Z-RF}$ input – measured at IC 6A, pin 29




Fig. 2-122 $\overline{Z-RF}$ and \overline{RF} Signal Waveforms During Read/Write