


HP 3000:

Series II —


Series III —

Series 33 —



— BitSync

— HPDLC



1, 3, 79  
2, 4, 80

1, 3, 79  
2, 4, 80

50  
49  
2, 4, 50  
1, 3, 49

50  
49  
2, 4, 50  
1, 3, 49

50  
49  
TOP 2, 4, 50  
BOTTOM 1, 3, 49

18  
18

Refuse

RAM

MCU  
12V  
4-Processor

SOS Rom


1084/0

DMX  
Control


best  
SDIC  
best  
best

PHT  
Power HP

1084/0



Series III  
 30010-60001 (MPU or A board) *Polley* 3



79  
80  
1, 3,  
2, 4,P1

79  
80  
TOP 1, 3,  
BOTTOM 2, 4,  
P1

J3  
50  
49  
2, 4,  
1, 3,4

J2  
50  
49  
2, 4,  
1, 3,Good To Work

J1  
50  
49  
TOP 2, 4,  
BOTTOM 1, 3,1.80

Series III  
30010-60002 (DCI or B board)


1. Standard Bisync

3270 2. IML - *Interchangeable Media Language*

3. MRJE

4. HPDLC *Binary Synchronous Communications*

5. HP2645 MTS *Microsoft*



RS-232C

RS-449

Direct Connect

Bell DDS

Bell 303

CS - *Communication Systems*

APPENDIX D  
CLP SELF-TEST DESCRIPTION

++++  
+ LED INDICATORS +  
++++

SELF TEST EXECUTING

7	6	5	4	3	2	1	0	SELF TEST
X						X	X	BASIC INSTRUCTION SET
	X					X	X	ROM TEST
		X				X	X	SDLC TEST
X		X				X	X	SDLC TEST W/DMA
			X			X	X	USART TEST
X			X			X	X	USART W/DMA
0	0	0	0	X		X	X	RAMTEST *
X	X					X	X	RAMTEST PARITY ERROR
	X	X				X	X	TIMER TEST

\* DATA/ADDRESS/REFRESH ERROR

X=LED ON

0= WHEN ON EQUALS THE CHIP (BIT) FAILURE

*IN BINARY*

NOTE: LEDS 4, 5, & 7 CAN BE ON IF USART, SDLC, & DMA FAIL.

EXECUTING STATE

7	6	5	4	3	2	1	0	ROM CONTROL PROGRAM
X							X	SELF-TEST COMPLETED
	X						X	MASTER RESET/GROUP TRIGGER
		X					X	RAM SOFTWARE FAILURE
			X				X	POWER FAIL RECOVERY
				X			X	PARITY ERROR DETECTED
					X		X	POWER FAIL
						X		ENTERED RAM BY COMMAND
X						X		ENTERED RAM BY RECOVERY
			X	X			X	SHUTDOWN

++++  
+ RESIDENT DIAGNOSTICS +  
++++


*CLP6*

These programs stored in ROM are executed after a self-test command is received from the mainframe. They provide confidence level testing of the system. The resident diagnostic programs detect the fundamental types of faults in the various units of

Communication  
Monitors

CS/3000

Communications  
Drivers



# COMPARISON OF SOFTWARE STRUCTURE

SSLC

PS/3000

CS/3000

SSLC DRIVER

SSLC LOGIC

SYSTEM SOFTWARE

MPE

DS/3000

CS/3000

Logical Driver  
Physical Driver  
Physical Driver  
Physical Driver  
Logical Driver  
INTERCONNECT DRIVER

RAMCP

PCA HARDWARE

CLP DRIVER

CLP LOGIC


CLP

S/W Changes

- downloading actual protocol into CLP memory, Errors on CLP dump on SYSDISC for analysis
- transmit/receive data simultaneously & present PSC in half duplex, NEW BOP (COP)




# SC3 -- TOP LEVEL SOFTWARE DESIGN




SC3 software has four primary modules. The Basic Control Module is stored in permanent Read-Only-Memory (ROM). The remaining modules are stored in Read-Write Random Access Memory (RAM) and are down-loaded when the communications sub-system is started.


Figure 3

Figure Four  
SC<sup>3</sup> MODULE STRUCTURE



# COMMUNICATIONS BETWEEN MODULES






CLP BUSES

*"locks MC from data buses when involves PHI, SDLC, or BIOS/C chips"*

LEVEL II INTER. EDGE CONN.

CLP 12

12/4/78 DD




Slide 1

hp


48 ~ 24

96 - 48

1500 Hz




Slide 2 hp



2 state: Code Units {0, 1}



Baud = BPS



4 state: ~~DIBIT~~

Code Units: {00, 01, 10, 11}

Baud = BPS/2



8 state

Code Units: {000, 001, 010,

011, 100, 101,

110, 111}

Baud = BPS/3




Slide 3

hp  
Band - line signal rate

EIA  
RS-232C / CCITT  
V.24


HP37210T / HP37220T

HP3000 / HP1000 / HP2645M ?





# HP 37210T



Slide 5

hp

ON





Figure 3-3 Analog Loopback Test






Figure 5-4 Remote Digital Loopback Test








Figure 3-5 Receive Only Test Procedure







Figure 5-3 Local Analog Loopback Test






Figure 5-5 Remote Analog Loopback Test




Figure 5-4 Remote Digital Loopback Test