
User's Guide

HP Debug User Interface

for H8/3048 Series

Notice

Hewlett-Packard makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

© Copyright 1997, Hewlett-Packard Company.

This document contains proprietary information, which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced, or translated to another language without the prior written consent of Hewlett-Packard Company. The information contained in this document is subject to change without notice.

HP is a trademark of Hewlett-Packard Company.

Hewlett-Packard
P.O. Box 2197
1900 Garden of the Gods Road
Colorado Springs, CO 80901-2197, U.S.A.

RESTRICTED RIGHTS LEGEND Use, duplication or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 for DOD agencies, and subparagraphs (c) (1) and (c) (2) of the Commercial Computer Software Restricted Rights clause at FAR 52.227-19 for other agencies.

Printing History

New editions are complete revisions of the manual. The date on the title page changes only when a new edition is published.

A software code may be printed before the date; this indicates the version level of the software product at the time the manual was issued. Many product updates and fixes do not require manual changes, and manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual revisions.

Edition 1 B3751-97000, July 1996

Edition 2 B3751-97001, March 1997

Certification

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

Warranty

This Hewlett-Packard system product is warranted against defects in materials and workmanship for a period of 90 days from date of installation. During the warranty period, HP will, at its option, either repair or replace products which prove to be defective.

Warranty service of this product will be performed at Buyer's facility at no charge within HP service travel areas. Outside HP service travel areas, warranty service will be performed at Buyer's facility only upon HP's prior agreement and Buyer shall pay HP's round-trip travel expenses. In all other cases, products must be returned to a service facility designated by HP.

For products returned to HP for warranty service, Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country. HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument, or software, or firmware will be uninterrupted or error free.

Limitation of Warranty

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environment specifications for the product, or improper site preparation or maintenance.

No other warranty is expressed or implied. HP specifically disclaims the implied warranties of merchantability and fitness for a particular purpose.

Exclusive Remedies

The remedies provided herein are buyer's sole and exclusive remedies. HP shall not be liable for any direct, indirect, special, incidental, or consequential damages, whether based on contract, tort, or any other legal theory.

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office.

Safety Summary

The following general safety precautions must be observed during all phases of operation, service, and repair of this instrument. Failure to comply with these precautions or with specific **WARNINGS** elsewhere in this manual may impair the protection provided by the equipment. In addition it violates safety standards of design, manufacture, and intended use of the instrument.

The Hewlett-Packard Company assumes no liability for the customer's failure to comply with these requirements.

Do Not Operate in an Explosive Atmosphere

Do not operate the instrument in the presence of flammable gases or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

Do Not Service or Adjust Alone

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

Do Not Substitute Parts or Modify Instrument

Because of the danger of introducing additional hazards, do not install substitute parts or perform unauthorized modifications to the instrument. Return the instrument to a Hewlett-Packard Sales and Service Office for service and repair to ensure that safety features are maintained.

Dangerous Procedure Warnings

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

Warning

Dangerous voltages, capable of causing death, are present in this instrument. Use extreme caution when handling, testing, and adjusting this instrument.

Safety Symbols

General definitions of safety symbols used on equipment or in manuals are listed below.



Instruction manual symbol: The product is marked with this symbol when it is necessary for the user to refer to the instruction manual.



Alternating current.



Direct current.



On (Supply).



Off (Supply).



Frame (or chassis) terminal. A connection to the frame (chassis) of the equipment which normally include all exposed metal structures.

Warning

This Warning sign denotes a hazard. It calls your attention to a procedure, practice, condition or the like, which, if not correctly performed or adhered to, could result in injury or death to personnel.

Caution

This Caution sign denotes a hazard. It calls your attention to a procedure, practice, condition, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product.

Note

Note denotes important information. It calls attention to a procedure, practice, condition or the like, which is essential to highlight.

In This Book

The HP B3751A Debug User Interface, which is used with the HP 64797A Emulator, is a high-level language debugger for the Hitachi H8/3048 Series.

This book describes processor-specific functions and usage of the HP B3751A Debug User Interface.

For common functions and usage of the HP Debug User Interface, refer to the *HP Debug User Interface User's Guide*.

For installation of the HP Debug User Interface, refer to the *HP Debug User Interface Installation Guide*.

For installation of the HP 64797A Emulator, refer to the *HP 64797 H8/3048 Emulator Terminal Interface User's Guide*.

Note

Contents

1 Connecting the Target System

Overview	15
Connecting with the QFP Adapter	17
Connecting with the PGA Adapter and the QFP Cable	18

2 Configuring the Emulator

Hardware Options	23
Setting the Hardware Options	24
Clock Source	25
Restrict to Real Time	26
Respond to Target System BREQ	27
Respond to Target System NMI	28
Respond to Target System Reset	29
Drive Background Cycles to Target	30
Break on Write to ROM	31
Language Tool Type	31
Processor Type	31
Processor Operation Mode	32
Stack Pointer Reset Value	32
Memory Map	33
Setting the Memory Map	34
On-Chip ROM	35
Flash Memory	35
On-Chip RAM	35
On-Chip Peripheral Module Registers	36

Configuration Commands	37
3 Language Tools	
Hitachi Language Tools	41
Command Options	41
IAR Language Tools	43
Command Options	43
4 Emulation Status	
5 Trace	
Trace Clock Speed	53
Data and Status Conditions	54
Data Condition	54
Status Condition	55
6 Windows	
Register Window	59
Peripheral Window	60
7 Restrictions and Limitations	
Index	



Connecting the Target System



Connecting the Target System

This chapter shows you how to connect the emulator to your target system.

Overview

To connect the HP 64797A Emulator and the target system, the following two methods are provided.

- Connecting with the **QFP adapter**.
- Connecting with the **PGA adapter** and the **QFP cable**.


In both methods, the **QFP socket/adaptor** (attached to the QFP adapter and QFP cable products) is also used.

Caution

To prevent the emulator and the target system from being damaged, be sure to follow the cautions below when handling them.

- **To prevent damage by static discharge, use the emulator in a place resistant to static electricity.**
- **Be sure to turn off the emulator and the target system before connecting them.**
- **Be sure that orientation of each connector is right.**
- **Check that the ground line of the emulator and that of the target system are properly connected.**
- **When turning the system on, switch on the target system first and then the emulator.**
- **When turning the system off, switch off the emulator first then the target system.**

The **QFP adapter HP 64784D** is a board assembly to adapt ribbon cables of the emulator to the QFP socket/adaptor on the target system. The QFP adapter can be used only for target systems operated with 5V power supply. The **PGA adapter** is a board assembly to adapt ribbon cables of the emulator to the QFP cable. The PGA adapter can be used for all emulation processors. There are two types of the PGA adapters. One is **HP 64784E** for target systems with 5V power supply. Another is **HP 64797B** for target systems with low voltage power supply.



The **QFP cable HP 64784G** is a cable assembly to connect the PGA adapter to the QFP socket/adapter on the target system.

The **QFP socket/adapter HP 64784-61612** is a part to adapt the QFP adapter or the QFP cable to the target system. You must solder this part to your target system. The QFP socket/adapter can be used as a "socket" to mount a real processor.

Connecting with the QFP Adapter

To connect the target system with the QFP adapter,

- 1 Verify both the emulator and the target system are turned off.
- 2 Solder the QFP socket/adapter to the target system.
- 3 Attach ribbon cables of the emulator to the QFP adapter.
- 4 Align pin #1 of the QFP adapter and the QFP socket/adapter, then fix them with four screws.
- 5 Turn on the target system and then the emulator.

Caution

Do not apply excessive force to the QFP adapter. It may cause damage to the QFP socket/adapter and the target system.




Figure 1-1. Connecting with QFP Adapter



Connecting with the PGA Adapter and the QFP Cable

To connect the target system with the PGA adapter and the QFP cable,

- 1** Verify both the emulator and the target system are turned off.
- 2** Solder the QFP socket/adapter to the target system.
- 3** Attach ribbon cables of the emulator to the PGA adapter.
- 4** Attach the QFP cable to the PGA adapter.
- 5** Align pin #1 of the QFP cable and the QFP socket/adapter, then fix them with four screws.
- 6** Turn on the target system and then the emulator.

Caution

Do not apply excessive force to the QFP cable. It may cause damage to the QFP cable, the QFP socket/adapter and the target system.




Figure 1-2. Connecting with PGA Adapter and QFP Cable



Note



Configuring the Emulator

Configuring the Emulator

This chapter shows you how to set the following items to configure the emulator.


- Hardware Options
- Memory Map

Hardware Options

The emulator can be configured to suit developments of various target systems and user programs by setting the hardware options.

The HP 64797A Emulator has the following hardware options.

- **Clock Source**
- **Restrict to Real Time**
- **Respond to Target System BREQ**
- **Respond to Target System NMI**
- **Respond to Target System Reset**
- **Drive Background Cycles to Target**
- **Break on Write to ROM**
- **Language Tool Type**
- **Processor Type**
- **Processor Operation Mode**
- **Stack Pointer Reset Value**



Setting the Hardware Options

To set the hardware options,

- 1 Choose **Settings**→**Configuration**→**Hardware...** (Alt, S, C, H) from the control menu of the Debug window.
- 2 Set the hardware options using the Emulator Configuration dialog box.
- 3 Click the OK button.

Note In the Emulator Configuration dialog box, the option button checked means **Yes**, the option button not checked means **No**.

Note Setting the hardware options will drive the emulator into a reset state.




Figure 2-1. Emulator Configuration Dialog Box

Clock Source

This option allows you to select whether the processor's clock is sourced by the emulator's internal clock or by the target system.

Internal

The processor's clock is sourced by the internal clock.

Select this setting when the emulator is not connected to the target system.

The internal clock speed is **8 MHz**.


External

The processor's clock is sourced by the target system.

Select this setting when the emulator is connected to the target system.

Usable clock speed depends on the memory board. When using the 2M bytes memory board **HP 64729A**, the speed is **1 MHz to 18 MHz**. Otherwise, the speed is **1 MHz to 16 MHz**.

When emulating the low voltage PGA adapter **HP 64797B**, the speed is **1 MHz to 13 MHz**.



Restrict to Real Time

The emulator has to break to the monitor to access processor registers and target memory. While running the user program, this break is done implicitly and called "temporary break".

With temporary breaks, the user program cannot be executed in real time. This may cause unexpected result if your target system circuitry is dependent on constant execution time of the program code.

This option allows you to select whether the emulator is restricted to real-time runs.

Yes

The emulator is restricted to real-time runs.

While running the user program, all commands that cause a temporary break are refused. The user program is guaranteed to be executed in real time.

Commands to display/modify registers and target memory are not allowed when the emulator is running the user program. However, you can still execute the run control commands such as reset, break, run, step.

No

The emulator is not restricted to real-time runs.

All commands, regardless of whether or not they require a break to the monitor, are accepted by the emulator.

Respond to Target System $\overline{\text{BREQ}}$

This option allows you to select whether the emulator responds to the $\overline{\text{BREQ}}$ signal from the target system.

Yes The emulator responds to the $\overline{\text{BREQ}}$ signal from the target system.

While running the user program or the monitor, the emulator releases the bus if the $\overline{\text{BREQ}}$ signal is asserted.

No The emulator always ignores the $\overline{\text{BREQ}}$ signal from the target system.

If the $\overline{\text{BREQ}}$ pin is configured to other functions such as an I/O port, this option has no effect on those functions.

Note The target system cannot perform direct memory access to the emulation memory.

Note The emulator cannot break to the monitor during a bus-released state.

Respond to Target System NMI

This option allows you to select whether the emulator responds to the NMI signal from the target system.

Yes The emulator responds to the NMI signal from the target system.

While running the user program, the emulator starts an NMI exception process if the NMI signal is asserted. While running the monitor, the emulator suspends an NMI request; the request will be serviced upon return to the user program.

No The emulator always ignores the NMI signal from the target system.

Note

Regardless of this option setting, while running the monitor, the emulator responds to no interrupts including NMI.

The emulator suspends interrupt requests while running the monitor; the requests will be serviced upon return to the user program.

Respond to Target System Reset

This option allows you to select whether the emulator responds to the $\overline{\text{RES}}$ and $\overline{\text{STBY}}$ signals from the target system.

Yes The emulator responds to the $\overline{\text{RES}}$ and $\overline{\text{STBY}}$ signals from the target system.

While running the user program, the emulator enters a reset state if the $\overline{\text{RES}}$ or $\overline{\text{STBY}}$ signal is asserted. While running the monitor, the $\overline{\text{RES}}$ and $\overline{\text{STBY}}$ signals are ignored.

No The emulator always ignores the $\overline{\text{RES}}$ and $\overline{\text{STBY}}$ signals.

Note

The emulator does not support hardware standby mode. The $\overline{\text{STBY}}$ signal from the target system is connected to the reset signal in the emulator. So, if the $\overline{\text{STBY}}$ input is asserted, the emulator enters a reset state instead of hardware standby mode.

Note

Regardless of this option setting, while running the monitor, the $\overline{\text{RES}}$ and $\overline{\text{STBY}}$ signals are ignored.

Note

The emulator cannot break to the monitor during a reset state by the target system.

Drive Background Cycles to Target

This option allows you to select whether the emulator drives memory cycles in the monitor (background cycles) to the target system.

Yes The emulator drives the background cycles to the target system.

While running the monitor, the emulator drives the address bus, CS0, AS and RD signals to the target system, and can respond to the WAIT signal from the target system. The CS7 to CS1, HWR and LWR signals go high. The data bus goes high-impedance.

No The emulator does not drive the background cycles to the target system.

While running the monitor, the emulator drives only the address bus and CS0 signal. The CS7 to CS1, AS, RD, HWR and LWR signals go high. The data bus goes high-impedance. The WAIT signal from the target system is ignored.

However, memory cycles to access target memory are still driven to the target system.

If the address bus, data bus, CS7 to CS0, AS, RD, HWR and LWR pins are configured to other functions such as an I/O port, this option has no effect on those functions.

Break on Write to ROM

This option allows you to select whether the emulator breaks to the monitor when the user program writes to a memory area mapped as ROM.

- Yes** The emulator breaks to the monitor when the user program writes to a memory area mapped as ROM.
- No** The emulator does not break to the monitor upon a write to ROM.



Language Tool Type

This option allows you to specify language tools which is used to create the user program.

- Hitachi** The user program created with the Hitachi language tools can be debugged.
- IAR** The user program created with the IAR language tools can be debugged.

Note

When using the IAR language tools, the following commands cannot be used.

- Display a back trace.
- Return to a caller routine.

Processor Type

This option allows you to select the emulation processor.

- H8/3044** The emulator emulates the H8/3044.
- H8/3047** The emulator emulates the H8/3047.
- H8/3048** The emulator emulates the H8/3048.
- H8/3048F** The emulator emulates the H8/3048F.

Processor Operation Mode

This option allows you to select the processor operation mode.

Mode_1	The emulator operates in mode 1.
Mode_2	The emulator operates in mode 2.
Mode_3	The emulator operates in mode 3.
Mode_4	The emulator operates in mode 4.
Mode_5	The emulator operates in mode 5.
Mode_6	The emulator operates in mode 6.
Mode_7	The emulator operates in mode 7.

Note

The emulator ignores the MD2 to MD0 inputs, and uses this option setting instead.

Stack Pointer Reset Value

This option allows you to specify the value that the stack pointer (SP, ER7) is set to when the monitor is entered after emulation reset.

The stack pointer must be set to a 32-bit even address but not to the on-chip peripheral module register area. Normally, specify the default value of the user program.

Note

If the stack pointer is set to an odd value or points to the on-chip peripheral module register area, the emulator cannot perform run control functions such as run and step.

Memory Map

The HP 64797A Emulator memory mapper allows you to define up to 16 different map terms. The minimum size of each map term is 512 bytes. You can specify one of the following memory types to each map term.



- eram** Emulation RAM.

This area operates as read/write emulation memory.
- erom** Emulation ROM.

This area operates as read only emulation memory. When the user program writes to this area, the data is not written. And, you can configure the emulator to break to the monitor at an attempted write to this area.
- tram** Target RAM.

This area operates as read/write target memory.
- trom** Target ROM.

This area operates as read only target memory. You can configure the emulator to break to the monitor when the user program writes to this area.
- grd** Guarded memory.

This area operates as an access-prohibited area. When the user program attempts to access to this area, the emulator breaks to the monitor. Access with emulator commands are also prohibited.

The memory type of other area (area of no map terms defined) can be defaulted to **tram**, **trom** or **grd**.

Note The target system cannot perform direct memory access to the emulation memory.

Setting the Memory Map

To set the memory map,

- 1 Choose **Settings**→**Configuration**→**Memory Map...** (Alt, S, C, M) from the control menu of the Debug window.
- 2 Set the memory map using the Memory Map dialog box.
 - **Setting a map term**
 1. Specify an area to the Address Range text box.

Format: *<start address>..<end address>*
 2. Select a memory type in the Attribute option box.
 3. Click the Apply button.
 - **Deleting a map term**
 1. Select a map term in the Map Term list box.
 2. Click the Delete button.
 - **Deleting all map terms**
 1. Click the Del.All button.
 - **Setting a memory type of other area**
 1. Select a memory type in the Other option box.
- 3 Click the Close button.

Note Setting the memory map will drive the emulator into a reset state.




Figure 2-2. Memory Map Dialog Box

On-Chip ROM

When using the on-chip ROM, map the on-chip ROM area as emulation ROM.

Flash Memory

When using the on-chip flash memory of the H8/3048F, map the flash memory area as emulation ROM.

on-board programming mode During on-board programming mode, the emulator does not break to the monitor even if the user program writes to this area.

On-Chip RAM

The on-chip RAM is mapped automatically as emulation RAM regardless of the memory map settings. You don't have to map this area. However, this mapping is not displayed as a map term.

If you define a map term of this area, the map term is handled as that for external address space overlapped with the on-chip RAM.

Note

The external address space overlapped with the on-chip RAM can be accessed by the user program, but cannot be accessed by emulator commands.

Note Do not map the on-chip RAM area as guarded memory. Access with emulator commands will be prohibited.

On-Chip Peripheral Module Registers

The on-chip peripheral module registers work as the on-chip peripheral module registers regardless of the memory map settings. You don't have to map this area.

Note Do not map the on-chip peripheral module register area as guarded memory. Access with emulator commands will be prohibited.

Configuration Commands

You can also configure the emulator by configuration files or command files. The HP B3751A Debug User Interface has the following configuration commands. Case is not significant in both commands and parameters.

Note

The hardware option commands and the memory map commands must be placed between its own start and end commands.

Table 2-1. Configuration Commands

Command	Parameter 1	Parameter 2	Operation
config	start		Start of Hardware Option Commands
config	clk	internal external	Clock Source
config	rrt	enable disable	Restrict to Real Time
config	ba	enable disable	Respond to Target System BREQ
config	nmi	enable disable	Respond to Target System NMI
config	trst	enable disable	Respond to Target System Reset
config	dbc	enable disable	Drive Background Cycles to Target
config	rombreak	enable disable	Break on Write to ROM
config	language	Hitachi IAR	Language Tool Type
config	chip	<processor type>	Processor Type
config	mode	<mode number>	Processor Operation Mode
config	rsp	<sp value>	Stack Pointer Reset Value
config	end		End of Hardware Option Commands
map	start		Start of Memory Map Commands
map	<map range>	<memory type>	Setting Map Term
map	other	<memory type>	Setting Memory Type of Other Area
map	end		End of Memory Map Commands

enable | disable Specify **enable** when **Yes**, **disable** when **No**.

<processor type> Specify one of the following emulation processors.

- H8/3044
- H8/3047
- H8/3048
- H8/3048F

<mode number> Specify a number from **1** to **7** for the processor operation mode.

Chapter 2: Configuring the Emulator

Configuration Commands

<sp value> Specify a 32-bit even address except the on chip peripheral module register area. Normally, specify the default value of the user program.

<map range> Specify an area to be mapped.

Format: *<start address>..<end address>*

<memory type> Specify one of the following memory types.

- **eram**
- **erom**
- **tram**
- **trom**
- **grd**


For a memory type of other area, **eram** and **erom** cannot be specified.

```
# Configuration File
# Hardware Options
config start
config ba enable
config chip H8/3047
config clk internal
config dbc disable
config mode 5
config nmi enable
config rrt disable
config rsp 0fff10
config trst enable
config rombreak enable
config language IAR
config end

# Memory Map
map start
map 0000000..0017fff erom
map 000c000..001ffff grd
map 0020000..002ffff eram
map other tram
map end
```

Figure 2-3. Configuration File Example

3



Language Tools

Language Tools

This chapter describes language tools which can be used with the HP B3751A Debug User Interface.



Hitachi Language Tools

The HP B3751A Debug User Interface can debug user programs created with the following Hitachi language tools.

Table 3-1. Hitachi Language Tools

Tool	Command	Description
C Compiler	ch38	H8S, H8/300 Series C Compiler
Assembler	asm38	H8S, H8/300 Series Cross Assembler
Linker	lnk	H Series Linkage Editor

For version numbers of language tools supported by the HP B3751A Debug User Interface, contact your nearest HP support office.

Command Options

This section describes important command options when using the Hitachi language tools.

C Compiler

-debug Generates debug information.
You must always specify this option. Modules without debug information cannot be debugged.

-optimize=<level>
Specifies an optimization level. When **1** is specified, it performs optimizations. When **0** is specified, it performs no optimizations.

The following functions do not work correctly with optimized modules.

- Display a back trace.
- Return to a caller routine.
- Display and modify a variable located on a stack area.

If you need above functions, specify an optimization level **0**.



Assembler

-debug

Generates debug information.

You must always specify this option. Modules without debug information cannot be debugged.

Linker

-debug

Generates debug information.

You must always specify this option. Programs without debug information cannot be debugged.

IAR Language Tools

The HP B3751A Debug User Interface can debug user programs created with the following IAR language tools.

Table 3-2. IAR Language Tools

Tool	Command	Description
C Compiler	icch8	IAR H8 C-Compiler
Assembler	ah8	IAR H8 Assembler
Linker	xlink	IAR Universal Linker
Converter	iar2ieee	UBROF to IEEE-695 Converter

The converter is not required when using the linker which can generate the IEEE-695 format.

For version numbers of language tools supported by the HP B3751A Debug User Interface, contact your nearest HP support office.

Note

When using the IAR language tools, the following commands cannot be used.

- Display a back trace.
- Return to a caller routine.

Command Options

This section describes important command options when using the IAR language tools.

C Compiler

- r** Generates debug information.
You must always specify this option. Modules without debug information cannot be debugged.
- s <level>** Specifies a speed optimization level in **0** to **9**.
Modules which are optimized at level **7** or higher cannot be debugged.

-z *<level>* Specifies a speed optimization level in **0** to **9**.
Modules which are optimized at level **7** or higher
cannot be debugged.

Assembler

-r Generates debug information.
You must always specify this option. Modules without
debug information cannot be debugged.

Linker

-F *<format>* Specifies an output file format. When **debug** is specified, it
generates the UBROF format. When **ieee695** is specified,
it generates the IEEE-695 format.
When the linker cannot generate the IEEE-695 format, you
must convert the output file from the UBROF format to the
IEEE-695 format by the converter.

Converter

No command options are required.

4



Emulation Status

Emulation Status

This chapter describes the emulation status messages which are displayed in the Debug window.



An emulation status message is displayed in the Debug window.

The HP B3751A Debug User Interface has the following emulation status messages.

- **Emulation reset**

The emulator is resetting the processor.

- **Running in monitor**

The emulator is executing the monitor.

- **Running user program**

The emulator is executing the user program.

- **Awaiting target reset**

The emulator is awaiting a reset signal from the target system.

When a "run from reset" command is executed, the emulator enters this state. During this state, the emulator cannot break to the monitor.

- **Target reset**

The target system is resetting the processor.

When the emulator accepts the \overline{RES} or \overline{STBY} signal from the target system while running the user program, the emulator enters this state. During this state, the emulator cannot break to the monitor.

Note

The emulator does not support hardware standby mode.

The \overline{STBY} signal from the target system is connected to the reset signal in the emulator. So, if the \overline{STBY} input is asserted, the emulator enters a reset state instead of hardware standby mode.

- **Bus grant**

A bus-released state.

When the emulator accepts the $\overline{\text{BREQ}}$ signal from the target system, the emulator enters this state. During this state, the emulator cannot break to the monitor.

- **Sleep**

Sleep mode.

Sleep mode is cleared when the emulator breaks to the monitor. When entering the monitor from sleep mode, the program counter (PC) points to the next instruction from the SLEEP instruction.

- **Standby**

Software standby mode.

Software standby mode is cleared when the emulator breaks to the monitor. When entering the monitor from software standby mode, the program counter (PC) points to the next instruction from the SLEEP instruction.

- **Slow clock**

The processor's clock is abnormally slow or stopped.

When setting a hardware option to use the processor's clock sourced by the target system, turning off the target system or a broken-down clock on the target system may cause this state.

- **No bus cycles**

A state with no bus cycles.

The $\overline{\text{WAIT}}$ signal from the target system may cause this state.

- **Unknown state**

An abnormal state.




Figure 4-1. Debug Window

Note



5



Trace

Trace

This chapter describes trace functions specific to the HP B3751A Debug User Interface.



Trace Clock Speed

When using the analyzer boards **HP 64703/04A**, you can set the trace clock speed.

For the HP B3751A Debug User Interface, setting the trace clock speed is not required. Do not change it from the default value "**Slow**".

The analyzer boards **HP 64794A/C/D** have no trace clock speed setting.



Data and Status Conditions

This section describes the data and status conditions in the following dialog boxes of the HP B3751A Debug User Interface.

- Trace Trigger Store Condition dialog box.
- Trace Pattern dialog box of sequential trace.

Data Condition

The data bus to the emulation analyzer is 16-bit width. Bus width of memory area and access size influence whether upper or lower byte data is valid.

- When accessing in word to a 16-bit data bus area, both upper and lower byte data are valid.
- When accessing in byte or accessing to an 8-bit data bus area, only upper byte data is valid at an even address. Only lower byte data is valid at an odd address.
- A longword access is divided into two word accesses.

Use "x" for invalid byte data to set the data condition as examples shown in the following table.

Table 5-1. Data Condition Settings

Area	Bus Width	Access Size	Address	Upper Byte	Lower byte	Example
On-Chip ROM On-Chip RAM	16-Bit	Byte	Even	Valid	-	0a5xx
			Odd	-	Valid	0xx5a
		Word	Even	Valid	Valid	0a55a
External Memory On-Chip Peripheral	8-Bit	Byte	Even	Valid	-	0a5xx
			Odd	-	Valid	0xx5a
		Word	Even (1st)	Valid	-	0a5xx
			Odd (2nd)	-	Valid	0xx5a
	16-Bit	byte	Even	Valid	-	0a5xx
			Odd	-	Valid	0xx5a
		Word	Even	Valid	Valid	0a55a

Status Condition

You can specify the following items as the status condition.

- fetch** Instruction fetch cycle.
- data** Data access cycle.
- read** Read cycle.
- write** Write cycle.
- mem** Access cycle to the on-chip ROM/RAM and external memory area.
- io** Access cycle to the on-chip peripheral module register area.
- byte** Byte access cycle.

word	Word access cycle. A longword access is divided into two word accesses. A longword access and a word access cannot be distinguished from each other.
cpu	CPU cycle.
dma	DMA controller (DMAC) cycle.
intack	Interrupt acknowledge cycle. When entering sleep or software standby mode, an interrupt acknowledge cycle happens. However, this cycle does not happen at interrupts to clear those modes. When the emulator breaks to the monitor, an interrupt acknowledge cycle may also happen.
refresh	Refresh cycle.
wrrom	Write cycle to an area mapped as ROM.
grd	Access cycle to an area mapped as guarded memory.




Figure 5-1. Trace Pattern Dialog Box

6



Windows

Windows

This chapter describes windows specific to the HP B3751A Debug User Interface.



Register Window

In the Register window of the HP B3751A Debug User Interface, the internal registers of the CPU can be displayed and modified.

- Program Counter (PC)
- Condition-Code Register (CCR)
- General Registers (ER0 to ER7)
- Stack Pointer (SP)
- Mode Control Register (MDCR)




Figure 6-1. Register Window

Peripheral Window

In the Peripheral window of the HP B3751A Debug User Interface, all registers of the following on-chip peripheral modules can be displayed and modified.

- System Control Registers
- Interrupt Controller
- Bus Controller
- Refresh Controller
- DMA Controller (DMAC)
- I/O Ports
- 16-Bit Integrated Timer Unit (ITU)
- Programmable Timing Pattern Controller (TPC)
- Watchdog Timer (WDT)
- Serial Communication Interface (SCI)
- A/D Converter
- D/A Converter
- Flash Memory Registers




Figure 6-2. Peripheral Window

7



Restrictions and Limitations

Restrictions and Limitations

This chapter describes restrictions and limitations.



The HP B3751A Debug User Interface and the HP 64797A Emulator have the following restrictions and limitations.

- **IAR Language Tools**

When using the IAR language tools, the following commands cannot be used.

- Display a back trace.
- Return to a caller routine.

- **Direct Memory Access**

The target system cannot perform direct memory access to the emulation memory.

- **Reset and Standby**

While running the monitor, the $\overline{\text{RES}}$ and $\overline{\text{STBY}}$ signals from the target system are ignored.


- **Interrupts**

While running the monitor, the emulator responds to no interrupts.

The emulator suspends interrupt requests in the monitor; the requests will be serviced upon return to the user program.

- **Watchdog Timer**

When entering the monitor, the watchdog timer (WDT) stops counting regardless of its mode, watchdog or interval. And, it resumes counting upon return to the user program.



- **Sleep and Software Standby Modes**

Sleep and software standby modes are cleared when the emulator breaks to the monitor.

When entering the monitor, the program counter (PC) points to the next of the SLEEP instruction.

- **Hardware Standby Mode**

The emulator does not support hardware standby mode.

The \overline{STBY} signal from the target system is connected to the reset signal in the emulator. So, if the \overline{STBY} input is asserted, the emulator enters a reset state instead of hardware standby mode.

- **Flash Memory**

When emulating on-board programming mode of the H8/3048F, some operations are different from those of the actual processor.

- **Operation Mode**

To enable the flash memory, set the hardware option **Processor Operation Mode** to mode 5, 6, or 7.

- **Memory Map**

Map the flash memory area as emulation ROM.

During on-board programming mode, the emulator does not break to the monitor even if the user program writes to this area.

The number of erase-program cycles is not limited because the emulation memory is used instead of the flash memory.



– **Boot Mode**

If the emulator accepts $\overline{\text{RES}}$ signal from the target system with 12V applied to the Vpp and MD2 signals, the emulator enters the boot mode. When breaking to the monitor from emulation reset, the emulator does not enter the boot mode.

Caution

The Vpp and $\overline{\text{RESO}}$ signals are assigned to the same pin. Do not apply 12V to this pin when the watchdog timer (WDT) drives the $\overline{\text{RESO}}$ signal. It may cause damage to the emulator.

The emulator cannot break to the monitor while executing the built-in boot program. If a break is requested during the boot program, it is suspended. The emulator breaks to the monitor when execution branches to the on-chip RAM.

The emulation analyzer cannot trace execution of the boot program.


– **Prewrite**

Change your erase program so that it will write **0** instead of inverted data in the prewrite sequence. Otherwise, inverted data will be actually written and the prewrite sequence will fail.

– **Protect Mode**

The emulator does not support the following protect modes of the flash memory.

- Block Protect
- Emulation Protect
- Error Protect



– **Registers**

Even if your program writes inappropriate values to the following registers, programming and erasing the flash memory will succeed.

- The following bits of the flash memory control register (FLMCR).
 - Erase-Verify Mode Bit (EV)
 - Program-Verify Mode Bit (PV)
 - Erase Mode Bit (E)
 - Program Mode Bit (P)
- All bits of the erase block registers (EBR1, EBR2).

Writing to the RAM control register (RAMCR) is always ignored. RAMCR is always read as 0FFH. The emulator does not support the flash memory emulation by the on-chip RAM.



Index

- A** analyzer board, 53
- B** background cycles, 30, 37
boot mode, 65
- C** clock, 25, 37, 48, 53
command file, 37-38
configuration, 22
 - commands, 37-38
 - file, 37-38
- D** data condition, 54-56
dialog box
 - Emulator Configuration dialog box, 24
 - Memory Map dialog box, 34
 - Trace Pattern dialog box, 54
 - Trace Trigger Store Condition dialog box, 54direct memory access, 27, 33, 63
DMA controller (DMAC), 56, 60
- E** emulation memory, 27, 33, 63-64
emulation status, 46-47
- F** flash memory, 35, 64-66
- G** guarded memory, 33, 36, 56
- H** H8/3048F, 35, 64
hardware options, 23-32, 64
 - commands, 37hardware standby mode, 29, 47, 64
- I** interrupts, 28, 56, 63
- L** language tools, 31, 37, 40
 - Hitachi language tools, 31, 41-42
 - IAR language tools, 31, 43-44, 63low voltage PGA adapter, 15, 25

- M** map term, 33-37
memory map, 33-36, 64
 - commands, 37memory type, 33-38

- O** on-board programming mode, 64
on-chip peripheral module registers, 32, 36, 55, 60
 - erase block registers (EBR1, EBR2), 66
 - flash memory control register (FLMCR), 66
 - RAM control register (RAMCR), 66on-chip RAM, 35-36, 55, 66
on-chip ROM, 35, 55
operation mode, 32, 37, 64

- P** prewrite, 65
program counter (PC), 48, 59, 64
protect mode, 65


- R** real time, 26, 37

- S** sequential trace, 54
signal
 - BREQ, 27, 37, 48
 - MD2 to MD0, 32, 65
 - NMI, 28, 37
 - RES, 29, 47, 63, 65
 - RESO, 65
 - STBY, 29, 47, 63-64
 - Vpp, 65
 - WAIT, 48sleep mode, 48, 56, 64
software standby mode, 48, 56, 64
stack pointer (SP, ER7), 32, 37-38, 59
status condition, 54-56

- T** trace, 52, 54-56
 - clock speed, 53
 - count, 53

- W** watchdog timer (WDT), 60, 63, 65
window
 - Debug window, 24, 34, 47, 49
 - Peripheral window, 60

Register window, 59
write to ROM, 31, 33, 35, 56, 64



Index

