

# **FLOATING POINT PROCESSOR**

## **INSTRUCTION MANUAL**

**PERKIN-ELMER**

**Interdata Division**  
2 Crescent Place  
Oceanport, N.J. 07757

PAGE REVISION STATUS SHEET

PUBLICATION NUMBER 29-568

TITLE Floating Point Processor Instruction Manual

REVISION R05

DATE June 1978

PAGE	REV.	DATE	PAGE	REV.	DATE	PAGE	REV.	DATE
i	R01	7/77	05-067F01A13					
ii	R05	6/78	1-7	R00	12/76			
1-1 thru 1-3/ 1-4	R00	12/76	05-067F02A13 1-7 R00 12/76					
2-1 thru 2-10	R00	12/76	05-067F03A13 1-7 R00 12/76					
3-1 thru 3-6	R00	12/76	05-067F04A13 1-7 R00 12/76					
4-1 thru 4-5/ 4-6	R01	7/77	02-449D08 1-22 R06 6/78					
A1-1	R00	12/76	35-632E03 1 of 1 R06 6/78					
A1-2	R00	12/76	35-633E03 1 of 1 R00 12/76					
A1-3	R02	1/78						
A1-4	R00	12/76						
A1-5/ A1-6	R00	12/76						
A2-1 thru A2-6	R00	12/76						
A3-1 thru A3-9/ A3-10	R00	12/76						
A4-1 thru A4-13/ A4-14	R00	12/76						

## Table of Contents

CHAPTER 1 BLOCK DIAGRAM ANALYSIS . . . . .	1-1
1.1 INTRODUCTION . . . . .	1-1
1.2 INSTRUCTION REGISTER . . . . .	1-1
1.3 DROM (DECODER READ ONLY MEMORY) . . . . .	1-1
1.4 ROM ADDRESS REGISTER . . . . .	1-1
1.5 ROM (READ ONLY MEMORY) AND RDR (ROM DATA REGISTER) . . . . .	1-1
1.6 REPEAT COUNTER . . . . .	1-3/1-4
1.7 FLR (FLAGS) . . . . .	1-3/1-4
1.8 LSI ALU AND REGISTER STACKS . . . . .	1-3/1-4
1.9 CLOCK . . . . .	1-3/1-4
1.10 CONTROL LOGIC . . . . .	1-3/1-4
1.11 DATA MULTIPLEXORS . . . . .	1-3/1-4
1.12 I/O CONTROL . . . . .	1-3/1-4
CHAPTER 2 MICROPROGRAM DESCRIPTION . . . . .	2-1
2.1 INTRODUCTION . . . . .	2-1
2.2 DATA FORMAT . . . . .	2-1
2.3 INSTRUCTION FORMATS . . . . .	2-1
2.4 REGISTER-TO-REGISTER AND IMMEDIATE-TO-REGISTER INSTRUCTIONS . . . . .	2-6
2.4.1 Mode of Operation (M) . . . . .	2-6
2.4.2 Shift Options (D1 and SH) . . . . .	2-6
2.4.3 Extended Field Options (E) . . . . .	2-6
2.5 BRANCH CONTROL INSTRUCTIONS . . . . .	2-8
2.6 MICROPROGRAM OPERATION . . . . .	2-9
2.6.1 Floating Point Processor Initialization . . . . .	2-9
2.6.2 Instruction Decoding . . . . .	2-9
2.6.3 User Instruction Emulation . . . . .	2-10
2.6.4 Display Support . . . . .	2-10
CHAPTER 3 FUNCTIONAL SCHEMATIC ANALYSIS . . . . .	3-1
3.1 INTRODUCTION . . . . .	3-1
3.2 CLOCK CONTROL . . . . .	3-1
3.3 DECODER READ ONLY MEMORY . . . . .	3-3
3.4 ROM ADDRESS REGISTER . . . . .	3-3
3.5 READ ONLY MEMORY (ROM) AND ROM DATA REGISTER (RDR) . . . . .	3-3
3.6 DATA REGISTER AND DATA MULTIPLEXOR . . . . .	3-4
3.7 REPEAT COUNTER . . . . .	3-4
3.8 INSTRUCTION REGISTER . . . . .	3-4
3.9 FLAGS . . . . .	3-4
3.10 CARRY LOOKAHEAD LOGIC . . . . .	3-4
3.11 YD AND YS MULTIPLEXOR . . . . .	3-4
3.12 SIGN LOGIC . . . . .	3-4
3.13 BRANCH LOGIC . . . . .	3-5
3.14 FORCED BITS . . . . .	3-5
3.15 D-BUS SHIFTER . . . . .	3-5
3.16 I/O CONTROL . . . . .	3-5
3.16.1 Input for Instruction . . . . .	3-5
3.16.2 Data Input from Host Processor . . . . .	3-6
3.16.3 Data Output to Host Processor . . . . .	3-6
3.16.4 End of Job . . . . .	3-6
3.16.5 Display Support and Power Up-Power Down Routines . . . . .	3-6

CHAPTER 4 INSTALLATION PROCEDURES . . . . .	4-1
4.1 INTRODUCTION . . . . .	4-1
4.2 UNPACKING . . . . .	4-1
4.3 INSTALLATION IN THE 8/16 COMPUTER . . . . .	4-2
4.3.1 Physical Location . . . . .	4-2
4.3.2 I/O Interrupt Strapping . . . . .	4-2
4.3.3 Strapping the FPP Boards . . . . .	4-2
4.3.4 Processor Board (35-604) Strapping . . . . .	4-2
4.3.5 Installation Checks . . . . .	4-2
4.4 INSTALLATION IN THE 7/32 CII COMPUTER . . . . .	4-3
4.4.1 Physical Location . . . . .	4-3
4.4.2 I/O Interrupt Strapping . . . . .	4-3
4.4.3 Strapping the FPP Boards . . . . .	4-3
4.4.4 Processor CPU-A Board (35-624) Strapping . . . . .	4-4
4.4.5 Processor CPU-B Board (35-625F03, F04) Strapping . . . . .	4-4
4.4.6 Processor Card File . . . . .	4-5/4-6
4.4.7 Installation Checks . . . . .	4-5/4-6

### ILLUSTRATIONS

Figure 1-1 Floating Point Processor Block Diagram . . . . .	1-2
Figure 2-1 Register Connections Caused by the Multiply Command . . . . .	2-5
Figure 2-2 Register Connections Caused by the Divide Command . . . . .	2-5
Figure 2-3 Decode Read Only Memory . . . . .	2-9
Figure 3-1 Control Timing . . . . .	3-1
Figure 3-2 ROM Data Clock Timing . . . . .	3-2
Figure 3-3 ROM Timing for the RAR . . . . .	3-3
Figure 4-1 Model 8/16 Computer Physical Configuration Showing the Floating Point Processor Location . . . . .	4-2
Figure 4-2 Model 7/32 CII Computer Physical Configuration Showing the Floating Point Processor Location . . . . .	4-4
Figure 4-3 DROM Location . . . . .	4-4

### TABLES

2.1 FLOATING POINT PROCESSOR INSTRUCTION WORD CHART . . . . .	2-2
2.2 INSTRUCTION WORD FORMATS . . . . .	2-3
2.3 FIRST DATA FIELD . . . . .	2-4
2.4 MODE OF OPERATION BITS . . . . .	2-6
2.5 SHIFT OPTION BITS . . . . .	2-6
2.6 EXTENDED FIELD OPTIONS . . . . .	2-6
2.7 TAKEOVER OPERATION . . . . .	2-7
2.8 BRANCH CONTROL INSTRUCTIONS . . . . .	2-8
3.1 CPU CLOCKS . . . . .	3-2
4.1 DROM FUNCTIONAL VARIATIONS FOR 19-186 . . . . .	4-3
4.2 DROM STRAPPING . . . . .	4-5/4-6

### APPENDICES

APPENDIX 1. FLOATING POINT NOTATION . . . . .	A1-1
APPENDIX 2. FLOATING POINT PROCESSOR MNEMONICS . . . . .	A2-1
APPENDIX 3. FPP MICRO-CODE FLOWCHARTS . . . . .	A3-1
APPENDIX 4. FPP MICRO-CODE LISTINGS . . . . .	A4-1

### DRAWINGS

Floating Point Processor DROM Listing . . . . .	05-067F01R00A13
Floating Point Processor DROM Listing . . . . .	05-067F02R00A13
Floating Point Processor DROM Listing . . . . .	05-067F03R00A13
Floating Point Processor DROM Listing . . . . .	05-067F04R00A13
Floating Point Processor Schematic . . . . .	02-449R06D08
Floating Point Processor A-Board Assembly . . . . .	35-632R06E03
Floating Point Processor B-Board Assembly . . . . .	35-633E03

# CHAPTER 1

## BLOCK DIAGRAM ANALYSIS

### 1.1 INTRODUCTION

Floating point is a means of representing quantity in any numbering system. This representation takes the form of a series of digits multiplied by a base number which is raised to some power. The convenience with which extremely large or small numbers can be compactly expressed in floating point notation, makes it ideally applicable to scientific computations. (Appendix 1 contains background information on floating point notation.) When floating point is used in the INTERDATA 8/16 and 7/32 CII computers, the decimal numbering system is replaced by the hexadecimal system.

The INTERDATA Floating Point Processor (FPP) provides a preprogrammed means of manipulating scientific data expressed as floating point numbers. When a host processor, such as the 8/16 or 7/32 CII is required to perform calculations involving floating point numbers, it presents the numbers to the FPP. The FPP contains ROM controlled hardware that performs the calculations and the results are sent back to the host processor.

The block diagram (Figure 1-1) shows that the Floating Point Processor (FPP) is organized between two 64-bit buses. The D-bus is used to present data from the external Data Register to a processor containing an ALU and internal registers. The S-bus transfers the ALU output back to the external Data Register. The Data Register is used both for temporary storage and to facilitate I/O operations. The sources, destinations, and functions of the ALU are controlled by a micro-program contained in the Read-Only-Memory (ROM).

### 1.2 INSTRUCTION REGISTER

A 16-bit instruction register is formed by the combination of the user operation code (OP) (8 bits), and the YD and YS address fields (4 bits each). It is normally loaded from the memory data bus of the host processor. The exceptions are for power-up and power-down routines, and for console display support. In these three cases a multiplexor can select the Input/Output bus of the host processor instead.

### 1.3 DROM (Decoder Read Only Memory)

The DROM interprets the user OP code to determine a starting address in the FPP microprogram for the particular floating-point instruction being emulated. In addition the DROM indicates to the hardware whether a single or double precision instruction is present, and whether the OP field contains a legal floating-point instruction for the particular implementation of the FPP.

### 1.4 ROM Address Register

Locations in the ROM are addressed by the 8-bit ROM Address Register (RAR). Micro-instructions are normally located at sequential addresses in the ROM. The RAR is an up-counter which increments by one as each new micro-instruction is read into the ROM Data Register (RDR). It, therefore, holds the address of the next micro-instruction to be executed. When it becomes necessary to jump out of sequence, the RAR can be loaded with a new address from the RDR or it can be cleared to 0 by the hardware. Initially the RAR is loaded with a starting address from the DROM.

### 1.5 ROM (Read Only Memory) and RDR (ROM Data Register)

The ROM is a non-destructive memory of 256 words. Each word is 28 bits long and represents one micro-instruction. Each word read out of ROM is placed in the 28-bit ROM Data Register (RDR). Micro-instructions are executed in one machine cycle of 215 nanoseconds, except for 64-bit arithmetic instructions which require one extra cycle. The results of the instructions become available some time before the end of the appropriate machine cycle so that, at the start of the next cycle, the selected destination register is loaded (and other specified action taken) and the next micro-instruction is fetched.




Figure 1-1 FLOATING POINT PROCESSOR BLOCK DIAGRAM

## 1.6 REPEAT COUNTER

The Repeat Counter is an 8-bit counter which can be loaded from the S-Bus, and incremented and cleared by the hardware. The counter allows a selected micro-instruction to be executed a given number of times and can record how many times a particular micro-instruction was executed until some condition was satisfied.

## 1.7 FLR (FLAGS)

The Flag Register (FLR) is a four-bit register containing the following flags: Carry (C), Overflow (V), Greater than Zero (G), and Less than Zero (L). These flags are modified at the conclusion of the floating point instruction to reflect the result of that operation.

## 1.8 LSI ALU and REGISTER STACKS

Sixteen 4-bit wide LSI circuits make up the 64-bit wide processor. Together the LSI circuits contain a 64-bit Arithmetic Logic Unit (ALU), a two port Random Access Memory (RAM) stack of sixteen 64-bit Floating Point Registers and one 64-bit temporary storage register (Q). Also included are shift circuits for right, left, and no shift for both the RAM stack and the Q-register.

## 1.9 CLOCK

The basic system clock is variable and nominally set for a period of 215 nanoseconds. It is non-stoppable. From this are derived several other stoppable clocks for the RAR, RDR, DR, and processor circuits.

## 1.10 CONTROL LOGIC

The Control Logic hardware interprets the contents of the RDR and provides control signals to the processor, Multiplexor, all Registers, and I/O Control for the current operation.

## 1.11 DATA MULTIPLEXORS

The Data Multiplexor selects, as a source for the Data Register (DR), either the 64-bit S-bus or the 16-bit I/O bus repeated four times. The Data Register is a 64-bit Register used both for temporary storage by the micro-program and as an I/O Register.

The D-Bus shifter is comprised of 64 four-to-one multiplexors. For the fraction field (bits 8 to 63) the D-bus determines whether the shift operation will be: no shift, 1 hexadecimal digit right, 2 hexadecimal digits right, or one hexadecimal digit left. For the exponent field (bits 0 to 7) the D-bus selects among the following: the DR (bits 0 to 7); the Repeat Counter Output bits; Immediate Data bits from the RDR; the result sign from the hardware sign determination logic followed by 7 zeros.

## 1.12 I/O CONTROL

The I/O Multiplexor selects which one of four 16-bit data fields from the DR is to be sent out on the I/O bus to the host processor. The I/O Multiplexor also selects the Flag Register to send the condition code when appropriate.

The I/O Control controls the handshaking between the FPP and the host processor. The control also loads the Instruction Register when a legal floating point instruction is detected.

# CHAPTER 2

## MICROPROGRAM DESCRIPTION

### 2.1 INTRODUCTION

Microprogramming is a means for implementing the control logic of a digital processor. The Floating Point Processor (FPP) is designed to execute micro-instructions stored in a Control Store or Read Only Memory (ROM). A micro-instruction is an elemental step or instruction to the actual hardware of the FPP. Each micro-instruction causes one or more hardware functions to be performed, such as transferring the contents of one register to another, an arithmetic or logical operation between two specified operands, or communicating with the host processor.

A series of micro-instructions is called a microprogram. The microprogram of the FPP is, by definition, an emulator. It emulates the single precision and double precision floating point instructions as described in the *INTERDATA User's Manual (16 Bit)*, Publication Number 29-509 and in the *32-Bit Series Reference Manual*, Publication Number 29-365. The FPP accepts the user level instruction and the necessary data (for RX type of user level instructions); performs the specified floating point operation; presents the resulting Condition Code (and the result, if necessary) to the host processor; and then waits for the next floating point instruction to emulate.

The FPP is an optional module of the host processor, communicating with the host processor through the Input/Output Multiplexor Bus. Within the FPP itself, there is an option of either single precision only or both single and double precision floating point instructions.

The following sections outline the FPP hardware functions from a micro-programmer's point of view including data and micro-instruction formats, user instruction emulation and display support.

### 2.2 DATA FORMATS

All the internal data paths of the FPP are 64-bits wide for Double Precision and 32 bits wide for Single Precision. Hence, the basic operand is a 64-bit or a 32-bit precision floating point number. The most significant bit (bit 0) is the sign bit. Bits 1:7 contain the exponent (base 16) in excess-64 notation. Bits 8:63 (or Bits 8:31 for single precision) contain the fraction. The processor has a capability of operating on the exponent field, the fraction field, or the whole floating point number.

In case of single precision floating point numbers, Bits 32:63 are normally zero except for intermediate steps in the instruction emulation.

### 2.3 INSTRUCTION FORMATS

The FPP micro-instructions can be in one of three formats designated as Register-to-Register, Immediate-to-Register and Branch Control instruction. Each micro-instruction is 28 bits wide. The Instruction Word Chart is shown in Table 2-1 and the Instruction Formats are shown in Table 2-2.

As shown in Table 2-2, the first data field (bits 0, 1, 2) designates the format of the micro-instruction. That is, whether the format is Register-to-Register, Immediate-to-Register or a Branch Control instruction. Table 2-3 shows that the instruction is specified by the bits in the data field. Specifically, Register-to-Register instructions are specified by the last four commands shown in Table 2-3 (100, 101, 110, 111). A branch instruction is specified by bit positions 010 and 011, and an Immediate-to-Register instruction is designated by bits 001.




TABLE 2-1. FLOATING POINT PROCESSOR INSTRUCTION WORD CHART

		IMM							E FIELD			
	CONT	DEST	ALU OP	SOURCE	OP MODE	SHIFT	EXT DEST	EXT SOURCE				
	0 1 2	3 4 5	6 7 8	9 10 11	12 13	14 15	16 17	18 19 20	21 22 23 24 25 26 27			
	NOP	0 0 0			LFR	0 0			0 0	0 0 0 0 0	NULL	
	IMM	0 0 1			EX	0 1	0 0	NULL	0 0	0 0 0 0 1	EOJ	
	BT	0 1 0			FR	1 0	0 1	CNTR	0 1	0 0 0 1 0	DEOJ	
	BF	0 1 1			<64>	1 1	1 0	DR	1 0	0 0 1 0 0	F	
	CNM	1 0 0								0 1 0 0 0	SETV	
	CEQ	1 0 1					1 1			1 0 0 0 0	SETC	
	MPY	1 1 0	1 0 0	0 0 0	0 1 1		0 1			0 0 0 0 0	MOD816	
	DIV	1 1 1	1 1 0	0 0 0	1 0 1					0 0 0 0 1	JAMCI	
	LOAD Q; ALU OUTPUT		0 0 0							0 0 0 1 0	SETGD	
	NULL; ALU OUTPUT		0 0 1							0 0 1 0 0	F	
	LOAD YD; A OUTPUT		0 1 0			1 0 ← 0 0	SR8			0 1 0 0 0	ORBIT11	
	LOAD YD; ALU OUTPUT		0 1 1			1 0 ← 0 1	SR4	DR		1 0 0 0 0	.KOP	
	LOAD YD&Q; SR; ALU OUTPUT		1 0 0			1 0	NO	SOURCE		0 0 0 0 0		
	LOAD YD; SR; ALU OUTPUT		1 0 1				SHIFT			0 0 0 0 1	AGB	
	LOAD YD&Q; SL; ALU OUTPUT		1 1 0			1 0 ← 1 1	SL4			0 0 0 1 0	ALB	
	LOAD YD; SL; ALU OUTPUT		1 1 1			0 1 ← 1 1	CNTR	SOURCE		0 0 1 0 0	F	
	R+S		0 0 0							0 1 0 0 0	RCO	
	S-R		0 0 1							1 0 0 0 0	IFNRC	
	R-S		0 1 0							0 0 0 0 0	YDP2	
	R OR S		0 1 1							0 0 0 0 1	EOJ	
	R AND S		1 0 0							0 0 0 1 0	ALBAGB	
	R AND S		1 0 1							0 0 1 0 0	F	
	R XOR S		1 1 0							0 1 0 0 0	RXWAIT	
	R XNOR S		1 1 1							1 0 0 0 0	DRSIGN	
	R	YS	S	Q			0 0	0 1 1				
	YS	Q	YD				1 0 0	ASIGN				
	Q	YD	Q	0 0 0			1 0 1	BSIGN				
	Q	YD	0	0 1 0			1 1 0	ADDSIGN				
	Q	YS	YD	0 1 1			1 1 1	MDSIGN				
	Q	YS	1 0 0									
	Q	YD	1 0 1				0 0	0 0 0	'00'			
	D	Q	1 1 0				0 0	0 0 1	'01'			
	D	Q	1 1 0				0 0	1 0 0	'08'			
	D	Q	1 1 1				1 0	0 0 0	'40'			
	D	0	1 1 1				1 0	1 0 0	'48'			
	D	0	1 1 1				1 0	1 1 0	'46'			
	D	0	1 1 1				1 1	1 1 1	'7F'			
	D	0	1 1 1				0 0	0 1 0	'06'			
		BRANCH CONDITION						BRANCH ADDRESS				
	DR0	0 0	0 0 0	0 0 0	0 0 0	0 0	1 0	0 0 0	NULL			
	DR8	0 0	0 0 0	0 0 0	0 0 0	0 0	0 1	0 0 1	SET DR0			
	G	1 0	0 0 0	0 0 0	0 0 0	0 0	0 0	0 1 0	CLR CNTR			
	C	0 1	0 0 0	0 0 0	0 0 0	0 0	0 0	1 0 0	UCC			
	CE	0 0	1 0 0	0 0 0	0 0 0	0 0	0 0					
	CF	0 0	0 1 0	0 0 0	0 0 0	0 0	0 0					
	YDC	0 0	0 0 1	0 0 0	0 0 0	0 0	0 0					
	>8	0 0	0 0 0	1 0 0	0 0 0	0 0	0 0					
	NORM	0 0	0 0 0	0 1 0	0 0 0	0 0	0 0					
	UNCOND	0 0	0 0 0	0 0 1	0 0 0	0 0	0 0					
	DRHD0	0 0	0 0 0	0 0 0	1 0 0	0 0	0 0					
	DRHD1	0 0	0 0 0	0 0 0	0 0 0	0 1	0 0					


3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

TABLE 2-2. INSTRUCTION WORD FORMAT


REGISTER-TO-REGISTER



IMMEDIATE-TO-REGISTER



BRANCH



INSTRUCTION WORD FIELDS

FIELD	MEANING
CMD	NORMALIZE, EQUALIZE, MULTIPLY OR DIVIDE COMMAND
D1	SHIFT LEFT, SHIFT RIGHT BY ONE BIT
D1 AND D2	DESTINATION FIELDS
OP	ALU OPERATION
S1	SELECT TWO SOURCES OF ALU
S2	SELECT EXTERNAL (TO ALU) SOURCE
M	MODE OF OPERATION: EXPONENT, FRACTION OR WHOLE NUMBER
SH	SHIFT LEFT, SHIFT RIGHT BY FOUR OPERATION
E	EXTENDED OPTION FIELD
IMM	IMMEDIATE DATA FIELD
BOP	BRANCH OPTIONS
BC	BRANCH CONTROL
COND	BRANCH CONDITION
ADDRESS	BRANCH ADDRESS

TABLE 2-3 FIRST DATA FIELD

INSTRUCTION WORD BITS 012	MEANING
000	NOP: NO OPERATION
001	IMM: REGISTER TO IMMEDIATE INSTRUCTION
010	BT: BRACH ON TRUE CONDITION
011	BF: BRACH ON FALSE CONDITION
100	CNM: COMMAND NORMALIZE
101	CEQ: COMMAND EQUALIZE
110	MPY: COMMAND MULTIPLY
111	DIV: COMMAND DIVIDE

BT If a specified condition is true, a branch is taken to the specified ROM address.

CEQ The CNTR contains the exponent difference. The DR contains the fraction portion of the floating point number to be equalized. The CEQ command shifts the fraction in DR right hexadecimally (4 Bits at a time) and CNTR is decremented by one for each hexadecimal shift until CNTR is zero. In double precision the fraction bits are shifted right and lost. In single precision the fraction bits are shifted right into the least significant half of DR and all of them are retained for further computation.

MPY Two unsigned fractions, 24 Bits or 56 Bits wide, are multiplied. The logical set up for MPY command is as shown in Figure 2-1.

BF If a specified condition is false, a branch is taken to the specified ROM address. An unconditional branch micro-instruction assembles as a branch on true micro-instruction.

CNM The fraction contained in DR is non-zero and unnormalized. The fraction contained in DR is shifted left hexadecimally (4 Bits at a time) and CNTR is incremented by one for each hexadecimal shift until the fraction is normalized. The net result of CNM is a normalized fraction in DR and an exponent count in CNTR. The DR Bits 8:63 participate in this operation. Thus, positions 32:63 are brought into significance during the execution of this command, thus increasing precision.

DIV The unsigned division is performed using the non-restoring division algorithm. The dividend, divisor and quotient are all 24 or 56 bits wide for single precision or double precision respectively. The logical set up for the DIV command is as shown in Figure 2-2.




Figure 2-1. Register Connections Caused By The Multiply Command




Figure 2-2. Register Connections caused by the Divide Command

## 2.4 REGISTER-TO-REGISTER AND IMMEDIATE-TO-REGISTER INSTRUCTIONS

### 2.4.1 Mode of Operation (M)

Bits 12 and 13 of the instruction word specify the mode. Table 2-4 shows what the bit positions designate.

TABLE 2-4 MODE OF OPERATION

INSTRUCTION WORD BITS		MEANING	RELATED CARRY
12	13		
1	1	64-BIT OPERATION	C
0	1	EXPONENT (BITS 0:7) OPERATION	CE
1	0	FRACTION (BITS 8:63) OPERATION	CF
0	0	LOWER HALF OF FRACTION (BITS 32:63) OPERATION	-

### 2.4.2 Shift Options (D1 and SH)

Shift options can be specified by bits 3, 4, 5 and bits 14, 15 as shown in Table 2-5.

TABLE 2-5 SHIFT OPTION BITS

OPTION		MEANING	SOURCE MUST BE	DESTINATION MUST BE
3	5			
SL		SHIFT LEFT BY ONE	-	YD OR YD&Q
SR		SHIFT RIGHT BY ONE	-	YD OR YD&Q
SL4		SHIFT LEFT BY FOUR	DR	-
SR4		SHIFT RIGHT BY FOUR	DR	-

### 2.4.3 Extended Field Options (E)

The Extended Field Options (bits 21 through 27) provide convenience of specifying desired hardware functions necessary in the course of emulation. Any micro-instruction, except Branch, can specify up to five E Field options that belong to any one of the four groups shown in Table 2-6.

TABLE 2-6 EXTENDED FIELD OPTIONS

INSTRUCTION WORD BITS							OPTION	MEANING	
21	22	23	24	25	26	27			
0	0	0	0	0	0	0	NULL		
		0	0	0	0	1	EOJ	END OF JOB	
		0	0	0	1	0	DEOJ	DOUBLE PRECISION END OF JOB	
		0	0	1	0	0	F	UPDATE C, CE, CF, G AND L FLAGS	
		0	1	0	0	0	SETV	SET V FLAG	
0	1	1	0	0	0	0	SETC	SET C FLAG	
		0	0	0	0	0	MOD816	DETERMINES SIZE OF FIXED POINT REGISTER	
		0	0	0	0	1	JAMCI	FORCE A CARRY IN FOR THIS OPERATION	
		0	0	0	1	0	SETGD	SET GUARD DIGIT	
		0	0	1	0	0	F	UPDATE C, CE, CF, G AND L FLAGS	
1	0	0	1	0	0	0	ORBIT11	OR IN BIT 11 ON TO S BUS	
		1	0	0	0	0	TAKOP	TAKE OVER ALU OPERATION	
		0	0	0	0	0	0	AGB	A > B
		0	0	0	0	1	0	ALB	A < B
		0	0	1	0	0	0	F	UPDATE C, CE, CF, G AND L FLAGS
1	1	0	1	0	0	0	RCO	UPDATE ROUNDING CARRY (CF) FLAG ONLY	
		1	0	0	0	0	0	IFNRC	ALLOW DESTINATION CLOCK IF NO ROUNDING CARRY
		0	0	0	0	0	0	YDP2	INCREMENT YD FIELD BY 2
		0	0	0	0	0	1	EOJ	END OF JOB
		0	0	0	1	0	0	ALBAGB	A < B OR A > B
0	0	0	1	0	0	0	F	UPDATE C, CE, CF, G AND L FLAGS	
		0	1	0	0	0	0	RXWAIT	WAIT FOR DR DATA
		1	0	0	0	0	0	DRSIGN	UNLOAD DR SIGN ALSO

- EOJ** End of Job. Specifying the EOJ option terminates the emulation sequence. The host processor is signalled that the Condition Code or data are ready to be transferred to the host processor. EOJ also forces a branch in the microcode to the power up ROM address where DR is cleared.
- DEOJ** Double precision End of Job. Specifying the DEOJ option terminates the emulation of a double precision floating point instruction. It signals the host processor that the Condition Code is ready to be transferred. DEOJ also forces a Branch in the microcode to the power up ROM address where DR is cleared.
- F** Flags. The F option updates the following flags (depending on the mode of operation) reflecting the result of the micro-instruction specifying F. The previous state of the flag is ignored.
- C: Carry flag in FLR consisting of the Carry out of or borrow into Bit 0. (<64>)  
 CE: Exponent Carry, i.e., state of Bit 0. (EX mode)  
 CF: Fraction Carry, i.e., carry out of or borrow into Bit 8 (FR mode)  
 G: Greater than zero flag in FLR.
- Bits 1:63 <64> mode  
 Bits 1:7 EX mode  
 Bits 8:63 FR mode
- If all the bits in the specified mode are zero, G=0; otherwise G=1 provided L=0.
- L: Less than zero flag in FLR. In the <64> mode, L=Bit 0. This flag is not affected in the EX, FR or LFR mode.
- SETV** Set V flag. When specified, the V flag in the Flag Register (FLR) is set.
- SETC** Set C flag. When specified, the C flag in the Flag Register (FLR) is set.
- SETGD** Set Guard Digit. Specifying the SETGD option sets, for single precision only, the Guard Digit as follows:
- Guard Digit = Bit 32 on S Bus for Add, Subtract and Multiply  
 = last q (quotient bit) generated for Divide
- ORBIT11** Or Bit 11. When specified, a logic one (1) is ORed into bit 11 of the D Bus.
- YDP2** YD Plus 2. When specified, the YD field of the Instruction Register (IR) is incremented by 2. When YD field changes from 'E' to '0', a YD Carry (YDC) flag is set.
- AGB** A Greater Than B. This option specifies, to the result sign computation logic, that A (the first operand) is algebraically greater than B (the second operand).
- ALB** A less Than B. This option specifies, to the result sign computation logic, that A (the first operand) is algebraically less than B (the second operand).
- TAKOP** Takeover Operation. This option refers to the ALU operation. The microcode specifies two operands R and S. Specifying this option determines the ALU operation as shown in Table 2-7.

**TABLE 2-7 TAKEOVER OPERATION**

ASIGN ⊕ BSIGN	CF	OPERATION	INSTRUCTION BITS 6:8
0 (EQUAL)	X	R + S	000
1 (DIFFER)	0	S - R	001
1 (DIFFER)	1	R - S	010

X = DON'T CARE

- RCO** Rounding Carry. This option is specified in a micro-instruction trying to determine if rounding produces a carry into the exponent field. When this option is specified the Fraction Carry (CF) flag is set or reset depending on whether a fraction carry is produced or not. All other flags remain unchanged.
- IFNRC** If No Rounding Carry. When this option is specified the following function is performed.
1. If CF=0, load the destination register with data on S Bus.
  2. If CF=1, the destination register remains unchanged, i.e., skip the destination clock.
- DRSIGN** DR Sign participates. Normally the sign of a floating point number in DR (Bit 0 of DR) is not unloaded onto the B Bus. But when **DRSIGN** option is specified, the DR sign is unloaded onto the B Bus and the whole floating point number participates as an operand to the ALU.
- ALBAGB** A Less than B or B Less than A. This option specifies, to the result sign computation logic, whether A (the first operand), is algebraically less than, equal to, or greater than B (the second operand). The function is performed in the following manner:
- | CF | C | Specify |
|----|---|---------|
| 0  | 0 | A=B     |
| 0  | 1 | A>B     |
| 1  | X | A<B     |
- RXWAIT** For RX instructions, wait for DR data. When an RX-type of user level instruction is decoded, the emulation sequence is started at an appropriate ROM location. At that time the second operand may not be yet established in DR. When this option is specified and the second bit of the IR (RX) is set, the micro-instruction execution is suspended (clocks are stopped), unless and until the second operand is established in DR.
- In addition, **FLR** (op code=2F) and **FLDR** (op code=3F) wait for DR data. When this option is specified and IR05:07 = 111, the micro-instruction execution is suspended (clocks are stopped), unless and until the second operand is established in DR.
- MOD816** The FPP is strapped according to whether the fixed point register in the host processor is 16-bit or 32-bit. This option informs the FPP microcode of which configuration to use.
- JAMCI** Forces the Carry In to a one for the current operation.

## 2.5 BRANCH CONTROL INSTRUCTIONS

A branch micro-instruction can specify any of twelve conditions. The micro-instruction word bits, symbolic conditions and their meanings are shown in Table 2-8.

TABLE 2-8 BRANCH CONTROL INSTRUCTIONS

WORD BITS			NAME	MEANING OF TRUE CONDITION			
4	5	6 7			8 9	10 11	12 13
1	0	0 0	0	0 0	0 0	G	THE RESULT IS NON-ZERO
0	1	0 0	0	0 0	0 0	C	CARRY (BORROW) OUT OF BIT 0 OCCURRED
0	0	1 0	0	0 0	0 0	CE	CARRY (BORROW) OUT OF BIT 1 OCCURRED
0	0	0 1	0	0 0	0 0	CF	CARRY (BORROW) OUT OF BIT 8 OCCURRED
0	0	0 0	1	0 0	0 0	YDC	CARRY OUT OF YD FIELD OCCURRED
0	0	0 0	0	1 0	0 0	> 5	(CNTR) > 6 OR (CNTR) > 13
0	0	0 0	0	0 1	0 0	NORM	THE RESULT IS NORMALIZED
0	0	0 0	0	0 0	1	UNCOND	UNCONDITIONAL BRANCH
0	0	0 0	0	0 0	1	DRHD0	DR HEX. DIGIT ZERO (BITS 0:3) = 0
0	0	0 0	0	0 0	0	DRHD1	DR HEX. DIGIT ONE (BITS 4:7) = 0
0	0	0 0	0	0 0	0	DR0	BIT 0 OF DR
0	0	0 0	0	0 0	0	DR8	BIT 8 OF DR

G,C,CE,CF,YDC	These branch conditions are flags as explained under Extended Field options (E).
NORM	This condition is true (=1) when the fraction in DR is normalized, i.e., bits DR08:11 are not all equal to 0.
UNCOND	An unconditional branch is taken to the specified ROM address.
DRHD0	This condition is true (=1) when the DR hexadecimal digit zero (bits DR00:03) is non-zero.
DRHD1	This condition is true (=1) when the DR hexadecimal digit one (bits DR04:07) is non-zero.
DRO	This condition is true (=1) when Bit 0 of the DR equals a one.
DR8	This condition is true (=1) when bit 8 of the DR equals a one.

Any ROM address from X'00' through X'FF' can be specified as a branch address in any Branch micro-instruction.

## 2.6 MICROPROGRAM OPERATION

### 2.6.1 Floating Point Processor Initialization

On power up or after depressing the INIT key, the following FPP elements are cleared:

1. ROM Address Register (RAR)
2. The Counter Register (CNTR)
3. The Flag Register (FLR)
4. The flags CE, CF, YDC, >5

### 2.6.2 Instruction Decoding

When a host processor fetches a user level instruction from the main memory, the first halfword of that instruction is captured by the FPP from the memory bus. The instruction halfword is placed in the Instruction Register (IR).

The most significant byte of the IR (IR00:07) contains the operation code of the user level instruction. The op-code is used as an address to index into the Decoder ROM (DROM). The DROM is a 256 word x 8 bits Read Only Memory. Each word in the DROM contains data in the format shown in Figure 2-3.




Figure 2-3. Decoder Read Only Memory (DROM) Data Word Format



- Bits 0:5 form the ROM address. This set up imposes a restriction that an emulation sequence for any user level instruction must start on a four-word boundary. Three ROM words between two four-word boundary addresses can be utilized by branching there for a short sequence. For RX instructions, the address is made odd.
- Bit 6 defines whether or not the op-code belongs to the floating-point instruction op-code map.
- Bit 7 defines whether the FPP instruction is a single-precision or double-precision type.

The FPP has two versions of DROM. One DROM legalizes both single precision as well as double precision floating-point instructions (a total of 34 user level instructions). The other legalizes only the single precision floating-point instructions (17 user level instructions).

### 2.6.3 User Instruction Emulation

The FPP decodes all the op-codes until a floating-point instruction op-code is decoded. It then starts the emulation sequence. To emulate all the RX type of user level instructions and the FLR and FLDR instructions, the FPP waits for the second operand data from the host processor. When the data is made available, the emulation sequence resumes. In the case of the remaining RR type of user level instructions, the FPP has both the operands, and the emulation can begin without any waiting.

There are 17 emulation sequences for the 17 user level floating-point instructions. There is no distinction in the microcode between single and double precision floating point instructions; except where rounding is done, the single precision and the double precision user level instructions are emulated by the same code. Rounding is done for the single precision Add, Subtract, Multiply and Divide floating point instructions. However, because of the way DEOJ (E Field option) is defined, the rounding in a single precision floating point instruction does not slow down the execution times of double precision operations.

The instruction emulation terminators function as follows:

- DEOJ: 1. Terminate the emulation of a double precision floating point instruction. If a single precision floating point instruction is being emulated, then continue micro-instruction execution.
2. For double precision floating point instructions, signal the host processor that the Condition Code is ready to be transferred.
- EOJ: For single as well as double precision floating point instruction:
1. Terminate the emulation sequence.
  2. Signal the host processor that the Condition Code or data are ready to be transferred.

When the instruction emulation is terminated, an automatic (hardware) branch is taken to the ROM address X'00' where DR is cleared.

### 2.6.4 Display Support

For power up, power down and floating point register display, the host processor needs the services of the FPP. The host processor communicates its requirement over the I/O Multiplexor Bus in the form of a user level instruction. In effect, the host processor loads an instruction in the FPP Instruction Register. The procedure is explained below.

In Power Up, the host processor loads X'7200' (LME) in the FPP IR and presents data for the single precision floating point registers. Then it loads X'7F00' (LMD) in the FPP IR and presents data for the double precision registers.

In Power Down, the host processor loads X'7100' (STME) in the FPP IR and receives data contained in the single precision registers. Then it loads X'7E00' (STMD) into the FPP IR and receives data contained in the double precision registers.

In order to get the data contained in the single precision register number N, the host processor loads X'6ONO' (STE) in the IR and then receives the data. In order to get the data contained in the double precision register number N, the host processor loads X'7ONO' (STD) in the IR and then receives the data.

The FPP unloads the data over the I/O Multiplexor Bus in response to the Acknowledge signal from the host processor.

# CHAPTER 3

## FUNCTIONAL SCHEMATIC ANALYSIS

### 3.1 INTRODUCTION

The material in this chapter is designed to help the technician understand the functional operation of the Floating Point Processor, so that the technician can perform maintenance and repair in a minimum of time. Prior to attempting to read the chapter material, the reader should read Chapter 1 Block Diagram Analysis and Chapter 2 Microcode Description. The material in this chapter assumes the reader has acquired the information contained in these two chapters.

The schematic diagram referenced herein is Functional Schematic 02-449D08, Sheets 1-22. This schematic diagram contains the information for both the FPP-A and FPP-B boards used in all three models of the Floating Point Processor. In the following circuit descriptions references are made to the schematic sheet numbers and to the coordinates on a sheet.

### 3.2 CLOCK CONTROL

The clock generator, shown on Sheet 18, employs a free running oscillator, which is adjusted by a variable resistor. The oscillator output (second waveform in Figure 3-1) is used as the clock input to three flip-flops arranged as a feedback delay counter. These flip-flops determine the duty cycle of all clocks. When decoded they provide the basic system clock (CLK1), a delayed clock (DCLK1), and a special narrower clock for the repeat counter logic (SCLK11). The counter is initialized by SCLR0 from the host processor.




Figure 3-1. Control Timing




Figure 3-2. ROM Data Clock Timing

From CLK1 are derived three types of stoppable system clocks. The first of these is the ROM Data Clock (RDRCLK0). It is disabled by RDSTP0 when it is necessary to repeat a specific micro-instruction a number of times (refer to Figure 3-2). It is also stopped by TASTP0 when any of the following occur:

1. An I/O operation,
2. an external stop from the Test Aid, or
3. a skip clock is indicated by the current micro-instruction.

(In the last case the stop occurs for one clock period only).

Next we have four processor clocks which operate on different portions of the 64 bit data word as follows:

CPUCLKEX0	BITS	0:7
CPUCLKFR00	BITS	8:15
GPUCLKFR00	BITS	16:31
CPUCLKFR10	BITS	32:63

These clocks occur when specified by the current micro-instruction (see MICRO-PROGRAM DESCRIPTION and Table 3-1), assuming no CPUSTP0 is present. The CPUSTP0 stops the processor clocks when either a branch is occurring or a TASTP0 occurs as explained previously.

TABLE 3-1 CPU CLOCKS

SPECIFIED OP FROM MICRO-INSTRUCTION	BITS AFFECTED
EX	0:7
FR	8:63
LFR	32:63
LFR + MOD 816 + 8/16 HOST PROCESSOR	16:63

Finally, there are five DR clocks operating on different portions of the 64 bit Data Register as follows:

DRCLKEX0	BITS 0:7
DRCLKFR10	BITS 8:15
DRCLKFR20	BITS 16:31
DRCLKFR30	BITS 32:47
DRCLKFR40	BITS 48:63

These clocks occur when the DR is specified as a destination register in the microcode. The combinations of clocks according to the designated field are as follows:

<u>SPECIFIED OP</u>	<u>CLOCKS</u>	<u>BITS AFFECTED</u>
EX	DRCLKEX0	0:7
FR	DRCLKFR10,20,30,40	8:63
LFR	DRCLKFR30,40	32:63

The reason there are more DR clocks than combinations in the microcode is to facilitate I/O operations in 16 bit groupings. (See the I/O description.)

### 3.3 DECODER READ ONLY MEMORY

The Decoder Read Only Memory (DROM) located at 15C2 consists of two 256x4 ROM chips. The DROM is always decoding the eight-bit OP field of the IR. If a legal instruction is detected, output DECO61 will go active. Outputs DECO01:DECO51 then yield a starting ROM address to be loaded into the ROM Address Register (RAR). If legal, then output DECO71 active indicates a double precision instruction, while DECO71 inactive indicates a single precision instruction.

### 3.4 ROM ADDRESS REGISTER

The ROM Address Register (RAR) located at 15K2 consists of two 4 bit counters yielding an 8-bit address. The RAR is loaded on the positive edge of RDRCLK0 when RARLD0 is active. If the RARLD0 is inactive then the counter will increment its present value. The RAR is initialized by RARCLR0 (21M5) to address X'00'. Two Quad 2-to-1 multiplexors (15G2) select between the DROM starting address and the ROM Data Register (RDR) output bits which provide branch addresses. Figure 3-3 shows the RAR timing diagram.




Figure 3-3. ROM Timing For The RAR

### 3.5 READ ONLY MEMORY (ROM) AND ROM DATA REGISTER (RDR)

Sheet 15 shows seven 256 x 4 bit ROM chips which yield 256 twenty-eight bit words. They are addressed by the 8-bit output of the RAR. The ROM outputs URD001:URD271 are then latched in the flip-flops shown on Sheet 16. This occurs on the positive edge of RDRCLK1.

### 3.6 DATA REGISTER AND DATA MULTIPLEXOR

The Data Register (DR) and Data Multiplexor, shown on sheets are comprised of sixteen, "Quad 2:1 Mux with storage" chips. The DR is loaded either from the S-Bus, (WAIT1 inactive) or from the I/O bus (WAIT1 active) on the trailing edge of the appropriate DR clock. Refer to Sheet 19 of the Functional Schematic for the DR clock logic. During I/O operations the DR is loaded 16-bits at a time and is controlled by the Load sequencer (17L5). WAIT1 active selects the I/O bus as source for the load which occurs on the appropriate DR clock depending on the position of the DR being operated on. Otherwise, the S bus is selected as source.

### 3.7 REPEAT COUNTER

The Repeat Counter is composed of two cascaded 4-bit counter chips (18E4). The Counter is initialized by CLRCNT0 upon command by the micro-code (21L2). Two "Quad 2:1 Multiplexors select between two sources for a load operation. One source is the S-Bus; the other source is a predetermined value for Multiply and Divide iterations. Since these are inverting multiplexers, the counter is actually loaded with a one's complement so that it can be incremented until a carry is produced. The Counter loads on the positive edge of CNTCLK when RD170 is active and increments on the positive edge of CNTCLK when RD001 is active and RD170 is inactive. CNTCLK consists of the basic system clock CLK1, ORed with SCLK11 when CNTBY21 (2157) is active. G5R131 (18R7) active indicates that for single precision the counter contains a number greater than 6 and for double precision greater than 13.

### 3.8 INSTRUCTION REGISTER

The Instruction Register (IR) is shown on Sheet 14. IRMSEL is a logic low except for display support and power up-power down routines. When low, it causes the Memory Data bus to be selected as source for the IR. When high, the I/O bus is selected. The IR is loaded on the positive edge of LDIR0. The 4-bit YD address field can be incremented when YDINC1 (20M5) is active and an RD clock occurs. YDCLK1 (19F7) is a logic OR of LDIR0 and RDRCLK1. The double inversion of LDIR0 to the YD register delays the loss of LDIR0 as a logic low load signal while the positive edge of LDIR0 is clocking the register.

### 3.9 FLAGS

See sheet 20 and refer to the micro-program description of flag operations.

### 3.10 CARRY LOOKAHEAD LOGIC

Four carry lookahead chips (3M2, 4M2, 5M2, 6M2) organize the 64 bit data word into 16-bit groupings. Then a fifth carry lookahead chip (12M1) coordinates the information they develop. The logic in the upper left corner of sheet 3 allows bits 0:7 to participate with the rest of the data word for 64-bit (S4BT1 active) operations. If just an exponent operation (EX) is specified then the two uppermost processor slices will ripple the carry-from bits 4:7 to bits 0:3 and not make use of the carry lookahead logic. FKCRY1 provides an active high to the least significant bit of the portion of the data word being operated on, for all micro-code subtract operations.

### 3.11 YD and YS MULTIPLEXOR

The YD and YS Multiplexor is shown at 3C8. In order for the micro-code word chart to be correct in its source fields for the processor chips, as specified by RD bits 9, 10 and 11, it is necessary to place the YD address on the YS inputs to the bit slices when RD090 is active. This is also done when MPY0 is active, but only for timing considerations.

### 3.12 SIGN LOGIC

BG2 (21R8) is the latched result sign for user add or subtract instructions as determined by any of the ALB, AGB, or ALBAGB commands from the micro-code.

SNMX (22J5) contains one of the following operand signs selected by the micro-code:

ASN1	Sign of first operand (YD)
BSN1	Sign of second operand (YS or data from host processor)
AXORB1	Exclusive-OR of ASN1 and BSN1 for Multiply and Divide Instructions
BG2	Result sign for Add and Subtract Instructions

For all four sources, an additional inversion may take place if specified by the microcode. DRSN (20L5) allows the sign bit of the operand residing in the DR to participate in the current operation when specified by the microcode.

### 3.13 BRANCH LOGIC

The Branch Logic is shown on Sheet 21. The 12 input gate at 21E2 ORs together all allowable combinations of branch conditions, whether those conditions are true or false. Then if BT0 or BF0 is active and the appropriate condition is satisfied RARLD0 goes active, and a processor stop is generated. Then on the next RD clock the RAR can be loaded with the address specified in the branch microinstruction. BNCH1 goes active when a branch instruction is encountered regardless of whether the specified condition is present or not.

### 3.14 FORCED BITS

In several cases certain RDR bits are modified by the hardware before reaching selected destinations. Their mnemonics are then written as FRDXX1. They are as follows:

RD071:FRD071  
RD081:FRD081

These two RD bits are complemented as specified under the TAKOP description under Extended Field Options in the microprogram description.

RD091:FRD091  
RD101:FRD101

These two RD bits are complemented as specified under the DIV algorithm in the microprogram description.

RD151:FRD151

This bit is disabled to a logic low when CEQ1 and CNTBY21 are active. In effect it causes all equalize shifts after the first one to be by two hexadecimal digits. The first shift will also be by two hexadecimal digits if CNTBY21 is active then. If inactive, it will automatically become active for any shifts after the first.

### 3.15 D-BUS SHIFTER

The D-Bus Shifter is comprised of 32 'Dual 2:1 Multiplexor' chips. The Shifter is steered by RD141 and RD151 for the Exponent field bits 0:7, and by RD141A and FRD151A for the Fraction field bits 8:63. Bits 8:63 are disabled to a logic low when QGX (22H8) is at logic high.

The Exponent field bits select among the following sources:

1. Eight Counter Output bits,
2. Data Register bits 0:7,
3. An 8-bit Immediate Data source derived from a group of five encoded RD bits, and
4. SNMX for Bit 0 and a logic low for bits 1:7.

The fraction field Bits 8:63 always selects the Data Register but either a no shift, a 1 hexadecimal digit left shift, or a 1 or 2 hexadecimal digit right shift.

ORBT11 active allows a one to enter D bus bit 11 when a right shift by one hexadecimal digit is specified.

### 3.16 I/O CONTROL

#### 3.16.1 Input for User Instruction

Whenever FINR0 from the host processor goes active, an LDIR0 is generated which loads the FPP instruction register from the Memory Data bus. If the DROM decodes the instruction as a legal one, and upon receipt of FDEC10 from the host processor, and if IDLE1 is active, then a flip-flop at (17K2) is set asynchronously. When the next falling edge of CLK1 occurs the FSYN1 flip-flop is set (17K3). On the rising edge of DCLK1 the flip-flop at (17K2) will be cleared. On the falling edge of CLK1 the FSYN1 flip-flop and the IDLE1 (17B8) flip-flop will be cleared. The current operation is now synchronized to the FPP clock.

With FSYN1 and IDLE1 active, SRAR (21K3) steers the RAR multiplexor so that the DROM starting address can be loaded into the RAR. At this point RARLD0 also indicates a load rather than an increment to the RAR.

At the time FSYN1 was set, TASTP0 went inactive, and the next CLK1 will be allowed to propagate through the system clocks. This clock will cause the RAR to be loaded with the starting address for the current user instruction.

### 3.16.2 Data Input From Host Processor

When RXWAIT1 is active and RD091 is active (indicating DR as a destination), and RXINST1 active (indicating an RX instruction is being emulated), and FSYN0 is active, then TASTP0 is made active and the clocks are stopped until all data is received. The WAIT1 (19M5) also goes active now and steers the DR input multiplexor to the I/O bus. At the time the instruction was being received and FSYN1 went inactive a 4-bit shift register (17L5) was loaded with a one in its least significant position causing BIO01 to go active. Also a 4-bit counter (17L7) was loaded with a 1100 or a 1110. The first case is for all double precision instructions except FLOAT. The second case is for all single precision instructions and FLOAT.

When LDREG0 is active, two one-shots (17D2) form a pulse that causes CIODR1 to go active enabling the DR I/O clocks. Since BIO01 is active, the I/O bus is loaded into DR bits 0:15. The LDREG0 pulse also increments the counter and shifts the shift register by one bit causing BIO11 to go active readying DR bits 16:31 for a load. This continues until all data is loaded, at which point the carry out of the counter causes the flip-flop at 17K2 to set. Then FSYN1 is active on the next falling edge of CLK1. The circuit is now resynchronized and ready to resume FPP processing.

### 3.16.3 Data Output to Host Processor

When RXWAIT1 is active and RD090 is active (17B4) (indicating DR as a source) then FWAIT0 goes inactive on the next RD clock. This causes TASTP0 to go active (19M5) and the clocks are stopped until all data is transmitted to the host processor. The load sequencer comprised of the 4-bit counter and 4-bit shift register is again (as for data in) used to select which 16-bit group will be sent to the host processor. Each RACK0 received from the host causes GDAT1 to go active enabling the output drivers to the I/O bus. The RACK0 will also increment the counter and shift the shift register until a carry is produced by the counter. When all data are sent out, resynchronization will occur as in 'Data In' and the clocks will be allowed to restart.

### 3.16.4 End of Job

If DEOJ1 and DECO71 are active, or if EOJ0, is active then END1 goes active (21L5). This sets a flip flop on the next RD clock (17BG) and clears the RAR to X'00'. At the same time if FUCC1 is active (indicating that the condition code is to be returned to the host processor) another flip flop is set (17DG). This causes FWAIT0 to go inactive and creates a clock stop (19HG). The condition code is returned in the same way as data (see Data Out description).

The CCMSEL (17ES) active high allows the I/O output drivers to select the condition code instead of the Data Register. When the clock stop is removed, the IDLE1 flip flop is set on the next RD clock. This RD clock increments the RAR to X'01'. At this time the clocks are stopped again until a new instruction sequence is begun.

### 3.16.5 Display Support and Power Up-Power Down Routines

Read the microprogram description of these events first.

When the LDREG0 is active it causes IRMSEL (17C2) to be active high causing the I/O Bus to be input for an IR load. In this case IDLE1 is still active due to no instruction being received by the IR. Therefore an LDIR0 is generated which loads the IR with the I/O bus. Data is then handled in the normal manner.

# CHAPTER 4

## INSTALLATION PROCEDURES

### 4.1 INTRODUCTION

This chapter provides the necessary information for installing the following listed Floating Point Processor units

Model 02-449 and 02-450 for the INTERDATA Model 8/16 Computer  
Model 02-451 and 02-528 for the INTERDATA Model 7/32 CII Computer.

The Models 02-449 and 02-451 units handle both single and double precision floating point operations. The Model 02-450 and 02-528 handle single precision floating point operations only.

### 4.2 UNPACKING

When installed at the factory, no unpacking instructions are provided for the floating point processor because the system is ready for use. If the package is purchased separately, it should be unpacked and inspected for any damage.

The single and double precision, 02-449, package consists of the following items:

1 each	FPP-A 35-632 F03
1 each	FPP-B 35-633 F01
1 each	50 PIN RIBBON CABLE 17-191 F01
1 each	34 PIN RIBBON CABLE 17-317
1 each	FPP Maintenance Manual 29-568
1 each	Series 16 Floating Point Test Package 06-205

The single precision only, 02-450, package consists of the following items:

1 each	FPP-A 35-632 F01
1 each	FPP-B 35-633 F02
1 each	50 PIN RIBBON CABLE 17-191 F01
1 each	34 PIN RIBBON CABLE 17-317
1 each	FPP Maintenance Manual 29-568
1 each	Series 16 Floating Point Test Package 06-205

The Floating point processor, 02-451, package consists of the following items:

1 each	FPP-A 35-632 F02
1 each	FPP-A 35-633 F01
1 each	50 PIN RIBBON CABLE 17-191 F01
1 each	34 PIN RIBBON CABLE 17-317
1 each	FPP Maintenance Manual 29-568
1 each	Series 32 Floating Point Test Package 06-193

The single precision only, 02-528, package consists of the following items:

1 each	FPP-A 35-632 F04
1 each	FPP-B 35-633 F02
1 each	50 PIN RIBBON CABLE 17-191 F01
1 each	34 PIN RIBBON CABLE 17-317
1 each	FPP Maintenance Manual 29-568
1 each	Series 32 Floating Point Test Package 06-193




### 4.3 INSTALLATION IN THE 8/16 COMPUTER

#### 4.3.1 Physical Location

The FPP Models 02-449 and 02-450 interface to the I/O Multiplexor bus and the Memory Data bus of the Model 8/16 Computer. Figure 4-1 shows the physical configuration of the computer with the FPP-A board located in slot 4 and the FPP-B board installed in slot 3. The two ribbon cables, 17-191F01 and 17-317 are installed between the FPP-A and FPP-B boards.

Variations in the computer configuration can occur since both half-boards in slot 6 are optional, and the number of memories or I/O boards in slots 2, 1 and 0 may vary with the desired installation.



**Figure 4-1. Model 8/16 Computer Physical Configuration Showing  
The Floating Point Processor Locations**

#### 4.3.2 I/O Interrupt Strapping

The Floating Point Processor must have the highest I/O interrupt priority. The Floating Point Processor does not generate an interrupt, however, the looped jumper on RACK0/TACK0 must be removed between Pins 122 and 222 of Connector 1 on slot 4 (FPP-A board). The FPP unit will receive and transmit RACK0/TACK0 and transmit SYN0 when transferring data between the unit and the host processor. When the FPP unit is not performing any floating point operations the unit will receive and transmit RACK0/TACK0.

#### 4.3.3 Strapping the FPP Boards

Strapping is required on FPP-A to denote the difference between the type of host processor supporting the FPP unit (8/16 or 7/32 CII). The following strap must be added for the appropriate type of processor.

- 8/16      – strap A TO B
- 7/32 CII – strap B TO C

Refer to 02-449D08 schematic sheet 19 for locations.

#### 4.3.4 Processor Board (35-604) F05 or F06 Strapping

The 8/16 processor contains a Decoder Read Only Memory (DROM). There are four different functional variations that are used when the FPP unit is installed. Refer to Table 4-1 for the correct DROM functional variation number. When installing the Double Precision Floating Point Option remove the jumper between M and N on the 35-604F06 Processor board. (Refer to sheet 14 of the functional schematics (01-094D08) for location.)

There are five additional wires that must be added to the processor backpanel when the Floating Point Processor is installed. The following four wires must be added between the host processor in slot 7 and the FPP-A in slot 4.

1. LIRH0 – 117-1 TO 124-1
2. FDEC10 – 118-1 TO 125-1
3. LDREG0 – 128-1 TO 134-0
4. M/DO – 228-1 TO 234-0

Add a wire between 127-0 and 241-0 at slot 7.

This indicates to the processor that Floating Point is present.

**TABLE 4-1. DROM FUNCTIONAL VARIATIONS FOR 19-186**

INSTRUCTIONS EQUIPPED	FUNCTIONAL VARIATION NUMBER
BASIC INSTRUCTION SET	F27
BASIC, + MULTIPLY AND DIVIDE	F28
BASIC + MULTIPLY AND DIVIDE + SINGLE PRECISION FLOATING POINT	F29
BASIC + MULTIPLY AND DIVIDE + SINGLE AND DOUBLE PRECISION FLOATING POINT	F30

#### 4.3.5 Installation Checks

The following checks should be made to ensure proper installation of the Floating Point Processor in the 8/16 Computer.

1. Check that FPP-A and FPP-B are installed in the correct slots and are fully seated.
2. Check to ensure that the two ribbon cables are installed and correctly seated.
3. Insure that all wiring and strap options are properly installed.
4. Perform the final installation check by running the series 16 Floating Point Test (06-205) according to the test program description.

#### 4.4 INSTALLATION IN THE 7/32 CII COMPUTER

##### 4.4.1 Physical Location

The FPP unit (Model 451 and 528) interfaces to the I/O Multiplexor bus and the Memory Data bus of the Model 7/32 CII Computer. Figure 4-2 shows the physical configuration of the computer with 256KB of memory, that is, eight 32KB memory modules. Regardless of the number of memory modules, the FPP boards are installed into the first two empty slots of the card file after the memory modules. The FPP-A board goes into the top slot and the FPP-B board is inserted into the following empty slot. The ribbon cables 17-191F01 and 17-317 are installed between the FPP-A and FPP-B boards.

When the computer has eight memory modules as shown in Figure 4-2, the Multiplexor and Memory Data busses must be extended to interface with the FPP. Therefore, the busses are wired between slot 4 and slot 3 of the lower half of the processor card file.

##### 4.4.2 I/O Interrupt Strapping

The FPP must have the highest I/O Interrupt priority. The Floating Point Processor does not generate an interrupt, however, the looped jumper on RACK0/TACK0 must be removed between pins 122 and 222 of Connector 1 on the FPP-A slot. The FPP unit will receive and transmit RACK0/TACK0 and transmit SYNO when transferring data between the unit and the host processor. When the FPP unit is not performing any floating point operations the unit will receive and transmit RACK0/TACK0.

##### 4.4.3 Strapping the FPP Boards

Strapping is required on FPP-A to denote the difference between the type of host processor supporting the FPP unit (7/32 CII or 8/16). The following strap must be added for the appropriate type of processor:

- 8/16      – strap A TO B
- 7/32 CII – strap B TO C

Refer to 02-449D08 schematic sheet 19 for locations.

CPU-A	7
CPU-B	6
CPU-C	5
MAC	4
MEM/IO	3
MEM/IO	2
MEM/IO	1
MEM/IO	0
MEM/IO	7
MEM/IO	6
MEM/IO	5
MEM/IO	4
FPP-A OR I/O	3
FPP-B OR I/O	2
I/O	1
I/O	0

Figure 4-2. Model 7/16 CII Computer Physical Configuration Showing The Floating Point Processor Location

4.4.4 Processor CPU-A Board (35-624) Strapping

The micro-code detects the presence of the FPP unit by testing HWA1. If HWA1 is a logic ONE, the micro-code assumes that the FPP unit is present. When installing the Floating Point Processor package HWA1 must be strapped to the ONE state. To accomplish this, the following must be done:

1. Remove strap E4 to E5
2. Strap E4 to E3

4.4.5 Processor CPU-B Board (35-625F03, F04) Strapping

When the Floating Point Processor is installed into the 7/32 CII, the CPU-B board, 35-625, must be at the F03 or F04 functional variation level. The 35-625F03 is used for single and double precision instructions. The 35-625F04 is used for single precision only.

The CPU-B Processor board contains a Decoder Read ONLY Memory (DROM) that must be strapped to allow execution of the single and double precision or single precision only user instructions. Refer to Figure 4-3 for the location of these straps and to Table 4-2 for the type of strapping to be installed.




Figure 4-3 DROM Location

**TABLE 4-2. DROM STRAPPING**

INSTRUCTIONS EQUIPPED	DROM STRAPPING
BASIC SET	E TO H
BASIC SET AND COMMUNICATION	E TO H, L
BASIC SET AND FLOATING POINT	E TO H, K
BASIC SET AND FLOATING POINT AND COMMUNICATION	E TO H, L, K
BASIC SET AND SINGLE PRECISION ONLY FPP	E TO H, J
BASIC SET AND SINGLE PRECISION ONLY FPP AND COMMUNICATION	E TO H, L, J

**4.4.6 Processor Card File**

The following four wires must be added to the Processor backpanel when the Floating Point Processor is installed. These wires are from the CPU-A board to the FPP-A board.

1. FINR0: 234-1 Slot 7 TO 124-1 OF FPP-A Slot
2. FDEC10: 238-1 Slot 7 TO 125-1 OF FPP-A Slot
3. BCNT0: 218-0 Slot 7 TO 134-0 OF FPP-A Slot
4. BADR0: 130-0 Slot 7 TO 234-0 OF FPP-A Slot

**4.4.7 Installation Checks**

The following checks should be made to ensure proper installation of the Floating Point Processor in the 7/32 CII Computer.

1. Check that FPP-A and FPP-B are installed in the correct slots and are fully seated.
2. Insure that the two ribbon cables are installed and correctly seated.
3. Insure that all wiring and strap options are properly installed.
4. Perform the final installation check by running the series 32 Floating Point Test (06-193) according to the directions supplied.

## APPENDIX 1 FLOATING POINT NOTATION

### 1. INTRODUCTION

Floating point is not a numbering system, but rather a means of representing quantity in any numbering system. This representation takes the form of a series of digits multiplied by a base number (usually the base of the numbering system used) raised to some power. For example, the decimal number 4567 can be represented in many forms. The following examples are all equal to 4567.

$$\begin{aligned} &4567 \times 10^0 \\ &456.7 \times 10^1 \\ &45.67 \times 10^2 \\ &4.567 \times 10^3 \\ &.4567 \times 10^4 \\ &.04567 \times 10^5 \end{aligned}$$

It can be readily observed in the above example that the decimal point has in fact moved. Hence, we have a floating point number that defines the precision of the entire quantity. In scientific notation, the significant digits are usually fractional and will be referred to for the remainder of this discussion as the fraction. The power to which the base number is raised will be called the exponent. For example, in the number  $.7642 \times 10^3$ , .7642 is the fraction and 3 is the exponent. Both the exponent and the fraction may have a + or - sign. If, for example, the floating point notation is represented in the format (sign) (exponent) (fraction) then the following numbers are represented as:

		sign	exponent	fraction
$.7642 \times 10^3$	as	+	+3	7642
$-.1234 \times 10^6$	as	-	+6	1234
$.0590 \times 10^{-2}$	as	+	-2	0590
$-.9207 \times 10^{-9}$	as	-	-9	9207

The convenience with which extremely large or small numbers can be compactly expressed in floating point, makes it ideally applicable to situations, such as scientific computation, where such magnitudes are frequently used. This compactness is illustrated in the following examples:


+	+15	630	=	$.630 \times 10^{15} = 630,000,000,000,000$
-	-12	123	=	$-.123 \times 10^{-12} = -.000\ 000\ 000\ 000\ 123$

Thus far, this discussion has used decimal examples with apparently no restriction on magnitude, or physical size. When floating point is implemented in the 8/16 or 7/32 CII Computer for example, the decimal numbering system is replaced by the hexadecimal system and a limit is imposed on physical size and, indirectly, on magnitude.

### 2. FLOATING POINT DATA WORD

A floating point quantity in this format is represented in 32 bits, and consists of an exponent and a signed fraction. The magnitude expressed by this quantity is the product of the fraction and the base number 16, raised to the power of the exponent. The seven-bit exponent is expressed in excess  $64_{(10)}$  binary notation; the 24-bit fraction is expressed as a hexadecimal number (six digits of precision) having a radix point to the left of the high order digit.

Each floating point value requires two halfwords. The floating point format is:



where S = Sign of the fraction  
 AB = Fraction  
 X = Exponent, in excess  $64_{(10)}$

APPENDIX 1 (Continued)

The EXPONENT field, in excess 64 notation, represents the power of 16 the fraction is multiplied by. For example, if the fraction is to be multiplied by  $16^1$ , the EXPONENT field would appear as follows:

0	1	2	3	4	5	6	7
S	1	0	0	0	0	0	1

or hexadecimal 41. Subtracting 64 decimal, which is 40 hexadecimal, from this number, to get hexadecimal 01.

$$41 - 40 = 01$$

If the fraction is to be multiplied by  $16^{-1}$ , the Exponent field would appear as follows:

0	1	2	3	4	5	6	7
S	0	1	1	1	1	1	1

or hexadecimal 3F. Subtracting hexadecimal 40 from this gives -01.

$$3F - 40 = -01$$

Thus both positive and negative exponents can be represented. Exponent range is summarized below.

	EXCESS 40 <sub>16</sub>	HEXA- DECIMAL	DECIMAL
POSITIVE EXPONENT	40 to 7F	00 to 3F	00 to 63
NEGATIVE EXPONENT	3F to 00	-01 to -40	-01 to -64

The FRACTION field consists of six hexadecimal digits as shown below:

0	1	7	8	11	12	15	16	19	20	23	24	27	28	31
S	X	.F1	F2	F3	F4	F5	F6							

The value of the floating point fraction can be expressed as:

$$\text{sign} (F_1 \cdot 16^{-1} + F_2 \cdot 16^{-2} + F_3 \cdot 16^{-3} \dots \dots + F_6 \cdot 16^{-6})$$

Sample values are shown in Table 1 where the value of the floating point number is represented as:

$$\text{sign} [(F_1 \cdot 16^{-1} + F_2 \cdot 16^{-2} \dots + F_6 \cdot 16^{-6}) \times 16^{x-64}]$$

where sign can be + or -; and x is the exponent converted to decimal.

A normalized floating point number has a non-zero, high-order hexadecimal fraction digit (F<sub>1</sub>). If one or more high-order fraction digits (F<sub>1</sub>F<sub>2</sub>.....) are zero, the number is said to be unnormalized.

The range of magnitude (M) of a normalized floating point number is:

$$16^{-65} \leq M \leq (1 - 16^{-6}) \cdot 16^{63}$$

or approximately

$$5.4 \cdot 10^{-79} \leq M \leq 7.2 \cdot 10^{75}$$

APPENDIX 1 (Continued)

TABLE 1. SAMPLE FLOATING POINT VALUES

DATA IN HEXADECIMAL	VALUE IN HEXADECIMAL
0000 0000	0
4110 0000	1.0
C110 0000	-1.0
4123 0000	2.3
3E45 6000	.00456
BD89 ABCD	-.00089ABCD
FFFF FFFF	* $-(1-16^{-6}) .16^{63}$
8010 0000	* $-16^{-65}$

\*Note that this notation implies a hexadecimal fraction and a decimal exponent of the base 16.

All floating point numbers are assumed to be normalized prior to their use as operands. No prenormalization is performed, all results are post normalized. The floating point Load instruction will normalize unnormalized floating point numbers. Exponent Overflow is defined as a resultant exponent greater than +63. Exponent Underflow is defined as a resultant exponent less than -64. Either case will set Overflow Flag. If Overflow, the exponent and fraction of the result are set to all ones, the largest possible magnitude and therefore the closest possible answer.

The floating point value in which all data bits are zero is called true zero. A true zero may arise as the result of an arithmetic operation that caused an exponent Underflow, or when a result fraction becomes zero due to lack of significance. In general, zero values participate as normal numbers in all arithmetic operations.

There are a few terms in floating point to be familiar with, the first is normalization. This means that the hexadecimal digit in the F1 field is non zero. Since all number are expressed as fractions the number will have probably been shifted left and the exponent is changed to reflect the number of shifts (to keep up with the "Floating Radix Point"). For example: If, after conversion from decimal to hexadecimal floating point, the result was 4005, the zero cannot exist therefore the fraction must be shifted left one place so the number is 4050. The number 40 is the exponent value so bits 0:15 would become 3F50 and this is the number. Once the F1 field is non zero the number is normalized.

Another is Excess 64 notation. The exponent with no shift is a  $64_{(10)} = 40_{(16)}$ . A hexadecimal 40 in bits 0:7 indicates  $16^0$ , 41 would be  $16^1$  and 3F would be  $16^{-1}$ . The exponent is acquired by subtracting 40 from the exponent, i.e., if the exponent is 44 then  $44 - 40 = 16^4$  or  $30 - 40 = -10 = 16^{-16}$ . Anything greater than hexadecimal 40 is a positive exponent and anything less than hexadecimal 40 is a negative exponent.

The third is compare and equalize: This step must be done before an addition or subtraction. It is the same in power of 10. For example:

$$\begin{array}{r} + 2.5 \times 10^1 \\ + .25 \times 10^2 \\ \hline \end{array}$$

These two numbers cannot be added because of the unequal exponents, therefore, make the  $.25 \times 10^2 @ 2.5 \times 10^1$  and this gives:

$$\begin{array}{r} + 2.5 \times 10^1 \\ + 2.5 \times 10^1 \\ \hline 5.0 \times 10^1 \text{ or } 50_{(10)} \end{array}$$

APPENDIX 1 (Continued)

This exponent equalization must be done before adding two floating point numbers.

Example: 
$$\begin{array}{r} + 43\ 120000 \\ \underline{41\ 120000} \end{array}$$

Cannot be added because the exponents are not equal.

Take the 4112, shift the fraction hexadecimally twice to the right and make it 43001200. The numbers would then be:

$$\begin{array}{r} + 4312\ 0000 \\ \underline{4300\ 1200} \\ 4312\ 1200 \end{array}$$

The number 4312 1200 would have to be converted back to decimal and in order to do that the radix part would be shifted right 3 places making the exponent  $6 - (121.2)$  in hexadecimal = 289.0124 in decimal. For exponent values see Tables 2 and 3.

TABLE 2 EXPONENT VALUES

HEX	VALUE	HEX	VALUE
7F	16 <sup>63</sup>	5F	16 <sup>31</sup>
7E	16 <sup>62</sup>	5E	16 <sup>30</sup>
7D	16 <sup>61</sup>	5D	16 <sup>29</sup>
7C	16 <sup>60</sup>	5C	16 <sup>28</sup>
7B	16 <sup>59</sup>	5B	16 <sup>27</sup>
7A	16 <sup>58</sup>	5A	16 <sup>26</sup>
79	16 <sup>57</sup>	59	16 <sup>25</sup>
78	16 <sup>56</sup>	58	16 <sup>24</sup>
77	16 <sup>55</sup>	57	16 <sup>23</sup>
76	16 <sup>54</sup>	56	16 <sup>22</sup>
75	16 <sup>53</sup>	55	16 <sup>21</sup>
74	16 <sup>52</sup>	54	16 <sup>20</sup>
73	16 <sup>51</sup>	53	16 <sup>19</sup>
72	16 <sup>50</sup>	52	16 <sup>18</sup>
71	16 <sup>49</sup>	51	16 <sup>17</sup>
70	16 <sup>48</sup>	50	16 <sup>16</sup>
6F	16 <sup>47</sup>	4F	16 <sup>15</sup>
6E	16 <sup>46</sup>	4E	16 <sup>14</sup>
6D	16 <sup>45</sup>	4D	16 <sup>13</sup>
6C	16 <sup>44</sup>	4C	16 <sup>12</sup>
6B	16 <sup>43</sup>	4B	16 <sup>11</sup>
6A	16 <sup>42</sup>	4A	16 <sup>10</sup>
69	16 <sup>41</sup>	49	16 <sup>9</sup>
68	16 <sup>40</sup>	48	16 <sup>8</sup>
67	16 <sup>39</sup>	47	16 <sup>7</sup>
66	16 <sup>38</sup>	46	16 <sup>6</sup>
65	16 <sup>37</sup>	45	16 <sup>5</sup>
64	16 <sup>36</sup>	44	16 <sup>4</sup>
63	16 <sup>35</sup>	43	16 <sup>3</sup>
62	16 <sup>34</sup>	42	16 <sup>2</sup>
61	16 <sup>33</sup>	41	16 <sup>1</sup>
60	16 <sup>32</sup>	40	16 <sup>0</sup>



APPENDIX 1 (Continued)

TABLE 3 EXPONENT VALUES

HEX	VALUE	HEX	VALUE
3F	16 <sup>-1</sup>	1F	16 <sup>-33</sup>
3E	16 <sup>-2</sup>	1E	16 <sup>-34</sup>
3D	16 <sup>-3</sup>	1D	16 <sup>-35</sup>
3C	16 <sup>-4</sup>	1C	16 <sup>-36</sup>
3B	16 <sup>-5</sup>	1B	16 <sup>-37</sup>
3A	16 <sup>-6</sup>	1A	16 <sup>-38</sup>
39	16 <sup>-7</sup>	19	16 <sup>-39</sup>
38	16 <sup>-8</sup>	18	16 <sup>-40</sup>
37	16 <sup>-9</sup>	17	16 <sup>-41</sup>
36	16 <sup>-10</sup>	16	16 <sup>-42</sup>
35	16 <sup>-11</sup>	15	16 <sup>-43</sup>
34	16 <sup>-12</sup>	14	16 <sup>-44</sup>
33	16 <sup>-13</sup>	13	16 <sup>-45</sup>
32	16 <sup>-14</sup>	12	16 <sup>-46</sup>
31	16 <sup>-15</sup>	11	16 <sup>-47</sup>
30	16 <sup>-16</sup>	10	16 <sup>-48</sup>
2F	16 <sup>-17</sup>	0F	16 <sup>-49</sup>
2E	16 <sup>-18</sup>	0E	16 <sup>-50</sup>
2D	16 <sup>-19</sup>	0D	16 <sup>-51</sup>
2C	16 <sup>-20</sup>	0C	16 <sup>-52</sup>
2B	16 <sup>-21</sup>	0B	16 <sup>-53</sup>
2A	16 <sup>-22</sup>	0A	16 <sup>-54</sup>
29	16 <sup>-23</sup>	09	16 <sup>-55</sup>
28	16 <sup>-24</sup>	08	16 <sup>-56</sup>
27	16 <sup>-25</sup>	07	16 <sup>-57</sup>
26	16 <sup>-26</sup>	06	16 <sup>-58</sup>
25	16 <sup>-27</sup>	05	16 <sup>-59</sup>
24	16 <sup>-28</sup>	04	16 <sup>-60</sup>
23	16 <sup>-29</sup>	03	16 <sup>-61</sup>
22	16 <sup>-30</sup>	02	16 <sup>-62</sup>
21	16 <sup>-31</sup>	01	16 <sup>-63</sup>
20	16 <sup>-32</sup>	00	16 <sup>-64</sup>

**APPENDIX 2  
FLOATING POINT PROCESSOR MNEMONICS**

ALICE1	Test Aid Stop
ASN1	Arithmetic sign of one operand flip flop
AXORB1	Exclusive or of ASN1 and BSN1
BADRO	Box Address Line from 7/32 CII
BCNT0	Box Control Line from 7/32 CII
BF0	Branch on False
BG2	Add/Subtract Sign Bit flip flop Output
BI001 BI031	Enable different 16 bit bytes for I/O
BNCH1	True if either a BT0 or BF0 was detected
BOZ1	Active if RD231 RD271 are all zero
BSN1	Arithmetic sign of one operand flip flop
BT0	Branch on True
CCM001:CCM031	Contain either data or condition code (see CCM SEL)
CIODR1	Enables loading of DR by I/O
CLK0/1	Main FPP clock Non stoppable
CLRCNT0	Clears the counter to 0
CMPRD81	Inverts RD81 in certain cases
CNI1:CNI4	Carry In to successive 16 bit bytes of the data word
CNTCLK	Counter Clock
CNTREQ10	Active when counter contains a 1
CNTREQ20	Active when counter contains a 2
CNTBY21	Indicates whether first equalize will be by 1 or 2 hexadecimal digits
CNT010	Counter Output Bit
CNT020	Counter Output Bit
CNT040	Counter Output Bit
CNT080	Counter Output Bit
CNT160	Counter Output Bit
CNT320	Counter Output Bit
CNT640	Counter Output Bit
CNT1280	Counter Output Bit
CN041	Connect Carry Lookahead logic between boards
CN56	Carry out of fraction field

## APPENDIX 2 (Continued)

CN64	Carry out of entire data field
CPUCLKEX0	Clock for Exponent field of ALU Bits 0:7
CPUCLKFR00	Clock for Partial fraction field of ALU Bits 8:31
CPUCLKFR10	Clock for Partial fraction field of ALU Bits 32:63
CPU STP0	ALU Stop
DCLK0/1	Delayed clock
DEC061	Active if a legal floating point instruction is detected
DEC070/1	Indicates single or double precision instruction
DEOJ1	Double precision end of job
DIV0	FPP Command Divide instruction
DI001:DI631	External inputs to ALU
DRCLKEX0	Clock for Exponent field of Data Register Bits 0:7
DRCLKFR10	Clock for Partial fraction field of Data Register Bits 8:15
DRCLKFR20	Clock for Partial fraction field of Data Register Bits 16:31
DRCLKFR30	Clock for Partial fraction field of Data Register Bits 32:47
DRCLKFR40	Clock for Partial fraction field of Data Register Bits 48:63
DROM000/1:DROM070/1	Instruction Register Output Bits
DRSTP0	Data Register Stop - active when a branch or an Immediate instruction is specified
DRSN	Gated Bit 0 of Data Register
DR001:DR631	Data Register Bits
D000/1:D150/1	I/O Bus Bits
EG11	E field group 1
EG21	E field group 2
EG31	E field group 3
EG41	E field group 4
END1	Or of EOJO and DEOJ1
EOJO	End of Job
EX1	Indicates and Exponent operation
FDEC10	Decode one flip flop
FINR0	Instruction Read from Host processor
FKCRY1	Inverts the active state of Carry In for ALU subtract operations
FRCRY0	Exclusive OR of FRCRY0 and CN56

## APPENDIX 2 (Continued)

FRD071	Switches between ALU add and subtract instructions for COMMAND DIVIDE
FRD081	Switches between ALU add and subtract instructions for COMMAND DIVIDE
FRD091	Switches between "0" and the RAM register stack as a source for COMMAND MULTIPLY
FRD101	Switches between "0" and the RAM register stack as a source for COMMAND MULTIPLY
FRD150	Shift right by one or by two hexadecimal digits i n equalize
FRD151A	Buffered and inverted FRD150
FSYN0/1	Synchronized SYNC flip flop
FUCC1	Unload Condition Code flip flop
FWAIT0	Wait flip flop
FYS01:FYS21	Outputs of MUX that selects YD or YS address
GCPUCLKFR00	Clock for Instruction bits 16:31
GDAT1	Gate Data for I/O Bus
GDCLK0	Sets the guard digit flip flop for use in rounding
GF08630	Active if any of ALU bits 8:63 are set
GF170	Active if any of ALU bits 0:7 are set
G0015	Carry generate for bits 0:15
G041	Carry generate for bits 4:7
G1631	Carry generate for bits 16:31
G3247	Carry generate for bits 32:47
G4863	Carry generate for bits 48:63
G5R131	Indicates whether the number of equalization cycles is within bounds for single and for double precision.
IDLE0/1	Idle mode flip flop
IMMO	Immediate data to be inputted by ALU
IQS01	I/O Select 0
IOS11	I/O Select 1
IRMSEL	Selects either Memory Data Bus or I/O Bus
LDIRO	Load Instruction Register
LDREG0	Load Register from 8/16
LDR001	Data Register Sign bit F/F
MDO	Multiply/Divide Control Line from 8/16
MD000:MD1500	Memory Data Bus
MPY0/1	FPP Command Multiply Instruction

## APPENDIX 2 (Continued)

NBRI1	Active when no branch instruction is specified
NORM1	Data in Data Register is normalized
ORBIT11	OR in a one to fractin Bit 11 on Mantissa Carry out
P0015	Carry propagate for bits 0:15
P041	Carry propagate for bits 4:7
P1631	Carry propagate for bits 16:31
P3247	Carry propagate for bits 32:47
P4863	Carry propagate for bits 48:63
QCE1	Exponent Carry F/F
QCF0/1	Fraction Carry F/F
QC641	Data Word Carry (32 or 64 bits) F/F
QDIV0/1	Determine Operation for Command Divide F/F
QGX	Enables Data Register Mux as input to ALU for Fraction Field
QGXA	Buffered QGX
QG1	G flag F/F
QL11	Quotient Bit for Command Divide
QL1	L flag F/F
QL63	Shift connection for Q Register bit 63
QOV1	Overflow flag F/F
Q1516	Shift Connection between Q Register bits 15 and 16
Q310T	Shift Connection for Q Register bit 31
Q32IN	Shift Connection for Q Register bit 32
Q4748	Shift Connection between Q Register bits 47 and 48
RACK0	Receive Acknowledge Control Line
RARCLR0	Clears the ROM address register to 0
RARLD0	Loads the ROM address register
RAR000:RAR070	ROM address bits
RDRCLK0/1	ROM data clock
RDRCLK1A	Buffered ROM clock
RDSTP0	ROM stop
RD000/1 RD270/1	Latched ROM outputs
RH08	Shift connection for RAM stack bit 8


## APPENDIX 2 (Continued)

RL63	Shift connection for RAM stack bit 63
RXINST1	Indicates a Register to Memory Instruction
RXWAIT1	Indicates place in microcode to wait for Data to be sent or received.
R1516	Shift connection between RAM stack bits 15 and 16
R3132	Shift connection between RAM stack bits 31 and 32
R4748	Shift connection between RAM stack bits 47 and 48
SCLK11	Clock occuring between system clocks for use with counter
SCLR0	System clear from host processor
SCLR0A	Buffered SCLR0
SDRCLK0	Clock that sets BSN1
SGD1	Force the present Carry In to a 1
SL1	Indicates a shift left of the RAM register stack or the Q register
SNMX	Result sign for the current instruction
SRAR	Steers the ROM address inputs between the Memory Data and the I/O busses
SR071	Shift connection for RAM stack bit 7
SR1	Indicates a shift right of the RAM register stack or the Q register
SR641:SR671	Double Precision guard digit outputs
SUB1	Exclusive OR of RD071 and RD081
SYN0	Synchronize control line to host processor
S001:S631	ALU output bits
S4BT1	Operation to take place on entire data word
TABCLK0	Buffered Clock for Test Aid
TACK0	Transmit acknowledge Control Line
TASTP0	Total Stop
UQG1	Input to G flag F/F
URD001:URD271	Unlatched Outputs of the ROM
WAIT1	Selects I/O Bus or S Bus for Data Register Inputs
XNORM1	Data will be normalized after 1 more hexadecimal digit
XRP	Pullup Resistor
XX	Indicates to I/O whether 32 or 64 bits are involved

## APPENDIX 2 (Continued)


XYZ1	Enables guard digit into carry in logic
YDASN0	Used to strip the arithmetic sign from an operand stored in the register stack
YDCLK1	Clock for the YD register
YDCRY1	Indicates that the top YD register has been reached
YDINC1	Increment the YD register
YD01:YD21	User Destination Register
YS01:YS21	User Source Register

APPENDIX 3  
 FPP MICROCODE FLOWCHARTS








APPENDIX 3 (Continued)




APPENDIX 3 (Continued)




APPENDIX 3 (Continued)




APPENDIX 3 (Continued)




APPENDIX 3 (Continued)




APPENDIX 3 (Continued)



APPENDIX 3 (Continued)



APPENDIX 3 (Continued)





29-568 R00 12/76

PROG= FPP

ASSEMBLED BY MICROCAL II (32-BIT)

1	SCRAT	FPP0002
2	CROSS	FPP0003
3	SGCHK	FPP0003
4	*	FPP0004
5	* COPYRIGHT INTERDATA INC. OCTOBER 1976	FPP0005
6	*	FPP0006
7	* DHEMA MAHAJAN	FPP0007
8	*	FPP0008
9	*	FPP0009
10	* THE MICROBE IS CONTAINED IN THE FOLLOWING 256 X 4 (1K) ROM CHIPS	FPP0010
12	PARTS 19-188R00F10,19-188R00F11,19-188R00F12,19-188R00F13	FPP0012
13	PARTS 19-188R00F14,19-188R00F15,19-188R00F16	FPP0013
15	* IMMEDIATE OPERAND EQUATES	FPP0015
16	*	FPP0016
17	X02 EQU '02'	FPP0017
18	X06 EQU '06'	FPP0018
19	X08 EQU '08'	FPP0019
20	X40 EQU '10'	FPP0020
21	X42 EQU '12'	FPP0021
22	X44 EQU '14'	FPP0022
23	X46 EQU '16'	FPP0023
24	X48 EQU '18'	FPP0024
25	X7F EQU '1F'	FPP0025
27	*	FPP0027
28	* ON POWER UP OR AFTER EOJ/DEOJ, COME HERE.	FPP0028
29	* FPP IS IN IDLE STATE	FPP0029
30	*	FPP0030
31	*	FPP0031
32	CLR DR&D CLEAR DR & Q REGISTERS	FPP0032
33	*	FPP0033
34	*	FPP0034
35	* WHEN A USER INSTRUCTION IS FETCHED FROM MAIN MEMORY	FPP0035
36	* BY THE HOST PROCESSOR, THE FIRST HW IS CAPTURED IN THE	FPP0036
37	* INSTRUCTION REGISTER OF FPP.	FPP0037
38	*	FPP0038
39	* THE OP-CODE IS DECODED	FPP0039
40	* IF IT IS A LEGAL FLOATING POINT INSTRUCTION AND THE	FPP0040
41	* HOST PROCESSOR DOES NOT DETECT AN INTERRUPT TO BE	FPP0041
42	* HONOURED, A BRANCH IS TAKEN TO THE APPROPRIATE	FPP0042
43	* EMULATION SEQUENCE.	FPP0043
44	*	FPP0044
45	* FIRST OPERAND IS REFERED TO AS 'A'	FPP0045
46	* SECOND OPERAND IS REFERED TO AS 'B'	FPP0046
47	*	FPP0047

0002  
0006  
0008  
0010  
0012  
0014  
0016  
0018  
001F

000 022 E800

APPENDIX 4  
FLOATING POINT PROCESSOR  
MICROCODE  
LISTING

A4-2

001		49	ORG	'04'		FPP0049
		50	*			FPP0050
		51	*	LOAD REGISTER : LER(28),LDR(38)		FPP0051
		52	*			FPP0052
004	09B E800	53	LER	L DR,YS	(DR) = SECOND OPERAND	FPP0053
		54	*			FPP0054
		55	*	LOAD : LE(68),LD(78)		FPP0055
		56	*			FPP0056
		57	*			FPP0057
005	05F A86C	58	LE	L DR,DR,FR+F+RXWAIT	LOOK @ FRACTION	FPP0058
006	402 040E	59	BT	NORM,LDONE,UCC	IF NORMALIZED, DONE	FPP0059
007	680 0228	60	BF	G,ZRESLT,CLRCNTR	IF ZERO, BRANCH	FPP0060
008	8C7 8600	61	CNN		1:13 NORMALIZATION CYCLES	FPP0061
		62	*		(YD2:63)=(DR8:63)=NORMALIZED FRACTION	FPP0062
009	01F 7000	63	L	G,CNTR,EX		FPP0063
00A	056 6004	64	RS	NULL,DR,Q,EX+F	LOOK @ RESULT EXPONENT	FPP0064
00R	420 0029	65	BT	CE,UNDFLOW	UNDERFLOW OCCURED	FPP0065
00C	0D6 6070	66	RS	YD,DR,G,DRSIGN+EX	(YD0:7) = RESULT SIGN + EXPONENT	FPP0066
00D	00B E005	67	L	YD,YD,F+EOJ	SET G/L FLAG, QUIT	FPP0067
00F	0DF E075	68	LDONE	L YD,DR,DRSIGN+F+EOJ	SET G/L FLAG, QUIT	FPP0068
00F		70	ORG	'10'		FPP0070
		71	*			FPP0071
		72	*	COMPARE REGISTER : CER(29),CDR(39)		FPP0072
		73	*			FPP0073
010	09B E800	74	CER	L DR,YS	(DR) = SECOND OPERAND	FPP0074
		75	*			FPP0075
		76	*	COMPARE : CE(69),CD(79)		FPP0076
		77	*			FPP0077
011	035 607C	78	CE	X G,YD,DR,DRSIGN+F+EX+RXWAIT	FOR RX INSTRUCTIONS WAIT	FPP0078
		79	*		TILL DATA IS AVAILABLE IN 'DR'	FPP0079
012	420 0516	80	BT	CE,DIFFER,SETDR0+UCC	BRANCH IF SIGNS DIFFER	FPP0080
013	400 2015	81	BT	DR0,NEG	BRANCH IF 2ND OP IS NEGATIVE	FPP0081
014	04D E005	82	S	NULL,YD,DR,F+EOJ	(A) - (B). SET CC, QUIT	FPP0082
015	055 E075	83	NEG	RS NULL,DR,YD,DRSIGN+F+EOJ	(B) - (A). SET CC, QUIT	FPP0083
		84	*			FPP0084
016	400 2018	85	DIFFER	BT DR0,AGB		FPP0085
017	23F 0015	86	INVI	G,'00',F+SETC+EOJ	CVGL = 1001	FPP0086
018	21F 5085	87	AGB	LI G,'01',EX+F+EOJ	CVGL = 0010	FPP0087
019		89	ORG	'10'		FPP0089
		90	*			FPP0090
		91	*	LOAD MULTIPLE : LME(72),LMD(7F)		FPP0091
		92	*			FPP0092
01D	0DF E078	93	LME	L YD,DR,DRSIGN+RXWAIT	WAIT TILL DATA IS AVAILABLE IN 'DR'	FPP0093
01F	01A E060	94	L	G,G,YDP2	BUMP YD FIELD	FPP0094
01F	608 041D	95	BF	YDC,LME,UCC	LOOP TILL (YD' > 14	FPP0095
020	01A E001	96	L	G,G,EOJ		FPP0096
021		98	ORG	'21'		FPP0098

APPENDIX 4 (Continued)

29-568 R00 12/76

29-568 R00 12/76

		99	*			FPP0099
		100	* STORE MULTIPLE :	STME(71),STMD(7E)		FPP0100
		101	*			FPP0101
021	05B E868	102	STME	L DR,YD,RXWAIT	LOAD DR & WAIT	FPP0102
022	01A E060	103		L Q,Q,YDP2	POINT TO NEXT REGISTER	FPP0103
023	408 0027	104		BT YDC,STDONE		FPP0104
024	05B E868	105	STME1	L DR,YD,RXWAIT	WAIT TILL PREVIOUS DR DATA IS TAKEN	FPP0105
025	01A E060	106		L Q,C,YDP2		FPP0106
026	608 0024	107		BF YDC,STME1	LOOP TILL (YD) > 14	FPP0107
027	01A E001	108	STDONE	L Q,Q,EOJ		FPP0108
		109	*			FPP0109
		110	* COMMON TERMINATION ROUTINES			FPP0110
		111	*			FPP0111
02A	2DF D005	112	ZRESULT	LI YD,0,F+EOJ	RESULT IS ZERO; (CVGL) = 0000	FPP0112
029	2DF D00D	113	UNDFLOW	LI YD,0,SETV+F+EOJ	EXPONENT UNDERFLOW; (CVGL) = 0100	FPP0113
02A	21F D01D	114	DIVSTOP	LI Q,0,SETC+SETV+F+EOJ	DIVIDE STOP CONDITION; (CVGL) = 1100	FPP0114
02B	0DD C205	115	ARERESULT	O YD,YD,ASIGN,F+EOJ	(RESULT) = FIRST OPERAND	FPP0115
02C	0DE C285	116	BRESULT	O YD,Q,BSIGN,F+EOJ	(RESULT) = SECOND OPERAND	FPP0116
		117	*			FPP0117
02D	2FF D008	118	AOVRFLOW	INVI YD,0,SETV	EXPONENT OVERFLOW IN ADDITION	FPP0118
02E	0ED C306	119		N2 YD,YD,ADDSIGN,F+DEOJ	(CVGL) = 0101 OR 0110	FPP0119
02F	2DF 1001	120		LI YD,0,LF+EOJ		FPP0120
		122		ORG '31'		FPP0122
030		123	*			FPP0123
		124	* STORE :	STE(60),STD(70)		FPP0124
		125	*			FPP0125
031	05B E869	126	STE	L DR,YD,RXWAIT+EOJ	WAIT TILL 'DR' DATA IS TAKEN BY HOST PROCESSOR, THEN QUIT	FPP0126
		127	*			FPP0127
		128	*			FPP0128
		129	*			FPP0129
032		130		ORG '34'		FPP0130
		131	*			FPP0131
		132	* MULTIPLY REGISTER :	MER(2C),MDR(3C)		FPP0132
		133	*			FPP0133
034	09B E800	134	MER	L DR,YS	(DR) = SECOND OPERAND	FPP0134
		135	*			FPP0135
		136	* MULTIPLY :	ME(6C),MD(7C)		FPP0136
		137	*			FPP0137
035	2A5 5F80	138	ME	NI YDA,YD,X7F,EX	(YD0) = 0 ; (YD1:7) = EXPONENT	FPP0138
		139	*			FPP0139
036	01B A004	140		L Q,YD,FR+F	ASIGN IS UPDATED	FPP0140
037	680 044D	141		BF G,MER,0,UCC	(Q 8:63) = MULTIPLICAND FRACTION	FPP0141
038	05F A86C	142		L DR,DR,FR+F+RXWAIT	BRANCH IF ZERO	FPP0142
039	680 0128	143		BF G,ZRESULT,SETDR0	(DR 8:63) = MULTIPLIER FRACTION	FPP0143
03A	0C5 6000	144		A YD,YD,DR,EX	BSIGN IS UPDATED	FPP0144
03B	2CD 5804	145		SI YD,YD,X40,EX+F	ADD EXPONENTS	FPP0145
03C	420 0049	146		BT CE,NOVRUNO	(YD1:7) = EXCESS-64 EXPONENT	FPP0146
		147	* OPERANDS ARE	OK, PROCEED WITH MULTIPLICATION	RESULT EXPONENT TOO LARGE/SMALL	FPP0147
03D	31F 9000	148		DC '31F9000'	(YD8:63) = 0, SR Q	FPP0148
03E	D03 A000	149		MPY FR	24/56 MULTIPLICATION CYCLES	FPP0149
		150	*		(YD8:63) = RESULT FRACITON	FPP0150
03F	05B A822	151		L DR,YD,FR+SETGD		FPP0151
040	402 0044	152		BT NORM,MDONE	IF NORMALIZED, DONE	FPP0152

APPENDIX 4 (Continued)

A4-3

A44

041	2CD 5084	153	SI	YD,YD,*01*,EX+F	DECREMENT RESULT EXPONENT FOR	FPP0153
		154	*		ONE NORMALIZATION CYCLE	FPP0154
042	420 0029	155	BT	CE,UNDFLOW		FPP0155
043	0DF 8022	156	DC	*0DFB022*		FPP0156
044	0DD C386	157	MOONE	0 YD,YD,MDSIGN,F+DEOJ	SET RESULT SIGN	FPP0157
		158	*		QUIT IF DOUBLE PRECISION	FPP0158
045	2FF 1000	159	ROUND	INVI YD,0,LFR		FPP0159
046	005 A1C8	160	A	Q,YD,GDIGIT,FR+RCO	ADD GUARD DIGIT	FPP0160
047	00A A050	161	L	YD,Q,FR+IFNRC	UPDATE RESULT IF NO ROUNDING CARRY	FPP0161
048	2DF 1001	162	LI	YD,0,LFR+EOJ	DONE	FPP0162
		163	*			FPP0163
		164	*			FPP0164
049	440 0029	165	MOVRUND	BT C,UNDFLOW	CARRY OUT OF BIT ZERO : UNDERFLOW	FPP0165
		166	*			FPP0166
04A	2FF D008	167	MOVRFLOW	INVI YD,0,SETV	EXPONENT OVERFLOW IN MULTIPLICATION	FPP0167
04B	0ED C386	168	N2	YD,YD,MDSIGN,F+DEOJ	(CVGL) = 0101 OR 0110	FPP0168
04C	2DF 1001	169	LI	YD,0,LFR+EOJ		FPP0169
		170	*			FPP0170
04D	2DF D06D	171	MER,0	LI YD,0,RXWAIT+F+EOJ	WAIT TILL *DR* DATA IS LOADED	FPP0171
		172	*		BY HOST PROCESSOR. THEN QUIT	FPP0172

APPENDIX 4 (Continued)

04F		174	ORG	'50'		FPP0174
		175	*			FPP0175
		176	*	DIVIDE REGISTER : DER(2D),DDR(3D)		FPP0176
		177	*			FPP0177
050	09B E800	178	DER	L DR,YS	(DR) = SECOND OPERAND	FPP0178
		179	*			FPP0179
		180	*	DIVIDE : DE(6D),UD(7D)		FPP0180
		181	*			FPP0181
051	0DB A004	182	DE	L YD,YD,FR+F	SEE IF DIVIDEND IS ZERO	FPP0182
052	680 046F	183	BF	G,CHKDR,UCC	YES	FPP0183
053	05F A86C	184	L	DR,DR,FR+F+RXWAIT	SEE IF DIVISOR IS ZERO	FPP0184
054	680 012A	185	BF	G,DIVSTOP,SETDRO	UPDATE B SIGN	FPP0185
055	2A5 5F80	186	NI	YDA,YD,X7F,EX	STRIP & SAVE A SIGN	FPP0186
056	0CD 6000	187	S	YD,YD,DR,EX	SUBTRACT EXPONENTS	FPP0187
057	2C5 5804	188	AI	YD,YD,X40,EX+F	BACK TO EXCESS-64 NOTATION	FPP0188
058	420 006C	189	BT	CE,DOVRUND	RESULT EXPONENT IS TOO LARGE/SMALL	FPP0189
		190	*	OPERANDS ARE OK. PROCEED WITH DIVISION		FPP0190
059	04D A004	191	S	NULL,YD,DR,FR+F	TRIAL SUBTRACT	FPP0191
05A	410 0064	192	BT	CF,NUMOK	OK	FPP0192
05B	2C5 5084	193	AI	YD,YD,'D1',EX+F	GOES. BUMP DIVIDEND EXPONENT	FPP0193
05C	420 004A	194	BT	CE,MOVRFLOW		FPP0194
05D	15B A000	195	LSR	YD,YD,FR		FPP0195
05E	15B A000	196	LSR	YD,YD,FR		FPP0196
05F	15B A000	197	LSR	YD,YD,FR	(YD8:63) = ADJUSTED DIVIDENT FR.	FPP0197
060	F85 A022	198	DIV	FR+SETGD	25/57 DIVIDE CYCLES	FPP0198
		199	*		(Q8:63) = RESULT FRACTION	FPP0199
061	0DA A000	200	L	YD,Q,FR		FPP0200
062	0DD C386	201	O	YD,YD,MDSIGN,F+DEOJ	OR IN SIGN. DONE FOR DPF	FPP0201
063	401 0045	202	B	ROUND		FPP0202
		203	*			FPP0203
064	1DB A004	204	NUMOK	LSL YD,YD,FR+F	(YD8:63) = ADJUSTED DIVIDENT FR.	FPP0204
065	F85 A022	205	DIV	FR+SETGD	(Q8:63) = QUOTIENT	FPP0205
066	0DA A000	206	L	YD,Q,FR		FPP0206
067	0DD C386	207	O	YD,YD,MDSIGN,F+DEOJ	OR IN SIGN	FPP0207
		208	*			FPP0208
068	2FF 1000	209	INVI	YD,0,LFR		FPP0209
069	005 A1C8	210	A	Q,YD,6DIGIT,FR+RCO	ADD GUARD DIGIT	FPP0210
06A	0DA A050	211	L	YD,Q,FR+IFNRC	UPDATE RESULT IF NO ROUNDING CARRY	FPP0211
06B	2DF 1001	212	LI	YD,0,LFR+EOJ	DONE	FPP0212
		213	*			FPP0213
		214	*	EXPONENT UNDERFLOW OR OVERFLOW DETECTED		FPP0214
		215	*			FPP0215
06C	2CD 5804	216	DOVRUND	SI YD,YD,X40,EX+F		FPP0216
06D	620 004A	217	BF	CE,MOVRFLOW		FPP0217
06E	2DF D00D	218	LI	YD,0,SETV,F+EOJ	UNDERFLOW	FPP0218
		219	*			FPP0219
06F	05F A86C	220	CHKDR	L DR,DR,FR+F+RXWAIT	SEE IF DIVISOR IS ZERO	FPP0220
070	680 002A	221	BF	G,DIVSTOP	YES	FPP0221
071	2DF D005	222	LI	YD,0,F+EOJ	ZERO RESULT	FPP0222

APPENDIX 4 (Continued)

A4-6

072		224	URG	'74'		FPP0224
		225	*			FPP0225
		226	*	ADD REGISTER	: AER(2A),ADR(3A)	FPP0226
		227	*	SUBTRACT REGISTER	: SER(2B),SDR(3B)	FPP0227
		228	*			FPP0228
074	09B E800	229	AER	L DR,YS	(DR) = SECOND OPERAND	FPP0229
		230	*			FPP0230
		231	*	ADD	: AE(6A),AD(7A)	FPP0231
		232	*	SUBTRACT	: SE(6B),SD(7B)	FPP0232
		233	*			FPP0233
075	2A5 5F80	234	AE	NI YD, YD,X7F,EX	STRIP & SAVE 1ST OP SIGN (ASIGN)	FPP0234
076	04D 646C	235	S	CNTR, YD, DR, EX+RXWAIT+F	(CNTR) = EXPONENT DIFFERENCE	FPP0235
077	480 0589	236	BT	G, AENEBE, UCC+SETDRO	BRANCH IF EXPONENTS DIFFER	FPP0236
		237	*		COMPLEMENT DR SIGN IF SUBTRACT	FPP0237
		238	*		SAVE 2ND OP SIGN (BSIGN)	FPP0238
078	04D A066	239	S	NULL, YD, DR, FR+F+ALBAGB	FRACTIONS : A=B, A>B, A<B ?	FPP0239
079	0C5 A834	240	A	YD&DR, YD, DR, FR+TAKOP+F	(YD&DR) = YD+DR/YD-DR/DR-YD	FPP0240
07A	410 0082	241	BT	CF, FCARRY	FRACTION CARRY (ADD)	FPP0241
07B	602 007D	242	BF	NORM, NNORM	SEE IF NORMALIZED (SUB)	FPP0242
07C	0DD C305	243	J	YD, YD, ADDSIGN, F+EOJ	YES, OR IN SIGN, QUIT	FPP0243
		244	*			FPP0244
		245	*	RESULT FRACTION IS NOT NORMALIZED		FPP0245
		246	*			FPP0246
07D	680 0228	247	NNORM	BF G, ZRESLT, CLRCNTR	BRANCH IF ZERO. CLEAR CNTR	FPP0247
07E	8C7 B800	248		CNM	NORMALIZE (UPTO 5/13 CYCLES)	FPP0248
		249	*		(YD8:63)=(DR8:63)=NORMALIZED FRACTION	FPP0249
07F	0CD 7004	250	S	YD, YD, CNTR, EX+F	ADJUST RESULT EXPONENT	FPP0250
080	420 0029	251	BT	CE, UNDFLOW		FPP0251
081	0DD C305	252	O	YD, YD, ADDSIGN, F+EOJ	OR IN SIGN. QUIT	FPP0252
		253	*			FPP0253
		254	*	FRACTION CARRY OCCURED IN ADD OR SUBTRACT		FPP0254
		255	*			FPP0255
082	2C5 5084	256	FCARRY	AI YD, YD, '01', EX+F	BUMP EXPONENT	FPP0256
083	420 002D	257	BT	CE, AOVRFLOW		FPP0257
084	0DF 902A	258	DC	'0DF902A'		FPP0258
		259	*			FPP0259
085	0DD C306	260	O	YD, YD, ADDSIGN, F+DEOJ	OR IN SIGN. QUIT FOR DPFP	FPP0260
086	2FF 1000	261	INVI	YD, 0, LFR		FPP0261
087	0C5 A180	262	A	YD, YD, GOIGIT, FR	ADD GUARD DIGIT	FPP0262
088	2DF 1001	263	LI	YD, 0, LFR+EOJ	(YD32:63) = 0	FPP0263
		264	*			FPP0264
		265	*	EXPONENTS OF TWO OPERANDS DIFFER		FPP0265
		266	*			FPP0266
089	420 008D	267	AENEBE	BT CE, AELBE	IF CARRY, A(EXP) < B(EXP)	FPP0267
08A	404 002B	268	BT	>5, ARESULT	IF (CNTR) > 5 OR > 131 BRANCH	FPP0268
08B	A47 9841	269	CEQ	DR, DR, FR+AGB	EQUALIZE 2ND OP	FPP0269
08C	401 0094	270	B	AEEBE		FPP0270
08D	055 6400	271	AELBE	RS CNTR, DR, YD, EX	(CNTR) = 2ND OP EX - 1ST OP EX	FPP0271
08E	01F E000	272	L	Q, DR	SAVE DR IN Q	FPP0272
08F	404 002C	273	BT	>5, BRESULT		FPP0273
090	05B A842	274	L	YD, YD, FR+ALB		FPP0274
091	AC7 9800	275	CEQ	YD&DR, DR, FR	EQUALIZE 1ST OP	FPP0275
092	05A E800	276	L	DR, Q	RESTORE DR	FPP0276
093	0DF 6000	277	L	YD, DR, EX	(YD 1:8) = RESULT EXPONENT	FPP0277
		278	*			FPP0278
		279	*	NOW BOTH OPERAND'S EXPONENTS ARE EQUAL		FPP0279

APPENDIX 4 (Continued)

29-568 R00 12/76

29-568 R00 12/76

		280	*				FPP0280	
094	040	A004	281	AEEBE	S	HULL,YD,DR,FR+F	SEE IF A=B, A<B OR A>B	FPP0281
095	0C5	A836	282		A	YD&DR,YD,DR,FR+F+TAKOP+SETGO	A+B OR A-B OR B-A	FPP0282
096	410	0082	283		BT	CF,FCARRY		FPP0283
097	402	029B	284		BT	NORM,ADD,DONE,CLRCNTR		FPP0284
09A	8C7	B822	285		CHm	SETGD	SET GUARD BIT	FPP02A5
			286	*			(YD8:63)=(DR8:63)=NORMALIZED FRACTION	FPP0286
099	0CD	7004	287		S	YD,YD,CNTR,EX+F	ADJUST RESULT EXPONENT	FPP0287
09A	420	0029	288		BT	CE,UNDFLOW		FPP0288
09B	0DD	C306	289	ADD,DONE	O	YD,YD,ADDSIGN,F+DEOJ	QUIT FOR DPFP	FPP0289
09C	401	0045	290		B	ROUND		FPP0290

APPENDIX 4 (Continued)

FIX REGISTER & FLOAT REGISTER

09D		292	ORG	'AU'		FPP0292
		293	*			FPP0293
		294	*	FIX REGISTER : FXR(2E),FXDR(3E)		FPP0294
		295	*			FPP0295
		296	*			FPP0296
		297	*	COME HERE IF FPP IS STRAPPED FOR 32 BIT PROCESSOR		FPP0297
		298	*			FPP0298
0A0	09B E800	299	FXR	L DR,YS	(DR) = FP NUMBER TO BE FIXED	FPP0299
0A1	01F 6000	300		L Q,DR,EX	(Q1:7) = EXPONENT, (Q0)=0	FPP0300
0A2	24E 5C04	301		SI NULL,Q,X48,EX+F		FPP0301
0A3	420 05A6	302		BT CE,FXR1,UCC+SETDR0		FPP0302
		303	*		SAVE DR SIGN INTO ESIGN & DR0	FPP0303
0A4	480 00C3	304		BT G,FXR,OV	BRANCH IF EXP GREATER THAN '48'	FPP0304
0A5	400 10C3	305		BT DR8,FXR,OV		FPP0305
0A6	20E 5804	306	FXR1	SI Q,Q,X40,EX+F		FPP0306
0A7	420 00C8	307		BT CE,FUNDFLOW	UNDERFLOW IF EXP LESS THAN '40'	FPP0307
0A8	680 00C8	308		BF G,FUNDFLOW	UNDERFLOW IF EXP IS '40'	FPP0308
		309	*		(Q) = 1,2,3,4,5,6,7,8	FPP0309
0A9	216 5304	310		RSI Q,X06,Q,EX+F	(Q) = 5,4,3,2,1,0,-1,-2	FPP0310
		311	*	ROUTINE COMMON TO 16 AND 32 BIT PROCESSORS		FPP0311
0AA	05A 6400	312	FXR11	L CNTR,Q,EX	SET UP COUNTER FOR POSSIBLE EQUALIZ.	FPP0312
0AB	062 6800	313		CLR DR,EX	(DR0:7) = 0	FPP0313
0AC	680 00B0	314		BF G,FXR4	BRANCH IF (CNTR) = 0	FPP0314
0AD	420 00B0	315		BT CE,FXR2	BRANCH IF (CNTR) = -1,-2	FPP0315
0AE	A47 9800	316		CEQ DR,DR,FR	1:5 EQUALIZATION CYCLES	FPP0316
0AF	401 00B0	317		B FXR4		FPP0317
		318	*			FPP0318
0B0	226 5084	319	FXR2	NI Q,Q,'01',EX+F	SUBTRACT TO DIFFERENTIATE	FPP0319
		320	*		BETWEEN (Q 0:6) = -1 OR -2	FPP0320
0B1	01B E000	321		L Q,YD	SAVE YD IN Q	FPP0321
0B2	10F E000	322		LSL YD,DR	(DR0:7) = 0 ; (DR8:63) = FRACTION	FPP0322
0B3	10B E000	323		LSL YD,YD	SHIFT LEFT BY 1	FPP0323
0B4	10B E000	324		LSL YD,YD	*	FPP0324
0B5	10B E000	325		LSL YD,YD	1	FPP0325
0B6	490 00BB	326		BT G,FXR3	BRANCH IF (Q1:7) WAS = -1	FPP0326
0B7	10B E000	327		LSL YD,YD	SHIFT LEFT BY 1	FPP0327
0B8	10B E000	328		LSL YD,YD	*	FPP0328
0B9	10B E000	329		LSL YD,YD	1	FPP0329
0BA	10B E000	330		LSL YD,YD	*	FPP0330
		331	*		1	FPP0331
0BB	05B E800	332	FXR3	L DR,YD	(DR0:63) = PROPERLY SHIFTED	FPP0332
		333	*		FIXED POINT DATA	FPP0333
0BC	0DA E000	334		L YD,Q	RESTORE YD	FPP0334
		335	*			FPP0335
		336	*	NOW (DR0) = 0 AND (DR1:63) = FIXED POINT DATA		FPP0336
		337	*			FPP0337
0BD	01F E000	338	FXR4	L Q,DR	GET FIXED POINT DATA IN Q	FPP0338
0BE	600 20C1	339		BF DR0,FXR5	BRANCH IF (YS) = POSITIVE NUMBER	FPP0339
0BF	21F 1020	340	FXR44	LI Q,Q,LF+MOD816		FPP0340
0C0	012 E000	341		TWOS Q,Q	GET FIXED POINT DATA IN 2'S	FPP0341
		342	*		COMPLEMENT NOTATION	FPP0342
0C1	05A E86C	343	FXR5	L DR,Q,FRXWAIT	WAIT TILL DR DATA IS TAKEN	FPP0343
		344	*		BY HOST PROCESSOR	FPP0344
0C2	01A E001	345		L Q,Q,EOJ	THEN SEND CC, QUIT	FPP0345

APPENDIX 4 (Continued)

A4-8

29-568 R00 12/76



FIX REGISTER & FLOAT REGISTER

		346	*				FPP0346
00C3		347	FXR.OV	EQU	*	OVERFLOW DETECTED	FPP0347
0C3	23F D008	348		INVI	Q,0,SETV	OVERFLOW. SET V FLAG	FPP0348
0C4	226 5F80	349		NI	Q,Q,X7F,EX	(Q 1:63) = ALL ONES	FPP0349
0C5	400 20BF	350		BT	DR0,FXR44	BRANCH IF (YS) = NEGATIVE NUMBER	FPP0350
0C6	05A E86C	351		L	DR,Q,F+RXWAIT	WAIT TILL DR DATA IS TAKEN	FPP0351
0C7	01A E001	352		L	Q,Q,E0J	THEN SEND CC. QUIT	FPP0352
		353					FPP0353
0C8	062 E86C	354	*FUNDFLOW	CLR	DR,F+RXWAIT	(DR) = 0, CVGL = 0000	FPP0354
0C9	01A E001	355		L	Q,Q,E0J		FPP0355

29-568 R00 12/76

APPENDIX 4 (Continued)

FIX REGISTER & FLOAT REGISTER

0CA		357	ORG	'CC'		FPP0357
		358	*			FPP0358
		359	*	FLOAT REGISTER : FLR(2F),FLDR(3F)		FPP0359
		360	*			FPP0360
		361	*			FPP0361
		362	*	COME HERE IF FPP IS STRAPPED FOR 32 BIT PROCESSOR		FPP0362
		363	*			FPP0363
0CC	21F 5B68	364	FLR	LI Q,X46,EX+RXWAIT	START WITH EXPONENT = '46' = (00:7)	FPP0364
0CN	05F E874	365	FLR.COM	L DR,DR,DRSIGN+F	WAIT TILL 2ND OP IS AVAILABLE	FPP0365
		366	*		(DR:32:63) = 0	FPP0366
0CF	620 04U1	367	BF	L,FLR1,UCC	BRANCH IF 2ND OP IS NON-NEGATIVE	FPP0367
0CF	23E 5F80	368	XNORI	Q,Q,X7F,EX	NOW EXPONENT = 'C6' (32 BIT)	FPP0368
		369	*		'C2' (16BIT)	FPP0369
		370	*			FPP0370
0D0	04F E874	371	TWOS	DR,DR,DRSIGN+F	(DR) = POSITIVE FIXED POINT NUMBER	FPP0371
0D1	600 C0DF	372	FLR1	BF DRH0+DRH01,FLR3	BRANCH IF (DR0:7) = 0	FPP0372
0D2	15F E070	373	LSR	YD,DR,DRSIGN	SHIFT RIGHT BY 1	FPP0373
0D3	15B E000	374	LSR	YD,YD	*	FPP0374
0D4	15B E000	375	LSR	YD,YD	1	FPP0375
0D5	600 800B	376	BF	DRH0,FLR2	BRANCH IF (DR0:3) = 0	FPP0376
0D6	206 5060	377	AI	Q,Q,'01',EX	NOW EXPONENT = '47' OR 'C7'	FPP0377
0D7	15B E000	378	LSR	YD,YD	SHIFT RIGHT BY 1	FPP0378
0D8	15B E000	379	LSR	YD,YD	*	FPP0379
0D9	15B E000	380	LSR	YD,YD	1	FPP0380
0DA	15B E000	381	LSR	YD,YD	*	FPP0381
0DB	15B E000	382	FLR2	LSR YD,YD	(YD8:63) = RESULT FRACTION	FPP0382
0DC	2C6 5080	383	AI	YD,Q,'01',EX	(YD1:7) = RESULT EXPONENT	FPP0383
0DD	0DB E006	384	L	YD,YD,F+DE0J	SET G/L FLAG	FPP0384
0DE	2DF 1001	385	LI	YD,0,LFR+EOJ		FPP0384
		386	*			FPP0385
0DF	402 00E3	387	FLR3	BT NORM,FLR4	IF NORMALIZED, BRANCH	FPP0386
0E0	680 0228	388	BF	G,ZRESLT,CLRCNTR	BRANCH IF (DR8:63) ALSO = 0	FPP0387
0E1	8C7 8800	389	CNM		1:5 NORMALIZATION CYCLES	FPP0388
		390	*		(YD8:63)=(DR8:63)=NORMALIZED FRACTION	FPP0389
0E2	00E 7000	391	S	G,G,CNTR,EX	(Q1:7) = ADJUSTED RESULT EXPONENT	FPP0390
0E3	0DE E006	392	FLR4	O YD,Q,DR,F+DE0J	SET G/L FLAG	FPP0391
0E4	2DF 1001	393	LI	YD,0,LFR+EOJ		FPP0391
0E5		395	ORG	'EC'		FPP0393
		396	*			FPP0394
		397	*	COME HERE IF Fpp IS STRAPPED FOR 16 BIT PROCESSOR		FPP0395
		398	*			FPP0396
0EC	21F 5968	399	FLR16	LI Q,X42,EX+RXWAIT	START WITH EXPONENT = '42' = (00:7)	FPP0397
0ED	401 00CD	400	B	FLR.COM		FPP0398

APPENDIX 4 (Continued)

A4-10

29-568 R00 12/76

FIX REGISTER & FLOAT REGISTER

0EE		402	ORG	'F0'		FPP0400
		403	*			FPP0401
		404	*	COME HERE IF FPP IS STRAPPED FOR 16 BIT PROCESSOR		FPP0402
		405	*			FPP0403
00F0		406	FXR16	EQU *		FPP0404
0F0	09B E800	407	L	DR,YS	(DR) = FP NUMBER TO BE FIXED	FPP0405
0F1	01F 6000	408	L	Q,DR,EX	(Q1:7) = EXPONENT; (Q0) = 0	FPP0406
0F2	24E 5A04	409	SI	NULL,Q,X44,EX+F		FPP0407
0F3	420 05F6	410	BT	CE,FXR16.A,UCC+SETOR0		FPP0408
0F4	480 00C3	411	BT	G,FXR.OV	BRANCH IF EXP GREATER THAN '48'	FPP0409
0F5	400 10C3	412	BT	DR8,FXR.OV		FPP0410
0F6	20E 5804	413	FXR16.A	SI Q,Q,X46,EX+F	BRANCH IF EXP IS LESS THAN '40'	FPP0411
0F7	420 00C8	414	BT	CE,FUNDFLOW	OR EQUAL TO '40'	FPP0412
0F8	680 00C8	415	BF	G,FUNDFLOW	(Q) = 1,2,3,4	FPP0413
		416	*		(+) = 1,0,-1,-2	FPP0414
0F9	216 5104	417	RSI	Q,X02,Q,EX+F		FPP0415
0FA	401 00AA	418	B	FXR11		FPP0416
0FB		419	END			FPP0417

29-568 R00 12/76

APPENDIX 4 (Continued)

FIX REGISTER & FLOAT REGISTER

NO ERRORS

ADD.DONE	009B	284			
AE	0075				
AEEB	0094	270			
AELBE	008D	267			
AENEBEI	0089	236			
AER	0074				
AGB	0018	85			
AOVRFLOW	002D	257			
AREULT	002B	268			
BRESULT	002C	273			
CE	0011				
CER	0010				
CHKDR	006F	183			
DE	0051				
DER	0050				
DIFFER	0016	80			
DIYSTOP	002A	185	221		
DOVRUNO	006C	189			
FCARRY	0082	241	283		
FLR	00CC				
FLR.COM	00CD	400			
FLR1	00D1	367			
FLR16	00EC				
FLR2	00DB	376			
FLR3	00DF	372			
FLR4	00E3	367			
FUNDFLOW	00C8	307	308	414	415
FXR	00A0				
FXR.OV	00C3	304	305	411	412
FXR1	00A6	302			
FXR11	00AA	418			
FXR16	00F0				
FXR16.A	00F6	410			
FXR2	00B0	315			
FXR3	00BB	326			
FXR4	00BD	314	317		
FXR44	00BF	350			
FXR5	00C1	339			
L DONE	000E	59			
LE	0005				
LER	0004				
LME	001D	95			
MDONE	0044	152			
ME	0035				
MER	0034				
MER.0	004D	141			
MOVRFLOW	004A	194	217		
MOVRUNO	0049	146			
NEG	0015	81			
NNORM	007D	242			
NUMOK	0064	192			
ROUND	0045	202	290		
STDONEI	0027	104			

APPENDIX 4 (Continued)

A4-12

29-568 R00 12/76

FIX REGISTER & FLOAT REGISTER

STE	0031					
STME	0021					
STME1	0024	107				
UNDFLOW	0029	65	155	165	251	288
X02	0002	417				
X06	0006	310				
X08	0008					
X40	0010	145	188	216	306	413
X42	0012	399				
X44	0014	409				
X46	0016	364				
X48	0018	301				
X7F	001F	138	186	234	349	368
ZRESLT	0028	60	143	247	388	

29-568 R00 12/76

A4-13/A4-14

APPENDIX 4 (Continued)

PP0G= FPPROM1 ASSEMBLED BY MICROCAL II (32-BIT)

		1	SCRAT		FPD0001
0001		2	FVERSION EQU 1	F01 : FOR MODEL 8/16 WITH SPFP	FPD0002
		3	NLSTC		FPD0003
		4	SQCHK		FPD0004
		5	*		FPD0005
		6	* COPYRIGHT INTERDATA INC. NOVEMBER 1976		FPD0006
		7	*		FPD0007
		8	* DHEMA MAHAJAN		FPD0008
		9	*		FPD0009
		10	PARTS 19-188R00F00,19-188R00F00,19-188R00F00 DUMMY PART #		FPD0010
		12	* THE DATA IS CONTAINED IN THE FOLLOWING 1K (256X4) ROM CHIPS		FPD0011
		13	*		FPD0012
		14	*		FPD0013
000		15	IFZ FVERSION-1		FPD0014
		16	PARTS 19-188R00F17,19-188R00F18		FPD0015
		17	*		FPD0016
		18	ENDC		FPD0017
		22	ENDC		FPD0021
		26	ENDC		FPD0025
		30	ENDC		FPD0025
		31	*		FPD0026
		32	*		FPD0027
000		33	DO 40		FPD0028
000	000 0000	34	DC 0		FPD0029
001	000 0000	34	DC 0		FPD0029
002	000 0000	34	DC 0		FPD0029
003	000 0000	34	DC 0		FPD0029
004	000 0000	34	DC 0		FPD0029
005	000 0000	34	DC 0		FPD0029
006	000 0000	34	DC 0		FPD0029
007	000 0000	34	DC 0		FPD0029
008	000 0000	34	DC 0		FPD0029
009	000 0000	34	DC 0		FPD0029
00A	000 0000	34	DC 0		FPD0029
00B	000 0000	34	DC 0		FPD0029
00C	000 0000	34	DC 0		FPD0029
00D	000 0000	34	DC 0		FPD0029
00E	000 0000	34	DC 0		FPD0029
00F	000 0000	34	DC 0		FPD0029
010	000 0000	34	DC 0		FPD0029
011	000 0000	34	DC 0		FPD0029
012	000 0000	34	DC 0		FPD0029
013	000 0000	34	DC 0		FPD0029
014	000 0000	34	DC 0		FPD0029
015	000 0000	34	DC 0		FPD0029
016	000 0000	34	DC 0		FPD0029
017	000 0000	34	DC 0		FPD0029
018	000 0000	34	DC 0		FPD0029
019	000 0000	34	DC 0		FPD0029
01A	000 0000	34	DC 0		FPD0029
01B	000 0000	34	DC 0		FPD0029
01C	000 0000	34	DC 0		FPD0029
01D	000 0000	34	DC 0		FPD0029

01E	000 0000	34	DC	0			FPD0029
01F	000 0000	34	DC	0			FPD0029
020	000 0000	34	DC	0			FPD0029
021	000 0000	34	DC	0			FPD0029
022	000 0000	34	DC	0			FPD0029
023	000 0000	34	DC	0			FPD0029
024	000 0000	34	DC	0			FPD0029
025	000 0000	34	DC	0			FPD0029
026	000 0000	34	DC	0			FPD0029
027	000 0000	34	DC	0			FPD0029
028	000 0006	35	DC	'06'	LER	28	FPD0030
029	000 0012	36	DC	'12'	CER	29	FPD0031
02A	000 0076	37	DC	'76'	AER	2A	FPD0032
02B	000 0076	38	DC	'76'	SER	2B	FPD0033
02C	000 0036	39	DC	'36'	MER	2C	FPD0034
02D	000 0052	40	DC	'52'	DER	2D	FPD0035
		44	ELSE				FPD0039
02E	000 00F2	45	DC	'F2'	FXR	2E	FPD0040
02F	000 00EE	46	DC	'EE'	FLR	2F	FPD0041
		47	ENDC			MODEL 8/16	FPD0042
030		48	DO	8			FPD0043
030	000 0000	49	DC	0			FPD0044
031	000 0000	49	DC	0			FPD0044
032	000 0000	49	DC	0			FPD0044
033	000 0000	49	DC	0			FPD0044
034	000 0000	49	DC	0			FPD0044
035	000 0000	49	DC	0			FPD0044
036	000 0000	49	DC	0			FPD0044
037	000 0000	49	DC	0			FPD0044
		57	ENDC				FPD0052
		61	ENDC				FPD0056
		65	ENDC				FPD0060
		68	ELSE				FPD0063
038		69	DO	8			FPD0064
038	000 0000	70	DC	0			FPD0065
039	000 0000	70	DC	0			FPD0065
03A	000 0000	70	DC	0			FPD0065
03B	000 0000	70	DC	0			FPD0065
03C	000 0000	70	DC	0			FPD0065
03D	000 0000	70	DC	0			FPD0065
03E	000 0000	70	DC	0			FPD0065
03F	000 0000	70	DC	0			FPD0065
		71	ENDC				FPD0066
		72	*				FPD0067
040		73	DO	32			FPD0068
040	000 0000	74	DC	0			FPD0069
041	000 0000	74	DC	0			FPD0069
042	000 0000	74	DC	0			FPD0069
043	000 0000	74	DC	0			FPD0069
044	000 0000	74	DC	0			FPD0069
045	000 0000	74	DC	0			FPD0069
046	000 0000	74	DC	0			FPD0069
047	000 0000	74	DC	0			FPD0069
048	000 0000	74	DC	0			FPD0069
049	000 0000	74	DC	0			FPD0069
04A	000 0000	74	DC	0			FPD0069

04B	000 0000	74	DC	0		FPD0069
04C	000 0000	74	DC	0		FPD0069
04D	000 0000	74	DC	0		FPD0069
04E	000 0000	74	DC	0		FPD0069
04F	000 0000	74	DC	0		FPD0069
050	000 0000	74	DC	0		FPD0069
051	000 0000	74	DC	0		FPD0069
052	000 0000	74	DC	0		FPD0069
053	000 0000	74	DC	0		FPD0069
054	000 0000	74	DC	0		FPD0069
055	000 0000	74	DC	0		FPD0069
056	000 0000	74	DC	0		FPD0069
057	000 0000	74	DC	0		FPD0069
058	000 0000	74	DC	0		FPD0069
059	000 0000	74	DC	0		FPD0069
05A	000 0000	74	DC	0		FPD0069
05B	000 0000	74	DC	0		FPD0069
05C	000 0000	74	DC	0		FPD0069
05D	000 0000	74	DC	0		FPD0069
05E	000 0000	74	DC	0		FPD0069
05F	000 0000	74	DC	0		FPD0070
		75	*			FPD0071
060	000 0032	76	DC	'32'	STE 60	FPD0072
061		77	DO	7		FPD0073
061	000 0000	78	DC	0		FPD0073
062	000 0000	78	DC	0		FPD0073
063	000 0000	78	DC	0		FPD0073
064	000 0000	78	DC	0		FPD0073
065	000 0000	78	DC	0		FPD0073
066	000 0000	78	DC	0		FPD0073
067	000 0000	78	DC	0		FPD0074
		79	*			FPD0075
068	000 0006	80	DC	'06'	LE 68	FPD0076
069	000 0012	81	DC	'12'	CE 69	FPD0077
06A	000 0076	82	DC	'76'	AE 6A	FPD0078
06B	000 0076	83	DC	'76'	SE 6B	FPD0079
06C	000 0036	84	DC	'36'	ME 6C	FPD0080
06D	000 0052	85	DC	'52'	DE 6D	FPD0081
06E	000 0000	86	DC	0		FPD0082
06F	000 0000	87	DC	0		FPD0083
		88	*			FPD0086
		91	ELSE			FPD0087
070	000 0000	92	DC	0		FPD0088
		93	ENDC			FPD0089
071	000 0022	94	DC	'22'	STME 71	FPD0090
072	000 001E	95	DC	'1E'	LME 72	FPD0091
073		96	DO	5		FPD0092
073	000 0000	97	DC	0		FPD0092
074	000 0000	97	DC	0		FPD0092
075	000 0000	97	DC	0		FPD0092
076	000 0000	97	DC	0		FPD0092
077	000 0000	97	DC	0		FPD0093
		98	*			FPD0103
		108	ELSE			FPD0104
078		109	DO	8		FPD0105
078	000 0000	110	DC	0		



079	000 0000	110	DC	0	
07A	000 0000	110	DC	0	FPD0105
07B	000 0000	110	DC	0	FPD0105
07C	000 0000	110	DC	0	FPD0105
07D	000 0000	110	DC	0	FPD0105
07E	000 0000	110	DC	0	FPD0105
07F	000 0000	110	DC	0	FPD0105
		111			FPD0105
		112	ENCC		FPD0106
080		113	*		FPD0107
080	000 0000	114	DO	128	FPD0108
081	000 0000	114	DC	0	FPD0109
082	000 0000	114	DC	0	FPD0109
083	000 0000	114	DC	0	FPD0109
084	000 0000	114	DC	0	FPD0109
085	000 0000	114	DC	0	FPD0109
086	000 0000	114	DC	0	FPD0109
087	000 0000	114	DC	0	FPD0109
088	000 0000	114	DC	0	FPD0109
089	000 0000	114	DC	0	FPD0109
08A	000 0000	114	DC	0	FPD0109
08B	000 0000	114	DC	0	FPD0109
08C	000 0000	114	DC	0	FPD0109
08D	000 0000	114	DC	0	FPD0109
08E	000 0000	114	DC	0	FPD0109
08F	000 0000	114	DC	0	FPD0109
090	000 0000	114	DC	0	FPD0109
091	000 0000	114	DC	0	FPD0109
092	000 0000	114	DC	0	FPD0109
093	000 0000	114	DC	0	FPD0109
094	000 0000	114	DC	0	FPD0109
095	000 0000	114	DC	0	FPD0109
096	000 0000	114	DC	0	FPD0109
097	000 0000	114	DC	0	FPD0109
098	000 0000	114	DC	0	FPD0109
099	000 0000	114	DC	0	FPD0109
09A	000 0000	114	DC	0	FPD0109
09B	000 0000	114	DC	0	FPD0109
09C	000 0000	114	DC	0	FPD0109
09D	000 0000	114	DC	0	FPD0109
09E	000 0000	114	DC	0	FPD0109
09F	000 0000	114	DC	0	FPD0109
0A0	000 0000	114	DC	0	FPD0109
0A1	000 0000	114	DC	0	FPD0109
0A2	000 0000	114	DC	0	FPD0109
0A3	000 0000	114	DC	0	FPD0109
0A4	000 0000	114	DC	0	FPD0109
0A5	000 0000	114	DC	0	FPD0109
0A6	000 0000	114	DC	0	FPD0109
0A7	000 0000	114	DC	0	FPD0109
0A8	000 0000	114	DC	0	FPD0109
0A9	000 0000	114	DC	0	FPD0109
0AA	000 0000	114	DC	0	FPD0109
0AB	000 0000	114	DC	0	FPD0109
0AC	000 0000	114	DC	0	FPD0109
0AD	000 0000	114	DC	0	FPD0109



0E6	000 0000	114	DC	0	
0E7	000 0000	114	DC	0	FPD0109
0E8	000 0000	114	DC	0	FPD0109
0E9	000 0000	114	DC	0	FPD0109
0EA	000 0000	114	DC	0	FPD0109
0EB	000 0000	114	DC	0	FPD0109
0EC	000 0000	114	DC	0	FPD0109
0ED	000 0000	114	DC	0	FPD0109
0EE	000 0000	114	DC	0	FPD0109
0EF	000 0000	114	DC	0	FPD0109
0F0	000 0000	114	DC	0	FPD0109
0F1	000 0000	114	DC	0	FPD0109
0F2	000 0000	114	DC	0	FPD0109
0F3	000 0000	114	DC	0	FPD0109
0F4	000 0000	114	DC	0	FPD0109
0F5	000 0000	114	DC	0	FPD0109
0F6	000 0000	114	DC	0	FPD0109
0F7	000 0000	114	DC	0	FPD0109
0F8	000 0000	114	DC	0	FPD0109
0F9	000 0000	114	DC	0	FPD0109
0FA	000 0000	114	DC	0	FPD0109
0FB	000 0000	114	DC	0	FPD0109
0FC	000 0000	114	DC	0	FPD0109
0FD	000 0000	114	DC	0	FPD0109
0FE	000 0000	114	DC	0	FPD0109
0FF	000 0000	114	DC	0	FPD0109
		115	*		FPD0109
100		116	END		FPD0110
					FPD0111

FLOATING POINT PROCESSOR DRGM 05-067F02R00A13

PAGE 7

!! ERRORS 3

FVERSION 0002

PROGRAM= FPPDROM2 ASSEMBLED BY MICROCAL II (32-BIT)

		1	SCRAT		FPD0001
0002		2	FVERSION EQU 2	F02 : FOR MODEL 8/16 WITH SPFP.DPFP	FPD0002
		3	NLSTC		FPD0003
		4	SQCHK		FPD0004
		5	*		FPD0005
		6	* COPYRIGHT INTERDATA INC. NOVEMBER 1976		FPD0006
		7	*		FPD0007
		8	* DHEMA MAHAJAN		FPD0008
		9	*		FPD0009
		10	PARTS 19-188R00F00,19-188R00F00,19-188R00F00 DUMMY PART #		FPD0010
		11	PARTS 19-188R00F00,19-188R00F00 DUMMY PART #		FPD0010
		12	* THE DATA IS CONTAINED IN THE FOLLOWING 1K (256X4) ROM CHIPS		FPD0011
		13	*		FPD0012
		14	*		FPD0013
		18	ENDC		FPD0017
000		19	IFZ FVERSION-2		FPD0018
		20	PARTS 19-188R00F17,19-188R00F19		FPD0019
		21	*		FPD0020
		22	ENDC		FPD0021
		26	ENDC		FPD0025
		30	ENDC		FPD0025
		31	*		FPD0026
		32	*		FPD0027
000		33	DO 40		FPD0028
000	000 0000	34	DC 0		FPD0029
001	000 0000	34	DC 0		FPD0029
002	000 0000	34	DC 0		FPD0029
003	000 0000	34	DC 0		FPD0029
004	000 0000	34	DC 0		FPD0029
005	000 0000	34	DC 0		FPD0029
006	000 0000	34	DC 0		FPD0029
007	000 0000	34	DC 0		FPD0029
008	000 0000	34	DC 0		FPD0029
009	000 0000	34	DC 0		FPD0029
00A	000 0000	34	DC 0		FPD0029
00B	000 0000	34	DC 0		FPD0029
00C	000 0000	34	DC 0		FPD0029
00D	000 0000	34	DC 0		FPD0029
00E	000 0000	34	DC 0		FPD0029
00F	000 0000	34	DC 0		FPD0029
010	000 0000	34	DC 0		FPD0029
011	000 0000	34	DC 0		FPD0029
012	000 0000	34	DC 0		FPD0029
013	000 0000	34	DC 0		FPD0029
014	000 0000	34	DC 0		FPD0029
015	000 0000	34	DC 0		FPD0029
016	000 0000	34	DC 0		FPD0029
017	000 0000	34	DC 0		FPD0029
018	000 0000	34	DC 0		FPD0029
019	000 0000	34	DC 0		FPD0029
01A	000 0000	34	DC 0		FPD0029
01B	000 0000	34	DC 0		FPD0029
01C	000 0000	34	DC 0		FPD0029
01D	000 0000	34	DC 0		FPD0029

01E	000 0000	34	DC	0			FPD0029
01F	000 0000	34	DC	0			FPD0029
020	000 0000	34	DC	0			FPD0029
021	000 0000	34	DC	0			FPD0029
022	000 0000	34	DC	0			FPD0029
023	000 0000	34	DC	0			FPD0029
024	000 0000	34	DC	0			FPD0029
025	000 0000	34	DC	0			FPD0029
026	000 0000	34	DC	0			FPD0029
027	000 0000	34	DC	0			FPD0029
028	000 0006	35	DC	'06'	LER	28	FPD0030
029	000 0012	36	DC	'12'	CER	29	FPD0031
		37					
** S001 **		38					
** S001 **		39					
** S001 **		40	DC	'76'	AER	2A	FPD0032
02B	000 0076	41	DC	'76'	SER	2B	FPD0033
02C	000 0036	42	DC	'36'	MER	2C	FPD0034
02D	000 0052	43	DC	'52'	DER	2D	FPD0035
		47	ELSE				FPD0039
02E	000 00F2	48	DC	'F2'	FXR	2E MODEL 8/16	FPD0040
02F	000 00EE	49	DC	'EE'	FLR	2F MODEL 8/16	FPD0041
		50	ENDC				FPD0042
030		51	DO	8			FPD0043
030	000 0000	52	DC	0			FPD0044
031	000 0000	52	DC	0			FPD0044
032	000 0000	52	DC	0			FPD0044
033	000 0000	52	DC	0			FPD0044
034	000 0000	52	DC	0			FPD0044
035	000 0000	52	DC	0			FPD0044
036	000 0000	52	DC	0			FPD0044
037	000 0000	52	DC	0			FPD0044
038		53	IFP	FVERSION&2			FPD0045
038	000 0007	54	DC	'07'	LDR	38	FPD0046
039	000 0013	55	DC	'13'	CDR	39	FPD0047
03A	000 0077	56	DC	'77'	ADR	3A	FPD0048
03B	000 0077	57	DC	'77'	SDR	3B	FPD0049
03C	000 0037	58	DC	'37'	MDR	3C	FPD0050
03D	000 0053	59	DC	'53'	DDR	3D	FPD0051
		60	ENDC				FPD0052
		64	ENDC				FPD0056
03E		65	IFZ	FVERSION-2			FPD0057
03E	000 00F3	66	DC	'F3'	FXDR	3E MODEL 8/16	FPD0058
03F	000 00EF	67	DC	'EF'	FLDR	3F MODEL 8/16	FPD0059
		68	ENDC				FPD0060
040		69	IFP	FVERSION&2			FPD0061
		70	*				FPD0062
		74	ENDC				FPD0066
		75	*				FPD0067
040		76	DO	32			FPD0068
040	000 0000	77	DC	0			FPD0069
041	000 0000	77	DC	0			FPD0069
042	000 0000	77	DC	0			FPD0069

043	000 0000	77	DC	0			FPD0069
044	000 0000	77	DC	0			FPD0069
045	000 0000	77	DC	0			FPD0069
046	000 0000	77	DC	0			FPD0069
047	000 0000	77	DC	0			FPD0069
048	000 0000	77	DC	0			FPD0069
049	000 0000	77	DC	0			FPD0069
04A	000 0000	77	DC	0			FPD0069
04B	000 0000	77	DC	0			FPD0069
04C	000 0000	77	DC	0			FPD0069
04D	000 0000	77	DC	0			FPD0069
04E	000 0000	77	DC	0			FPD0069
04F	000 0000	77	DC	0			FPD0069
050	000 0000	77	DC	0			FPD0069
051	000 0000	77	DC	0			FPD0069
052	000 0000	77	DC	0			FPD0069
053	000 0000	77	DC	0			FPD0069
054	000 0000	77	DC	0			FPD0069
055	000 0000	77	DC	0			FPD0069
056	000 0000	77	DC	0			FPD0069
057	000 0000	77	DC	0			FPD0069
058	000 0000	77	DC	0			FPD0069
059	000 0000	77	DC	0			FPD0069
05A	000 0000	77	DC	0			FPD0069
05B	000 0000	77	DC	0			FPD0069
05C	000 0000	77	DC	0			FPD0069
05D	000 0000	77	DC	0			FPD0069
05E	000 0000	77	DC	0			FPD0069
05F	000 0000	77	DC	0			FPD0069
		78	*				FPD0070
060	000 0032	79	DC	'32'	STE	60	FPD0071
061		80	DO	7			FPD0072
061	000 0000	81	DC	0			FPD0073
062	000 0000	81	DC	0			FPD0073
063	000 0000	81	DC	0			FPD0073
064	000 0000	81	DC	0			FPD0073
065	000 0000	81	DC	0			FPD0073
066	000 0000	81	DC	0			FPD0073
067	000 0000	81	DC	0			FPD0073
		82	*				FPD0074
068	000 0066	83	DC	'06'	LE	68	FPD0075
069	000 0012	84	DC	'12'	CE	69	FPD0076
06A	000 0076	85	DC	'76'	AE	6A	FPD0077
06B	000 0076	86	DC	'76'	SE	6B	FPD0078
06C	000 0036	87	DC	'36'	ME	6C	FPD0079
06D	000 0052	88	DC	'52'	DE	6D	FPD0080
06E	000 0000	89	DC	0			FPD0081
06F	000 0000	90	DC	0			FPD0082
		91	*				FPD0083
070		92	IFP	FVERSION&2			FPD0084
070	000 0033	93	DC	'33'	STD	70	FPD0085
		96	ENDC				FPD0088
071	000 0022	97	DC	'22'	STME	71	FPD0089
072	000 001E	98	DC	'1E'	LME	72	FPD0090
073		99	DO	5			FPD0091
073	000 0000	100	DC	0			FPD0092

074	000 0000	100	DC	0				FPD0092
075	000 0000	100	DC	0				FPD0092
076	000 0000	100	DC	0				FPD0092
077	000 00G0	100	DC	0				FPD0092
		101	*					FPD0093
078		102		IFP	FVERSION:2			FPD0094
078	000 0007	103	DC	'07'		LD	78	FPD0095
079	000 0013	104	DC	'13'		CD	79	FPD0096
07A	000 0077	105	DC	'77'		AD	7A	FPD0097
07B	000 0077	106	DC	'77'		SD	7B	FPD0098
07C	000 0037	107	DC	'37'		MD	7C	FPD0099
07D	000 0053	108	DC	'53'		DD	7D	FPD0100
07E	000 0023	109	DC	'23'		STMC	7E	FPD0101
07F	000 001F	110	DC	'1F'		LMD	7F	FPD0102
		114		ENDC				FPD0106
		115	*					FPD0107
080		116		DO	128			FPD0108
090	000 0000	117	DC	0				FPD0109
081	000 0000	117	DC	0				FPD0109
0A2	000 0000	117	DC	0				FPD0109
083	000 0000	117	DC	0				FPD0109
0A4	000 0000	117	DC	0				FPD0109
0E5	000 0000	117	DC	0				FPD0109
086	000 0000	117	DC	0				FPD0109
0A7	000 0000	117	DC	0				FPD0109
088	000 0000	117	DC	0				FPD0109
0A9	000 0000	117	DC	0				FPD0109
08A	000 0000	117	DC	0				FPD0109
0AB	000 0000	117	DC	0				FPD0109
0EC	000 0000	117	DC	0				FPD0109
0AD	000 0000	117	DC	0				FPD0109
08E	000 0000	117	DC	0				FPD0109
08F	000 0000	117	DC	0				FPD0109
090	000 0000	117	DC	0				FPD0109
091	000 0000	117	DC	0				FPD0109
092	000 0000	117	DC	0				FPD0109
093	000 0000	117	DC	0				FPD0109
094	000 0000	117	DC	0				FPD0109
095	000 0000	117	DC	0				FPD0109
096	000 0000	117	DC	0				FPD0109
097	000 0000	117	DC	0				FPD0109
098	000 0000	117	DC	0				FPD0109
099	000 0000	117	DC	0				FPD0109
09A	000 0000	117	DC	0				FPD0109
09B	000 0000	117	DC	0				FPD0109
09C	000 0000	117	DC	0				FPD0109
09D	000 0000	117	DC	0				FPD0109
09E	000 0000	117	DC	0				FPD0109
09F	000 0000	117	DC	0				FPD0109
0A0	000 0000	117	DC	0				FPD0109
0A1	000 0000	117	DC	0				FPD0109
0A2	000 0000	117	DC	0				FPD0109
0A3	000 0000	117	DC	0				FPD0109
0A4	000 0000	117	DC	0				FPD0109
0A5	000 0000	117	DC	0				FPD0109
0A6	000 0000	117	DC	0				FPD0109







FLOATING POINT PROCESSOR DROM 05-067F01R00A13

PAGE 7

NO ERRORS

FVERSION 0001

PROG= FPPDR0M3 ASSEMBLED BY MICROCAL II (32-BIT)

		1	SCRAT		FPD0001
0003		2	FVERSION EQU 3	F03 : FOR MODEL 7/32	FPD0002
		3	NLSTC		FPD0003
		4	SQCHK		FPD0004
		5	*		FPD0005
		6	* COPYRIGHT INTERDATA INC. NOVEMBER 1976		FPD0006
		7	*		FPD0007
		8	* DHEMA MAHAJAM		FPD0008
		9	*		FPD0009
		10	PARTS 19-188R00F00,19-188R00F00,19-188R00F00 DUMMY PART #		FPD0010
		11	PARTS 19-188R00F00,19-188R00F00 DUMMY PART #		FPD0010
		12	* THE DATA IS CONTAINED IN THE FOLLOWING 1K (256X4) ROM CHIPS		FPD0011
		13	*		FPD0012
		14			
** S001 **		15	*		FPD0013
		19	ENDC		FPD0017
		23	ENDC		FPD0021
000		24	IF7 FVERSION-3		FPD0022
		25	PARTS 19-188R00F20,19-188R00F19		FPD0023
		26	*		FPD0024
		27	ENDC		FPD0025
		31	ENDC		FPD0026
		32	*		FPD0027
		33	*		FPD0028
000		34	DO 40		FPD0028
000	000 0000	35	DC 0		FPD0029
001	000 0000	35	DC 0		FPD0029
002	000 0000	35	DC 0		FPD0029
003	000 0000	35	DC 0		FPD0029
004	000 0000	35	DC 0		FPD0029
005	000 0000	35	DC 0		FPD0029
006	000 0000	35	DC 0		FPD0029
007	000 0000	35	DC 0		FPD0029
008	000 0000	35	DC 0		FPD0029
009	000 0000	35	DC 0		FPD0029
00A	000 0000	35	DC 0		FPD0029
00B	000 0000	35	DC 0		FPD0029
00C	000 0000	35	DC 0		FPD0029
00D	000 0000	35	DC 0		FPD0029
00E	000 0000	35	DC 0		FPD0029
00F	000 0000	35	DC 0		FPD0029
010	000 0000	35	DC 0		FPD0029
011	000 0000	35	DC 0		FPD0029
012	000 0000	35	DC 0		FPD0029
013	000 0000	35	DC 0		FPD0029
014	000 0000	35	DC 0		FPD0029
015	000 0000	35	DC 0		FPD0029
016	000 0000	35	DC 0		FPD0029
017	000 0000	35	DC 0		FPD0029
018	000 0000	35	DC 0		FPD0029
019	000 0000	35	DC 0		FPD0029
01A	000 0000	35	DC 0		FPD0029
01B	000 0000	35	DC 0		FPD0029

01C	000 0000	35	DC	0				FPD0029
01D	000 0000	35	DC	0				FPD0029
01E	000 0000	35	DC	0				FPD0029
01F	000 0000	35	DC	0				FPD0029
020	000 0000	35	DC	0				FPD0029
021	000 0000	35	DC	0				FPD0029
022	000 0000	35	DC	0				FPD0029
023	000 0000	35	DC	0				FPD0029
024	000 0000	35	DC	0				FPD0029
025	000 0000	35	DC	0				FPD0029
026	000 0000	35	DC	0				FPD0029
027	000 0000	35	DC	0				FPD0029
028	000 0006	36	DC	'06'	LER	28		FPD0030
029	000 0012	37	DC	'12'	CER	29		FPD0031
02A	000 0076	38	DC	'76'	AER	2A		FPD0032
02B	000 0076	39	DC	'76'	SER	2B		FPD0033
02C	000 0036	40	DC	'36'	MER	2C		FPD0034
02D	000 0052	41	DC	'52'	DER	2D		FPD0035
02E		42	IFP	FVERSION-2				FPD0036
02E	000 00A2	43	DC	'A2'	FXR	2E	MODEL 7/32	FPD0037
02F	000 00CE	44	DC	'CE'	FLR	2F	MODEL 7/32	FPD0038
		48	ENDC					FPD0042
030		49	DO	8				FPD0043
030	000 0000	50	DC	0				FPD0044
031	000 0000	50	DC	0				FPD0044
032	000 0000	50	DC	0				FPD0044
033	000 0000	50	DC	0				FPD0044
034	000 0000	50	DC	0				FPD0044
035	000 0000	50	DC	0				FPD0044
036	000 0000	50	DC	0				FPD0044
037	000 0000	50	DC	0				FPD0044
038		51	IFP	FVERSION&2				FPD0045
038	000 0007	52	DC	'07'	LDR	38		FPD0046
039	000 0013	53	DC	'13'	CDR	39		FPD0047
03A	000 0077	54	DC	'77'	ADR	3A		FPD0048
03B	000 0077	55	DC	'77'	SDR	3B		FPD0049
03C	000 0037	56	DC	'37'	MDR	3C		FPD0050
03D	000 0053	57	DC	'53'	DDR	3D		FPD0051
		58	ENDC					FPD0052
03E		59	IFZ	FVERSION-3				FPD0053
03E	000 00A3	60	DC	'A3'	FXDR	3E	MODEL 7/32	FPD0054
03F	000 00CF	61	DC	'CF'	FLDR	3F	MODEL 7/32	FPD0055
		62	ENDC					FPD0056
		66	ENDC					FPD0060
040		67	IFP	FVERSION&2				FPD0061
		68	*					FPD0062
		72	ENDC					FPD0066
		73	*					FPD0067
040		74	DO	32				FPD0068
040	000 0000	75	DC	0				FPD0069
041	000 0000	75	DC	0				FPD0069
042	000 0000	75	DC	0				FPD0069
043	000 0000	75	DC	0				FPD0069
044	000 0000	75	DC	0				FPD0069
045	000 0000	75	DC	0				FPD0069
046	000 0000	75	DC	0				FPD0069

047	000 0000	75	DC	0		FPD0069
048	000 0000	75	DC	0		FPD0069
049	000 0000	75	DC	0		FPD0069
04A	000 0000	75	DC	0		FPD0069
04B	000 0000	75	DC	0		FPD0069
04C	000 0000	75	DC	0		FPD0069
04D	000 0000	75	DC	0		FPD0069
04E	000 0000	75	DC	0		FPD0069
04F	000 0000	75	DC	0		FPD0069
050	000 0000	75	DC	0		FPD0069
051	000 0000	75	DC	0		FPD0069
052	000 0000	75	DC	0		FPD0069
053	000 0000	75	DC	0		FPD0069
054	000 0000	75	DC	0		FPD0069
055	000 0000	75	DC	0		FPD0069
056	000 0000	75	DC	0		FPD0069
057	000 0000	75	DC	0		FPD0069
058	000 0000	75	DC	0		FPD0069
059	000 0000	75	DC	0		FPD0069
05A	000 0000	75	DC	0		FPD0069
05B	000 0000	75	DC	0		FPD0069
05C	000 0000	75	DC	0		FPD0069
05D	000 0000	75	DC	0		FPD0069
05E	000 0000	75	DC	0		FPD0069
05F	000 0000	75	DC	0		FPD0069
		76	*			FPD0070
060	000 0032	77	DC	'32'	STE 60	FPD0071
061		78	DO	7		FPD0072
061	000 0000	79	DC	0		FPD0073
062	000 0000	79	DC	0		FPD0073
063	000 0000	79	DC	0		FPD0073
064	000 0000	79	DC	0		FPD0073
065	000 0000	79	DC	0		FPD0073
066	000 0000	79	DC	0		FPD0073
067	000 0000	79	DC	0		FPD0073
		80	*			FPD0074
068	000 0006	81	DC	'06'	LE 68	FPD0075
069	000 0012	82	DC	'12'	CE 69	FPD0076
06A	000 0076	83	DC	'76'	AE 6A	FPD0077
06B	000 0076	84	DC	'76'	SE 6B	FPD0078
06C	000 0036	85	DC	'36'	ME 6C	FPD0079
06D	000 0052	86	DC	'52'	DE 6D	FPD0080
06E	000 0000	87	DC	0		FPD0081
06F	000 0000	88	DC	0		FPD0082
		89	*			FPD0083
070		90	IFP	FVERSION&2		FPD0084
070	000 0033	91	DC	'33'	STD 70	FPD0085
		94	ENDC			FPD0088
071	000 0022	95	DC	'22'	STME 71	FPD0089
072	000 001E	96	DC	'1E'	LME 72	FPD0090
073		97	DO	5		FPD0091
073	000 0000	98	DC	0		FPD0092
074	000 0000	98	DC	0		FPD0092
075	000 0000	98	DC	0		FPD0092
076	000 0000	98	DC	0		FPD0092
077	000 0000	98	DC	0		FPD0092







0E3	000 0000	115	DC	0	FPD0109
0E4	000 0000	115	DC	0	FPD0109
0E5	000 0000	115	DC	0	FPD0109
0E6	000 0000	115	DC	0	FPD0109
0E7	000 0000	115	DC	0	FPD0109
0E8	000 0000	115	DC	0	FPD0109
0E9	000 0000	115	DC	0	FPD0109
0EA	000 0000	115	DC	0	FPD0109
0EB	000 0000	115	DC	0	FPD0109
0EC	000 0000	115	DC	0	FPD0109
0ED	000 0000	115	DC	0	FPD0109
0EE	000 0000	115	DC	0	FPD0109
0EF	000 0000	115	DC	0	FPD0109
0F0	000 0000	115	DC	0	FPD0109
0F1	000 0000	115	DC	0	FPD0109
0F2	000 0000	115	DC	0	FPD0109
0F3	000 0000	115	DC	0	FPD0109
0F4	000 0000	115	DC	0	FPD0109
0F5	000 0000	115	DC	0	FPD0109
0F6	000 0000	115	DC	0	FPD0109
0F7	000 0000	115	DC	0	FPD0109
0F8	000 0000	115	DC	0	FPD0109
0F9	000 0000	115	DC	0	FPD0109
0FA	000 0000	115	DC	0	FPD0109
0FB	000 0000	115	DC	0	FPD0109
0FC	000 0000	115	DC	0	FPD0109
0FD	000 0000	115	DC	0	FPD0109
0FE	000 0000	115	DC	0	FPD0109
0FF	000 0000	115	DC	0	FPD0109
		116	*		FPD0110
100		117	END		FPD0111

!! ERRORS 1

FVERSION 0003

PR0G= FPPDR0M4 ASSEMBLED BY MICROCAL II (32-BIT)

		1	SCRAT		FPD0001
0004		2	FVERSION EQU 4	F04 : FOR MODEL 7/32 WITH SPFP	FPD0002
		3	NLSTC		FPD0003
		4	SQCHK		FPD0004
		5	*		FPD0005
		6	* COPYRIGHT INTERDATA INC. NOVEMBER 1976		FPD0006
		7	*		FPD0007
		8	* DHEMA MAHAJAN		FPD0008
		9	*		FPD0009
		10	PARTS 19-188R00F00,19-188R00F00,19-188R00F00 DUMMY PART #		FPD0010
		11	PAPTS 19-188R00F00,19-188R00F00 DUMMY PART #		FPD0011
		12	* THE DATA IS CONTAINED IN THE FOLLOWING 1K (256X4) ROM CHIPS		FPD0012
		13	*		FPD0013
		14	*		FPD0017
		18	ENDC		FPD0021
		22	ENDC		FPD0025
		26	ENDC		FPD0025
000		27	IF7 FVERSION-4		FPD0025
		28	PARTS 19-188R00F20,19-188R00F17		FPD0025
		29	*		FPD0025
		30	ENDC		FPD0026
		31	*		FPD0027
		32	*		FPD0028
000		33	DO 40		FPD0029
000	000 0000	34	DC 0		FPD0029
001	000 0000	34	DC 0		FPD0029
002	000 0000	34	DC 0		FPD0029
003	000 0000	34	DC 0		FPD0029
004	000 0000	34	DC 0		FPD0029
005	000 0000	34	DC 0		FPD0029
006	000 0000	34	DC 0		FPD0029
007	000 0000	34	DC 0		FPD0029
008	000 0000	34	DC 0		FPD0029
009	000 0000	34	DC 0		FPD0029
00A	000 0000	34	DC 0		FPD0029
00B	000 0000	34	DC 0		FPD0029
00C	000 0000	34	DC 0		FPD0029
00D	000 0000	34	DC 0		FPD0029
00E	000 0000	34	DC 0		FPD0029
00F	000 0000	34	DC 0		FPD0029
010	000 0000	34	DC 0		FPD0029
011	000 0000	34	DC 0		FPD0029
012	000 0000	34	DC 0		FPD0029
013	000 0000	34	DC 0		FPD0029
014	000 0000	34	DC 0		FPD0029
015	000 0000	34	DC 0		FPD0029
016	000 0000	34	DC 0		FPD0029
017	000 0000	34	DC 0		FPD0029
018	000 0000	34	DC 0		FPD0029
019	000 0000	34	DC 0		FPD0029
01A	000 0000	34	DC 0		FPD0029
01B	000 0000	34	DC 0		FPD0029
01C	000 0000	34	DC 0		FPD0029
01D	000 0000	34	DC 0		FPD0029

01E	000 0000	34	DC	0				FPD0029
01F	000 0000	34	DC	0				FPD0029
020	000 0000	34	DC	0				FPD0029
021	000 0000	34	DC	0				FPD0029
022	000 0000	34	DC	0				FPD0029
023	000 0000	34	DC	0				FPD0029
024	000 0000	34	DC	0				FPD0029
025	000 0000	34	DC	0				FPD0029
026	000 0000	34	DC	0				FPD0029
027	000 0000	34	DC	0				FPD0029
028	000 0006	35	DC	'06'	LER	28		FPD0030
029	000 0012	36	DC	'12'	CER	29		FPD0031
02A	000 0076	37	DC	'76'	AER	2A		FPD0032
02B	000 0076	38	DC	'76'	SER	2B		FPD0033
02C	000 0036	39	DC	'36'	MER	2C		FPD0034
02D	000 0052	40	DC	'52'	DER	2D		FPD0035
02E		41	IFP	FVERSION-2				FPD0036
02E	000 00A2	42	DC	'A2'	FXR	2E	MODEL 7/32	FPD0037
02F	000 00CE	43	DC	'CE'	FLR	2F	MODEL 7/32	FPD0038
		47	ENDC					FPD0042
030		48	DO	8				FPD0043
030	000 0000	49	DC	0				FPD0044
031	000 0000	49	DC	0				FPD0044
032	000 0000	49	DC	0				FPD0044
033	000 0000	49	DC	0				FPD0044
034	000 0000	49	DC	0				FPD0044
035	000 0000	49	DC	0				FPD0044
036	000 0000	49	DC	0				FPD0044
037	000 0000	49	DC	0				FPD0044
		57	ENDC					FPD0052
		61	ENDC					FPD0056
		65	ENDC					FPD0060
		68	ELSE					FPD0063
038		69	DO	8				FPD0064
038	000 0000	70	DC	0				FPD0065
039	000 0000	70	DC	0				FPD0065
03A	000 0000	70	DC	0				FPD0065
03B	000 0000	70	DC	0				FPD0065
03C	000 0000	70	DC	0				FPD0065
03D	000 0000	70	DC	0				FPD0065
03E	000 0000	70	DC	0				FPD0065
03F	000 0000	70	DC	0				FPD0065
		71	ENDC					FPD0066
		72	*					FPD0067
040		73	DO	32				FPD0068
040	000 0000	74	DC	0				FPD0069
041	000 0000	74	DC	0				FPD0069
042	000 0000	74	DC	0				FPD0069
043	000 0000	74	DC	0				FPD0069
044	000 0000	74	DC	0				FPD0069
045	000 0000	74	DC	0				FPD0069
046	000 0000	74	DC	0				FPD0069
047	000 0000	74	DC	0				FPD0069
048	000 0000	74	DC	0				FPD0069
049	000 0000	74	DC	0				FPD0069
04A	000 0000	74	DC	0				FPD0069

04B	000 0000	74	DC	0		FPD0069
04C	000 0000	74	DC	0		FPD0069
04D	000 0000	74	DC	0		FPD0069
04E	000 0000	74	DC	0		FPD0069
04F	000 0000	74	DC	0		FPD0069
050	000 0000	74	DC	0		FPD0069
051	000 0000	74	DC	0		FPD0069
052	000 0000	74	DC	0		FPD0069
053	000 0000	74	DC	0		FPD0069
054	000 0000	74	DC	0		FPD0069
055	000 0000	74	DC	0		FPD0069
056	000 0000	74	DC	0		FPD0069
057	000 0000	74	DC	0		FPD0069
058	000 0000	74	DC	0		FPD0069
059	000 0000	74	DC	0		FPD0069
05A	000 0000	74	DC	0		FPD0069
05B	000 0000	74	DC	0		FPD0069
05C	000 0000	74	DC	0		FPD0069
05D	000 0000	74	DC	0		FPD0069
05E	000 0000	74	DC	0		FPD0069
05F	000 0000	74	DC	0		FPD0069
		75	*			FPD0070
060	000 0032	76	DC	'32'	STE 60	FPD0071
061		77	DO	7		FPD0072
061	000 0000	78	DC	0		FPD0073
062	000 0000	78	DC	0		FPD0073
063	000 0000	78	DC	0		FPD0073
064	000 0000	78	DC	0		FPD0073
065	000 0000	78	DC	0		FPD0073
066	000 0000	78	DC	0		FPD0073
067	000 0000	78	DC	0		FPD0073
		79	*			FPD0074
068	000 0006	80	DC	'06'	LE 68	FPD0075
069	000 0012	81	DC	'12'	CE 69	FPD0076
06A	000 0076	82	DC	'76'	AE 6A	FPD0077
06B	000 0076	83	DC	'76'	SE 6B	FPD0078
06C	000 0036	84	DC	'36'	ME 6C	FPD0079
06D	000 0052	85	DC	'52'	OE 6D	FPD0080
06E	000 0000	86	DC	0		FPD0081
06F	000 0000	87	DC	0		FPD0082
		88	*			FPD0083
		91	ELSE			FPD0086
		92	DC	0		FPD0087
		93	ENOC			FPD0088
070	000 0000	94	DC	'22'	STME 71	FPD0089
071	000 0022	95	DC	'1E'	LME 72	FPD0090
072	000 001E	96	DO	5		FPD0091
073		97	DC	0		FPD0092
073	000 0000	97	DC	0		FPD0092
074	000 0000	97	DC	0		FPD0092
075	000 0000	97	DC	0		FPD0092
076	000 0000	97	DC	0		FPD0092
077	000 0000	97	DC	0		FPD0092
		98	*			FPD0093
		108	ELSE			FPD0103
078		109	DO	8		FPD0104
078	000 0000	110	DC	0		FPD0105

079	000 0000	110	DC	0	FPD0105
07A	000 0000	110	DC	0	FPD0105
07B	000 0000	110	DC	0	FPD0105
07C	000 0000	110	DC	0	FPD0105
07D	000 0000	110	DC	0	FPD0105
07E	000 0000	110	DC	0	FPD0105
07F	000 0000	110	DC	0	FPD0105
		111	ENDC		FPD0106
		112	*		FPD0107
080		113	DO	128	FPD0108
080	000 0000	114	DC	0	FPD0109
081	000 0000	114	DC	0	FPD0109
082	000 0000	114	DC	0	FPD0109
083	000 0000	114	DC	0	FPD0109
084	000 0000	114	DC	0	FPD0109
085	000 0000	114	DC	0	FPD0109
086	000 0000	114	DC	0	FPD0109
087	000 0000	114	DC	0	FPD0109
088	000 0000	114	DC	0	FPD0109
089	000 0000	114	DC	0	FPD0109
08A	000 0000	114	DC	0	FPD0109
08B	000 0000	114	DC	0	FPD0109
08C	000 0000	114	DC	0	FPD0109
08D	000 0000	114	DC	0	FPD0109
08E	000 0000	114	DC	0	FPD0109
08F	000 0000	114	DC	0	FPD0109
090	000 0000	114	DC	0	FPD0109
091	000 0000	114	DC	0	FPD0109
092	000 0000	114	DC	0	FPD0109
093	000 0000	114	DC	0	FPD0109
094	000 0000	114	DC	0	FPD0109
095	000 0000	114	DC	0	FPD0109
096	000 0000	114	DC	0	FPD0109
097	000 0000	114	DC	0	FPD0109
098	000 0000	114	DC	0	FPD0109
099	000 0000	114	DC	0	FPD0109
09A	000 0000	114	DC	0	FPD0109
09B	000 0000	114	DC	0	FPD0109
09C	000 0000	114	DC	0	FPD0109
09D	000 0000	114	DC	0	FPD0109
09E	000 0000	114	DC	0	FPD0109
09F	000 0000	114	DC	0	FPD0109
0A0	000 0000	114	DC	0	FPD0109
0A1	000 0000	114	DC	0	FPD0109
0A2	000 0000	114	DC	0	FPD0109
0A3	000 0000	114	DC	0	FPD0109
0A4	000 0000	114	DC	0	FPD0109
0A5	000 0000	114	DC	0	FPD0109
0A6	000 0000	114	DC	0	FPD0109
0A7	000 0000	114	DC	0	FPD0109
0A8	000 0000	114	DC	0	FPD0109
0A9	000 0000	114	DC	0	FPD0109
0AA	000 0000	114	DC	0	FPD0109
0AB	000 0000	114	DC	0	FPD0109
0AC	000 0000	114	DC	0	FPD0109
0AD	000 0000	114	DC	0	FPD0109

0AE	000 0000	114	DC	0	FPD0109
0AF	000 0000	114	DC	0	FPD0109
0B0	000 0000	114	DC	0	FPD0109
0B1	000 0000	114	DC	0	FPD0109
0B2	000 0000	114	DC	0	FPD0109
0B3	000 0000	114	DC	0	FPD0109
0B4	000 0000	114	DC	0	FPD0109
0B5	000 0000	114	DC	0	FPD0109
0B6	000 0000	114	DC	0	FPD0109
0B7	000 0000	114	DC	0	FPD0109
0B8	000 0000	114	DC	0	FPD0109
0B9	000 0000	114	DC	0	FPD0109
0BA	000 0000	114	DC	0	FPD0109
0BB	000 0000	114	DC	0	FPD0109
0BC	000 0000	114	DC	0	FPD0109
0BD	000 0000	114	DC	0	FPD0109
0BE	000 0000	114	DC	0	FPD0109
0BF	000 0000	114	DC	0	FPD0109
0C0	000 0000	114	DC	0	FPD0109
0C1	000 0000	114	DC	0	FPD0109
0C2	000 0000	114	DC	0	FPD0109
0C3	000 0000	114	DC	0	FPD0109
0C4	000 0000	114	DC	0	FPD0109
0C5	000 0000	114	DC	0	FPD0109
0C6	000 0000	114	DC	0	FPD0109
0C7	000 0000	114	DC	0	FPD0109
0C8	000 0000	114	DC	0	FPD0109
0C9	000 0000	114	DC	0	FPD0109
0CA	000 0000	114	DC	0	FPD0109
0CB	000 0000	114	DC	0	FPD0109
0CC	000 0000	114	DC	0	FPD0109
0CD	000 0000	114	DC	0	FPD0109
0CE	000 0000	114	DC	0	FPD0109
0CF	000 0000	114	DC	0	FPD0109
0D0	000 0000	114	DC	0	FPD0109
0D1	000 0000	114	DC	0	FPD0109
0D2	000 0000	114	DC	0	FPD0109
0D3	000 0000	114	DC	0	FPD0109
0D4	000 0000	114	DC	0	FPD0109
0D5	000 0000	114	DC	0	FPD0109
0D6	000 0000	114	DC	0	FPD0109
0D7	000 0000	114	DC	0	FPD0109
0D8	000 0000	114	DC	0	FPD0109
0D9	000 0000	114	DC	0	FPD0109
0DA	000 0000	114	DC	0	FPD0109
0DB	000 0000	114	DC	0	FPD0109
0DC	000 0000	114	DC	0	FPD0109
0DD	000 0000	114	DC	0	FPD0109
0DE	000 0000	114	DC	0	FPD0109
0DF	000 0000	114	DC	0	FPD0109
0E0	000 0000	114	DC	0	FPD0109
0E1	000 0000	114	DC	0	FPD0109
0E2	000 0000	114	DC	0	FPD0109
0E3	000 0000	114	DC	0	FPD0109
0E4	000 0000	114	DC	0	FPD0109
0E5	000 0000	114	DC	0	FPD0109





FLOATING POINT PROCFSSOR DR0M 05-067F04R00A13

PAGE 7

NO ERRORS

FVERSION 0004

**INTERDATA**

100 Corporation, New Jersey 07157

CON	CABLE CONNECTOR MAP		BACK PANEL MAP		CON	BACK PANEL MAP		CON
	TERM. NO.	ROW	TERM. NO.	ROW		TERM. NO.	ROW	
5	18				41	FS	END	41
	18		FS	END	40	END	END	40
	14				39			39
	13				38			38
	12				36			36
	11				35	MD130	MD140	35
	10				34	MD090	MD100	34
	09				33	MD020	MD080	33
	08				32	MD050	MD060	32
	07				31	MD030	MD040	31
	06				30	MD010	MD020	30
	04				29		MD000	29
	03				28			28
	01				27			27
	00				26	SCLED		26
					24	FDCKIO		24
					23	TABLK0		23
					22	SYND		22
					21	BACKO	TRCKO	21
					20			20
				19			19	
				18	D140	D130	18	
				17	D120	D110	17	
				16	D100	D090	16	
				15	D080	D070	15	
				14	D060	D050	14	
				13	D040	D030	13	
				12	D020	D010	12	
				11	D000		11	
				09			09	
				08			08	
				07			07	
				06			06	
				05			05	
				04			04	
				03			03	
				02			02	
				01			01	
				00			00	
				41	FS	END	41	
				40	END	END	40	
				39			39	
				38			38	
				37			37	
				36			36	
				35			35	
				34			34	
				33	EDR00/EDN10	MD01/MD020	33	
				32			32	
				31			31	
				30			30	
				29			29	
				28			28	
				27			27	
				26			26	
				25			25	
				24			24	
				23			23	
				22			22	
				21			21	
				20			20	
				19			19	
				18			18	
				17			17	
				16			16	
				15			15	
				14			14	
				13			13	
				12			12	
				11			11	
				10			10	
				09			09	
				08			08	
				07			07	
				06			06	
				05			05	
				04			04	
				03			03	
				02			02	
				01			01	
				00			00	
				41	FS	END	41	
				40	END	END	40	
				39			39	
				38			38	
				37			37	
				36			36	
				35			35	
				34			34	
				33			33	
				32			32	
				31			31	
				30			30	
				29			29	
				28			28	
				27			27	
				26			26	
				25			25	
				24			24	
				23			23	
				22			22	
				21			21	
				20			20	
				19			19	
				18			18	
				17			17	
				16			16	
				15			15	
				14			14	
				13			13	
				12			12	
				11			11	
				10			10	
				09			09	
				08			08	
				07			07	
				06			06	
				05			05	
				04			04	
				03			03	
				02			02	
				01			01	
				00			00	

**REVISIONS**  
 108-3 WAS WRITTEN, REVISED  
 SNTS 7, 8, 9, 10, 13, 16, 17, 18, 20  
 AND 21; RELEASED AS ROI.  
 GPH [3382] [1-6-77] [ROI]

**RELEASED FOR PRODUCTION**  
 ENC. 208 DATE 3/10/77

REVISED SNTS 3, 7,  
 14-22  
 AREA 5 A & 8 A 35-632 FOI  
 - FO3 WAS RO2  
 ADDED 35-632FO4

REVISED SNTS 1, 14, 15, 17  
 & 21. 35-632FOI-FO3 WAS RO2  
 35-632FO4 WAS ROO.

REVISED SNTS 17, 18, 21  
 35-632 FOI-FO3 WERE  
 FOR WAS REL  
 ADDED 1520 1/A  
 MANUALLY TABLE

REVISED SNT 19  
 35-632 FOI-FO3 WERE  
 RO2, FOR WAS RO2.

TEST AID CONNECTOR  
 LOCATED ON FPP-A (35-632) ONLY

LOCATED ON BOTH THE  
 35-632 & 35-633 BOARD

35-632 FO4	RO3	3,714 THRU 22
35-632 FO3	RO6	3,714 THRU 22
35-633 FO2	EO1	3 THRU 13
35-633 FO1	RO2	3 THRU 13
35-632 FO2	RO6	3,714 THRU 22
35-632 FO1	RO6	3,714 THRU 22

BOARD REV LEVEL SCHEMATIC SHEETS

BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL	COVERED BY THE FOLLOWING SHEETS OF THIS DOCUMENT
---	--

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

35-633  
 FPP-B BOARD

35-632  
 FPP-A BOARD

USED IN MANUAL  
 29-568

SHEET INDEX	REV SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
-------------	-----------	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----


NOTES  
 1. ALL RESISTORS ARE 1/4 W 5%

SCHEMATIC  
 FLOATING POINT  
 PRECESSOR

V. PEER  
 E. CERO  
 R.A. BACER  
 D. FAYENBERGER

11-9-76  
 3-4-77  
 2-4-77  
 03862  
 MR. 2-24-77

02-43862081-22





FLOATING POINT PROCESSOR BLOCK DIAGRAM

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLY EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

SCALE	NAME	TITLE	DATE
	V. PERET		11-8-76
DESIGNED BY		CHK	
BY		ENGR	
APPROVED BY			
DATE			
NO. 03862			
REV. 02-489			
			2-

REVISIONS

REVISIONS	
AREA 33 ADDED FOR 70.	
NOTES	
16-12-77	Box



P10 35-632 FPP-A BOARD | P10 35-633 FPP-B BOARD

NOTES  
 ALL COMPONENTS ON THIS SHEET  
 ARE LOCATED ON 35-632 F01, F02, F03, F04  
 35-633 F01, F02

SCALE	NAME	TITLE	DATE	TITLE
1:1	CHK			
1:1	ENGR			
1:1				
1:1				
1:1				

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF SUPPORTING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED


5010-101-01







REVISIONS		
ADDED R16, C63, R132		
C60		
17-77 R01		
AREA B'S ADDED FOR		
TO NOTES		
10-16-77	R02	



P/O 35-632 FPP-A BOARD

P/O 35-633 FPP-B BOARD

NOTES: ALL COMPONENTS ON THIS SHEET ARE LOCATED ON 35-632 FO1, FO2, FO3, FO4, 35-633 FO1, FO2


TITLE				
SCALE -	NAME	TITLE	DATE	TITLE
1:1				
DATE	CHKD			
ENGR				
P/O 35-632 02-4-79 R0200				SHEET 01 OF 01

DRAWING 64-331 2-6-68



REVISIONS

ADDED R15, C62
1-7-77 ROV




NOTES  
ALL COMPONENTS ON THIS SHEET ARE  
LOCATED ON 35-633FO1, F02

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTENANCE AND REPAIR OF INTERDATA EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE-	NAME	TITLE	DATE	TITLE
		DRFT		
		CHK		
		ENGR		

03862  
02-4497008  
8

REVISIONS	
ADDED R14 & C61	
3	7-77/ROJ




**NOTES:**  
 1. FOR SP STRAP 4, J, L AN TO E.  
 2. APPARATUS MARKED WITH AN ASTERISK ARE REMOVED FOR SPER OPTION.  
 3. ALL COMPONENTS LOCATED ON THIS SHEET ARE LOCATED ON 35-633 F01-F03

SCALE	NAME	TITLE	DATE	TITLE
		DRAWN		
		CHK		
		ENGR		
0366 02-04-77/ROJ				SHEET 9-

THIS INFORMATION IS PROPRIETARY AND IS LOANED BY INTERDATA FOR THE SOLE PURPOSE OF MANUFACTURING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED


REVISIONS	
ADDED R12 & C59	
1-7-77	101



NOTES:  
1. APPARATUS MARKED WITH AN ASTERISK  
ARE REQUIRED FOR SPEC OPTION  
2. ALL COMPONENTS ON THIS SHEET ARE LOCATED  
ON 35-633 F01 F02

SCALE	NAME	TITLE	DATE	TITLE

10-03062  
10-02-449/RYD00/10



REVISIONS

THIS INFORMATION IS PROPRIETARY AND IS REPRODUCED BY INTERDATA FOR THE SOLE PURPOSE OF REPAIR AND MAINTENANCE. IT SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.


**NOTES**  
ALL COMPONENTS ON THIS SHEET ARE LOCATED ON 35-633F01, F02

SCALE	NAME	TITLE	DATE	TITLE
1:1	DRIFT			
1:1	CHK			
1:1	ENGR			
02-2822 02-449				SHEET 11-

DRAWING 44-131-1000



REVISONS	
ADDED R17 & C64	
	1-7-77/ROI



NOTES.  
ALL COMPONENTS ON THIS SHEET ARE LOCATED  
ON 35-633F01.F02


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF REPAIR, MAINTENANCE AND SUPPORT OF EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE-	NAME	TITLE	DATE	TITLE
DATE:	BY:	CHK:		
DESIGNED BY:	APP'D:	ENGR:		
				DRAWING NO. 23862 SHEET NO. 13 OF 13 02-6474408-13

**REVISIONS**

AACR47: 276, 234  
RELATED CIRCUITRY  
WAS NOT SPEC'D.  
A31-02 WAS TO MNE.  
YOCCKI.

NO	DATE	BY	REASON
1	10-28-77	101	AREA B & C SLED, 18N2 WAS RM(18) PS.
2	11-17-77	102	AREA CS ADDED FOR TO NOTES.
3	12-17-77	102	AREA U7: A31 (19-07) WAS A41 (19-155).
4	12-21-77	103	




**NOTES:**  
ALL COMPONENTS ON THIS SHEET ARE  
LOCATED ON 35-632F01, F02, F03 & F04

SCALE	NAME	TITLE	DATE	TITLE
1:1				
1:2				
1:3				
1:4				
1:5				
1:6				
1:7				
1:8				
1:9				
1:10				
1:11				
1:12				
1:13				
1:14				
1:15				

NO. 03462 PART OF  
35-632F01-14

PART NO.	IC LOCATION
35-632 F01	19-088F18 19-088F17
35-632 F02	19-088F19 19-088F20
35-632 F03	19-088F19 19-088F17
35-632 F04	19-188F18 19-188F20

REVISIONS	
AREA M7, A38 WAS SPEC'D A5 A 19-154	
021 020231 13-27 180	
AREA A1, B11 C1 ADDED 35-632 F04 IC LOC ADDED FOR NOTE	
74 12 13 2 4 9 1 6 2 7 1 2 2 2	
AREA N1: IDLE 2 SHL LOC.	
7CB WAS "SRAR" SHL LOC. 2113	
74 1 2 7 1 2 4 5 6 1 1 2 2 1 7 7 1 2 0 3	



NOTES:  
ALL COMPONENTS ON THIS SHEET ARE LOCATED ON 35-632 F01, F02, F03, F04


SCALE-	NAME	TITLE	DATE	TITLE
1:1		DRAFT		
1:1		CHK		
1:1		ENR		

15-03062 15-03-089800015

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF IDENTIFICATION AND CROSS REFERENCE TO SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED







**REVISIONS**

REV	DATE	BY
1	1-7-77	ARI
2	1-7-77	ARI
3	1-7-77	ARI

AREA D2 A16-05&12 WERE TIED TOGETHER, AREA A9 ADDED A35 & C78 ANALOG TIME WAS 1.1

AREA A11 DELETED CROSS-REF 1977 FROM LDIRO.

AREA A3: A31 PIN 10 ADDED SCNTCLK1, A77, ADDED PARTIAL AREA A75 A110 PIN'S ADDED SCNTCLK1, A3 ALSO A110 PIN 10 WAS TIED TO A110 PIN 12

AREA A8: A87-08 WAS N.C.

EXTENSIVE REVISIONS FOR PREVIOUS LEVELS. SEE ANALOGICAL COPY.

**NOTES**  
ALL COMPONENTS ON THIS SHEET ARE LOCATED ON 35-632 FD1, FD2, FD3, FD4


SCALE	NAME	TITLE	DATE	TITLE
		DRAFT		
		CHK		
		ENGR		

35662 SHEET 07  
02-049 ASD0817

This information is proprietary and is supplied by INTERDATA for the sole purpose of maintaining and using INTERDATA hardware equipment and shall not be used for any other purpose unless specifically indicated.

**REVISIONS**

NO.	DATE	BY	REASON
AREA 02 ADDED C79			AREA B1, A12-04 & 05 WERE NC
A12-04 & 05 WERE NC	1-2-77	1	AREA 02 ADDED C79
SCLROA ADDED 19A6			ADDED PCA TO NOTE
AREA 03 DESIG 17A2			AREA 03 DESIG 17A2
AREA 04 DESIG 17A2			AREA 04 DESIG 17A2
AREA 05 DESIG 17A2			AREA 05 DESIG 17A2
AREA 06 DESIG 17A2			AREA 06 DESIG 17A2
AREA 07 DESIG 17A2			AREA 07 DESIG 17A2
AREA 08 DESIG 17A2			AREA 08 DESIG 17A2
AREA 09 DESIG 17A2			AREA 09 DESIG 17A2
AREA 10 DESIG 17A2			AREA 10 DESIG 17A2
AREA 11 DESIG 17A2			AREA 11 DESIG 17A2
AREA 12 DESIG 17A2			AREA 12 DESIG 17A2
AREA 13 DESIG 17A2			AREA 13 DESIG 17A2
AREA 14 DESIG 17A2			AREA 14 DESIG 17A2
AREA 15 DESIG 17A2			AREA 15 DESIG 17A2
AREA 16 DESIG 17A2			AREA 16 DESIG 17A2
AREA 17 DESIG 17A2			AREA 17 DESIG 17A2
AREA 18 DESIG 17A2			AREA 18 DESIG 17A2
AREA 19 DESIG 17A2			AREA 19 DESIG 17A2
AREA 20 DESIG 17A2			AREA 20 DESIG 17A2
AREA 21 DESIG 17A2			AREA 21 DESIG 17A2
AREA 22 DESIG 17A2			AREA 22 DESIG 17A2
AREA 23 DESIG 17A2			AREA 23 DESIG 17A2
AREA 24 DESIG 17A2			AREA 24 DESIG 17A2
AREA 25 DESIG 17A2			AREA 25 DESIG 17A2
AREA 26 DESIG 17A2			AREA 26 DESIG 17A2
AREA 27 DESIG 17A2			AREA 27 DESIG 17A2
AREA 28 DESIG 17A2			AREA 28 DESIG 17A2
AREA 29 DESIG 17A2			AREA 29 DESIG 17A2
AREA 30 DESIG 17A2			AREA 30 DESIG 17A2
AREA 31 DESIG 17A2			AREA 31 DESIG 17A2
AREA 32 DESIG 17A2			AREA 32 DESIG 17A2
AREA 33 DESIG 17A2			AREA 33 DESIG 17A2
AREA 34 DESIG 17A2			AREA 34 DESIG 17A2
AREA 35 DESIG 17A2			AREA 35 DESIG 17A2
AREA 36 DESIG 17A2			AREA 36 DESIG 17A2
AREA 37 DESIG 17A2			AREA 37 DESIG 17A2
AREA 38 DESIG 17A2			AREA 38 DESIG 17A2
AREA 39 DESIG 17A2			AREA 39 DESIG 17A2
AREA 40 DESIG 17A2			AREA 40 DESIG 17A2
AREA 41 DESIG 17A2			AREA 41 DESIG 17A2
AREA 42 DESIG 17A2			AREA 42 DESIG 17A2
AREA 43 DESIG 17A2			AREA 43 DESIG 17A2
AREA 44 DESIG 17A2			AREA 44 DESIG 17A2
AREA 45 DESIG 17A2			AREA 45 DESIG 17A2
AREA 46 DESIG 17A2			AREA 46 DESIG 17A2
AREA 47 DESIG 17A2			AREA 47 DESIG 17A2
AREA 48 DESIG 17A2			AREA 48 DESIG 17A2
AREA 49 DESIG 17A2			AREA 49 DESIG 17A2
AREA 50 DESIG 17A2			AREA 50 DESIG 17A2
AREA 51 DESIG 17A2			AREA 51 DESIG 17A2
AREA 52 DESIG 17A2			AREA 52 DESIG 17A2
AREA 53 DESIG 17A2			AREA 53 DESIG 17A2
AREA 54 DESIG 17A2			AREA 54 DESIG 17A2
AREA 55 DESIG 17A2			AREA 55 DESIG 17A2
AREA 56 DESIG 17A2			AREA 56 DESIG 17A2
AREA 57 DESIG 17A2			AREA 57 DESIG 17A2
AREA 58 DESIG 17A2			AREA 58 DESIG 17A2
AREA 59 DESIG 17A2			AREA 59 DESIG 17A2
AREA 60 DESIG 17A2			AREA 60 DESIG 17A2
AREA 61 DESIG 17A2			AREA 61 DESIG 17A2
AREA 62 DESIG 17A2			AREA 62 DESIG 17A2
AREA 63 DESIG 17A2			AREA 63 DESIG 17A2
AREA 64 DESIG 17A2			AREA 64 DESIG 17A2
AREA 65 DESIG 17A2			AREA 65 DESIG 17A2
AREA 66 DESIG 17A2			AREA 66 DESIG 17A2
AREA 67 DESIG 17A2			AREA 67 DESIG 17A2
AREA 68 DESIG 17A2			AREA 68 DESIG 17A2
AREA 69 DESIG 17A2			AREA 69 DESIG 17A2
AREA 70 DESIG 17A2			AREA 70 DESIG 17A2
AREA 71 DESIG 17A2			AREA 71 DESIG 17A2
AREA 72 DESIG 17A2			AREA 72 DESIG 17A2
AREA 73 DESIG 17A2			AREA 73 DESIG 17A2
AREA 74 DESIG 17A2			AREA 74 DESIG 17A2
AREA 75 DESIG 17A2			AREA 75 DESIG 17A2
AREA 76 DESIG 17A2			AREA 76 DESIG 17A2
AREA 77 DESIG 17A2			AREA 77 DESIG 17A2
AREA 78 DESIG 17A2			AREA 78 DESIG 17A2
AREA 79 DESIG 17A2			AREA 79 DESIG 17A2
AREA 80 DESIG 17A2			AREA 80 DESIG 17A2
AREA 81 DESIG 17A2			AREA 81 DESIG 17A2
AREA 82 DESIG 17A2			AREA 82 DESIG 17A2
AREA 83 DESIG 17A2			AREA 83 DESIG 17A2
AREA 84 DESIG 17A2			AREA 84 DESIG 17A2
AREA 85 DESIG 17A2			AREA 85 DESIG 17A2
AREA 86 DESIG 17A2			AREA 86 DESIG 17A2
AREA 87 DESIG 17A2			AREA 87 DESIG 17A2
AREA 88 DESIG 17A2			AREA 88 DESIG 17A2
AREA 89 DESIG 17A2			AREA 89 DESIG 17A2
AREA 90 DESIG 17A2			AREA 90 DESIG 17A2
AREA 91 DESIG 17A2			AREA 91 DESIG 17A2
AREA 92 DESIG 17A2			AREA 92 DESIG 17A2
AREA 93 DESIG 17A2			AREA 93 DESIG 17A2
AREA 94 DESIG 17A2			AREA 94 DESIG 17A2
AREA 95 DESIG 17A2			AREA 95 DESIG 17A2
AREA 96 DESIG 17A2			AREA 96 DESIG 17A2
AREA 97 DESIG 17A2			AREA 97 DESIG 17A2
AREA 98 DESIG 17A2			AREA 98 DESIG 17A2
AREA 99 DESIG 17A2			AREA 99 DESIG 17A2
AREA 100 DESIG 17A2			AREA 100 DESIG 17A2



NOTES  
ALL COMPONENTS ON THIS SHEET ARE  
LOCATED ON 35-632 F01, F02, F03, F04


SCALE	NAME	TITLE	DATE
	W.C. SCHUBERT		
	CHK		
	ENGR		
100-0566			
100-497000			

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTENANCE AND REPAIR. IT SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.




REVISIONS

NO.	DESCRIPTION	DATE	BY
1	AREA D9 'X40' WAS 'X'	1-7-77	ROJ
2	AREA D9 D3206 A38 WAS SPEC'D AS A		
3	AREA D9 D3206 A38 WAS SPEC'D AS A		
4	AREA D9 D3206 A38 WAS SPEC'D AS A		
5	ADDED FO4 TO NOTE		
6	AREA D9 D3206 A38 WAS SPEC'D AS A		
7	AREA D9 D3206 A38 WAS SPEC'D AS A		



NOTES  
ALL COMPONENTS ON THIS SHEET ARE  
LOCATED ON 35-632 FO1, FO2, FO3, FO4



DECOUPLING CAPACITORS

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF  
REPAIRING AND USING INTERDATA EQUIPMENT.  
EQUIPMENT AND SHALL NOT BE USED FOR ANY  
OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.


SCALE	NAME	TITLE	DATE	TITLE
1:1	ROJ	DRAFT		
1:1		CHK		
1:1		ENR		
1:1		DRG		
1:1				
1:1				
1:1				
1:1				
1:1				
1:1				

35-632-20



REVISIONS

AREA 06, 193, 195	1971
SPEC'D AS TO 19-134	
03 10-26-71	13-2-77 1807
AREA CS ADDED FOR	
TO NOTES	
04 11-13-77	14-16-77 1802




NOTE 5  
ALL COMPONENTS ON THIS SHEET ARE  
LOCATED ON 35-632 F01, F02, F03 & F04

SCALE-	NAME	TITLE	DATE	TITLE
1:1	CHK			
1:1	CHK			
1:1	ENGR			
1:1				
1:1				
1:1				

FORM 03362 SHEET 02-44902008-22


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF REPAIRING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

137	125
138	126
139	127



REVISIONS	
1	ISSUED FOR PRODUCTION
2	REVISED TO SHOW CHANGES TO THE DRAWING
3	REVISED TO SHOW CHANGES TO THE DRAWING
4	REVISED TO SHOW CHANGES TO THE DRAWING
5	REVISED TO SHOW CHANGES TO THE DRAWING
6	REVISED TO SHOW CHANGES TO THE DRAWING
7	REVISED TO SHOW CHANGES TO THE DRAWING
8	REVISED TO SHOW CHANGES TO THE DRAWING
9	REVISED TO SHOW CHANGES TO THE DRAWING
10	REVISED TO SHOW CHANGES TO THE DRAWING
11	REVISED TO SHOW CHANGES TO THE DRAWING
12	REVISED TO SHOW CHANGES TO THE DRAWING
13	REVISED TO SHOW CHANGES TO THE DRAWING
14	REVISED TO SHOW CHANGES TO THE DRAWING
15	REVISED TO SHOW CHANGES TO THE DRAWING
16	REVISED TO SHOW CHANGES TO THE DRAWING
17	REVISED TO SHOW CHANGES TO THE DRAWING
18	REVISED TO SHOW CHANGES TO THE DRAWING
19	REVISED TO SHOW CHANGES TO THE DRAWING
20	REVISED TO SHOW CHANGES TO THE DRAWING
21	REVISED TO SHOW CHANGES TO THE DRAWING
22	REVISED TO SHOW CHANGES TO THE DRAWING
23	REVISED TO SHOW CHANGES TO THE DRAWING
24	REVISED TO SHOW CHANGES TO THE DRAWING
25	REVISED TO SHOW CHANGES TO THE DRAWING
26	REVISED TO SHOW CHANGES TO THE DRAWING
27	REVISED TO SHOW CHANGES TO THE DRAWING
28	REVISED TO SHOW CHANGES TO THE DRAWING
29	REVISED TO SHOW CHANGES TO THE DRAWING
30	REVISED TO SHOW CHANGES TO THE DRAWING
31	REVISED TO SHOW CHANGES TO THE DRAWING
32	REVISED TO SHOW CHANGES TO THE DRAWING
33	REVISED TO SHOW CHANGES TO THE DRAWING
34	REVISED TO SHOW CHANGES TO THE DRAWING
35	REVISED TO SHOW CHANGES TO THE DRAWING
36	REVISED TO SHOW CHANGES TO THE DRAWING
37	REVISED TO SHOW CHANGES TO THE DRAWING
38	REVISED TO SHOW CHANGES TO THE DRAWING
39	REVISED TO SHOW CHANGES TO THE DRAWING
40	REVISED TO SHOW CHANGES TO THE DRAWING
41	REVISED TO SHOW CHANGES TO THE DRAWING
42	REVISED TO SHOW CHANGES TO THE DRAWING
43	REVISED TO SHOW CHANGES TO THE DRAWING
44	REVISED TO SHOW CHANGES TO THE DRAWING
45	REVISED TO SHOW CHANGES TO THE DRAWING
46	REVISED TO SHOW CHANGES TO THE DRAWING
47	REVISED TO SHOW CHANGES TO THE DRAWING
48	REVISED TO SHOW CHANGES TO THE DRAWING
49	REVISED TO SHOW CHANGES TO THE DRAWING
50	REVISED TO SHOW CHANGES TO THE DRAWING
51	REVISED TO SHOW CHANGES TO THE DRAWING
52	REVISED TO SHOW CHANGES TO THE DRAWING
53	REVISED TO SHOW CHANGES TO THE DRAWING
54	REVISED TO SHOW CHANGES TO THE DRAWING
55	REVISED TO SHOW CHANGES TO THE DRAWING
56	REVISED TO SHOW CHANGES TO THE DRAWING
57	REVISED TO SHOW CHANGES TO THE DRAWING
58	REVISED TO SHOW CHANGES TO THE DRAWING
59	REVISED TO SHOW CHANGES TO THE DRAWING
60	REVISED TO SHOW CHANGES TO THE DRAWING
61	REVISED TO SHOW CHANGES TO THE DRAWING
62	REVISED TO SHOW CHANGES TO THE DRAWING
63	REVISED TO SHOW CHANGES TO THE DRAWING
64	REVISED TO SHOW CHANGES TO THE DRAWING
65	REVISED TO SHOW CHANGES TO THE DRAWING
66	REVISED TO SHOW CHANGES TO THE DRAWING
67	REVISED TO SHOW CHANGES TO THE DRAWING
68	REVISED TO SHOW CHANGES TO THE DRAWING
69	REVISED TO SHOW CHANGES TO THE DRAWING
70	REVISED TO SHOW CHANGES TO THE DRAWING
71	REVISED TO SHOW CHANGES TO THE DRAWING
72	REVISED TO SHOW CHANGES TO THE DRAWING
73	REVISED TO SHOW CHANGES TO THE DRAWING
74	REVISED TO SHOW CHANGES TO THE DRAWING
75	REVISED TO SHOW CHANGES TO THE DRAWING
76	REVISED TO SHOW CHANGES TO THE DRAWING
77	REVISED TO SHOW CHANGES TO THE DRAWING
78	REVISED TO SHOW CHANGES TO THE DRAWING
79	REVISED TO SHOW CHANGES TO THE DRAWING
80	REVISED TO SHOW CHANGES TO THE DRAWING
81	REVISED TO SHOW CHANGES TO THE DRAWING
82	REVISED TO SHOW CHANGES TO THE DRAWING
83	REVISED TO SHOW CHANGES TO THE DRAWING
84	REVISED TO SHOW CHANGES TO THE DRAWING
85	REVISED TO SHOW CHANGES TO THE DRAWING
86	REVISED TO SHOW CHANGES TO THE DRAWING
87	REVISED TO SHOW CHANGES TO THE DRAWING
88	REVISED TO SHOW CHANGES TO THE DRAWING
89	REVISED TO SHOW CHANGES TO THE DRAWING
90	REVISED TO SHOW CHANGES TO THE DRAWING
91	REVISED TO SHOW CHANGES TO THE DRAWING
92	REVISED TO SHOW CHANGES TO THE DRAWING
93	REVISED TO SHOW CHANGES TO THE DRAWING
94	REVISED TO SHOW CHANGES TO THE DRAWING
95	REVISED TO SHOW CHANGES TO THE DRAWING
96	REVISED TO SHOW CHANGES TO THE DRAWING
97	REVISED TO SHOW CHANGES TO THE DRAWING
98	REVISED TO SHOW CHANGES TO THE DRAWING
99	REVISED TO SHOW CHANGES TO THE DRAWING
100	REVISED TO SHOW CHANGES TO THE DRAWING

- NOTES:
1. FOR MOUNTING OF STANDARD HARDWARE SEE M-446 D12
  2. BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING
  3. STIFFENER BAR SHALL BE SOLDERED TO GND BUE AT 2 END POINTS CENTER POINT



PARTIAL VIEW A-A

METRIC

COMPONENT	REF DESIGNATION
INTEGRATED CIRCUIT	A100
RESISTOR	R100
CAPACITOR	C100
INDUCTOR	L100
TRANSISTOR	T100
DIODE	D100
RELAY	R100
CONNECTOR	C100
MECHANICAL PART	M100
WELDING POINT	W100
OTHER	O100

THIS DRAWING IS THE PROPERTY OF THE COMPANY AND IS LOANED TO THE USER FOR THE SOLE PURPOSE OF MANUFACTURING THE PARTS SHOWN THEREON. IT IS NOT TO BE REPRODUCED, COPIED, OR USED FOR ANY OTHER PURPOSE WITHOUT SPECIFICALLY INDICATED PERMISSION.





- NOTES:
1. FOR MOUNTING OF STANDARD WIREWOUND RESISTORS USE 1/4" DIA DRILL.
  2. STRIPPER BAR SHALL BE SOLDERED TO BUD AND HAS AT 2 END POINTS A CONICAL POINT.
  3. CONTACTS CLOSEST TO EDGE OF BOARD TO BE REPUT WARMED PRIOR TO SOLDERING.
  4. ITEMS MARKED WITH AN RESISTOR(S) ARE NOT EQUIPPED FOR FDE VARIATION.
  5. ALL DIMENSIONS ARE IN INCHES.

REVISIONS	
REV	DATE
1	1958-06-10
2	1958-06-10
MADE BY: [blank] CHECKED BY: [blank] DESIGNED BY: [blank] DRAWN BY: [blank] APPROVED BY: [blank]	
RELEASED FOR PRODUCTION BY: [blank] DATE: [blank]	



PARTIAL VIEW A-A

STRAPPING OPTIONS	
FOR MOUNTING	A TO B, C TO D, G TO J, J TO L, L TO M, N TO R
FOR REMOVAL	G TO H, J TO K, L TO M, N TO P


COMPONENT	REF DESIGNATION
CAPACITOR	C1 THRU C64
RESISTOR	R1 THRU R75
T.C.	TR1 THRU TR5
FOR FDE VARIATION ONLY	
COMPONENT	REF DESIGNATION
CAPACITOR	C1 THRU C64
RESISTOR	R1 THRU R75
T.C.	TR1 THRU TR5
FOR FDE VARIATION ONLY	

REV	DATE	BY	CHKD	APP'D
1	1958-06-10	[blank]	[blank]	[blank]
2	1958-06-10	[blank]	[blank]	[blank]
3	1958-06-10	[blank]	[blank]	[blank]
4	1958-06-10	[blank]	[blank]	[blank]


LAST STRAP IS NO. 9.









FLOATING POINT PROCESSOR BLOCK DIAGRAM





P/O 35-632 FPP-A BOARD

P/O 35-633 FPP-B BOARD












P/O 35-632 FPP-A BOARD





P/O 35-633 FPP-B BOARD


































Low Data Rate















PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From \_\_\_\_\_ Date \_\_\_\_\_

Title \_\_\_\_\_ Publication Title \_\_\_\_\_

Company \_\_\_\_\_ Publication Number \_\_\_\_\_

Address \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

FOLD

FOLD

Check the appropriate item.

Error Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Addition Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Other Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Explanation:

CUT ALONG LINE

FOLD

FOLD

Fold and Staple  
No postage necessary if mailed in U.S.A.



STAPLE

STAPLE

FOLD

FOLD

**BUSINESS REPLY MAIL**  
 NO POSTAGE NECESSARY IF MAILED IN U.S.A.


POSTAGE WILL BE PAID BY:

 **INTERDATA**<sup>®</sup>

Subsidiary of PERKIN-ELMER  
 Oceanport, New Jersey 07757, U.S.A.

TECH PUBLICATIONS DEPT. MS 322

FIRST CLASS  
 PERMIT No. 22  
 OCEANPORT, N. J.



FOLD

FOLD

STAPLE

STAPLE