

GCW  
7/62

THE  
**TRW-330**  
DIGITAL CONTROL COMPUTER

VOLUME I  
PROGRAMMING MANUAL



**Thompson Ramo Wooldridge Inc.**  
TRW Computers Company *(division)*

8433 FALLBROOK AVENUE • CANOGA PARK, CALIFORNIA

SUMMARY OF COMMANDS AND EXECUTION TIMES

<u>Command</u>	<u>Word Times</u>	<u>Micro-seconds</u>	<u>Command</u>	<u>Word Times</u>	<u>Micro-seconds</u>
Load A	2	266	Shift AB Left Arithmetic/Logical	28*	3724*
Load B	2	266	Shift AB Right Arithmetic/Logical	28	3724*
Load C	2	266	Float Shift A Left Arithmetic	28	3724
Load D	2	266	Float Shift A Left Logical	28	3724
Load Index	2	266	Float Shift A Left Logical Closed	28	3724
Load X	2	266	Float Shift AB Left Arithmetic	28	3724
Store A	2	266	Float Shift AB Left Arithmetic/Logical	28	3724
Store A Repeat	1(X+2)	133 (X+2)	Jump Unconditionally	(OPS-CIS)	(OPS-CIS) 133
Store B	2	266	Jump A Zero	2	266
Store D	2	266	Jump A Negative	2	266
Exchange A and B	2	266	Jump A Low Bit	2	266
Exchange A and C	2	266	Jump Index	2	266
Exchange A and D	2	266	Jump Overflow	2	266
Exchange A and I	2	266	Jump Parity Error	2	266
Replace A With I	2	266	Stop--Jump Resume	*	*
Replace I With A	2	266	Jump Record Address 0	(OPS-CIS)	(OPS-CIS) 133
Exchange A and X	2	266	Jump Record Address 1	(OPS-CIS)	(OPS-CIS) 133
Exchange A and X Low Bits	2	266	Jump Record Address C	(OPS-CIS)	(OPS-CIS) 133
Replace A With X	2	266			
Replace A With X Low Bits	2	266			
Replace X With A	2	266	Block Transfer	*	*
Exchange A and M	2	266	Scan Table Greater Than	*	*
Masked Exchange A and M	2	266	Scan Table Less Than	*	*
Replace A With M	2	266	Scan Table Equal	*	*
Replace M With A	2	266	Scan Table Not Equal	*	*
Exchange A and Q	2	266	Scan Analog	*	*
Replace A With Q	2	266	Scan Digital Input	*	*
Replace Q With A	2	266	Inhibit Interrupt On	2	266
Clear A and B	2	266	Inhibit Interrupt Off	2	266
Complement A	2	266	Set Analog Sequence	2	266
Merge	2	266	Activate Control Signal	2	266
Extract	2	266	Digital Input: Flexowriter	2	266
Reduce Index	2	266	Digital Input: Toggle Switches	2	266
Add	2	266	Digital Input: Teletype Reader	2	266
Subtract	2	266	Digital Input: High-Speed Tape Reader	2	266
Multiply 27	30	3990	Digital Input: Console Switches	2	266
Multiply 21	24	3192	Digital Input: Digitran Switches S26-21	2	266
Multiply 14	21	2793	Digital Input: Digitran Switches S36-31	2	266
Multiply 7	10	1330	Digital Input: Digital Clock	2	266
Divide 27	31	4123	Digital Input: Group Inputs	2	266
Divide 21	25	3325	Digital Output: Flexowriter	2	266
Divide 14	18	2394	Digital Output: Output Buffer	2	266
Divide 7	11	1463	Digital Output: Single-Bit Outputs On	2	266
Square Root	16	2128	Digital Output: Single-Bit Outputs Off	2	266
Shift A Left Arithmetic	28*	3724*	Digital Output: High-Speed Tape Punch	2	266
Shift A Right Arithmetic	28*	3724*	Digital Output: Multibit Output	2	266
Shift A Left Logical	28	3724	Digital Output: Logging Typewriter	2	266
Shift A Right Logical	28	3724			
Shift A Left Logical Closed	28*	3724*			
Shift AB Left Arithmetic	28*	3724*			

\* See tabular listings

TRW-330 Digital Control Computer

VOLUME I

PROGRAMMING MANUAL

(Preliminary)

May 4, 1962

This manual is the property of TRW Computers Company. It is made available to customers, prospective customers, and others, with the express understanding that its contents shall not be released to any third party.



**Thompson Ramo Wooldridge Inc.**  
TRW Computers Company *(division)*

8433 FALLBROOK AVENUE • CANOGA PARK, CALIFORNIA

## TABLE OF CONTENTS

<u>SECTION</u>	<u>TITLE</u>	<u>PAGE</u>
1	Introduction	1-1
2	TRW-330 Characteristics and Capabilities	2-1
3	Memory Organization	3-1
4	Arithmetic and Control Unit	4-1
5	Word Structure and Machine Operation	5-1
6	Computer Control and Maintenance Panel	6-1
7	Programming Particulars	7-1
8	Commands	8-1

## SECTION 1

### INTRODUCTION

#### SCOPE OF THIS MANUAL

This manual provides information essential to a general understanding of the programming characteristics of the TRW-330 digital control computer, particularly those characteristics that are relevant to industrial control applications, for which the TRW-330 has been designed.

In order that this manual may be used as a basic programming handbook for the TRW-330 computer, a detailed breakdown has been included on the computer's flexible instruction repertoire and its various modes of operation.

In some cases, where more detailed information is available in separate manuals, the reader is referred to the place where the detailed information is available.

#### NOTE

It is the intent of this manual to describe every feature available with the TRW-330 computer. Therefore some of the material presented here will probably not be applicable to any given TRW-330 control installation.

## SECTION 2

### TRW-330 CHARACTERISTICS AND CAPABILITIES

#### GENERAL

The TRW-330 is a stored-program, digital control computer designed specifically for real-time industrial control applications. It is a 2's complement binary machine.

The computer is assembled in two or more vertical rack-and-panel cabinets bolted together to form a convenient package. Each cabinet is 84 inches high, 23 inches wide, and 24 inches deep.

The general design features of the TRW-330 computer include the following:

- (a) The circulating registers are completely solid state.
- (b) No vacuum tubes are used in the machine.
- (c) The motor that turns the magnetic drum is an induction type, with excellent starting characteristics and no tendency to "drop out" during line fluctuations.
- (d) The time-of-day clock uses mercury-wetted-contact relays.
- (e) The guarded sections of memory are protected by toggle switches or, where program control of the guard feature is required, by mercury-wetted-contact relays.
- (f) The analog input system can sample sixty points per second using a single amplifier, so that only one amplifier is required for each TRW-330 system. Furthermore, the amplifier used is a solid state type, including the choppers.

#### MEMORY

The memory of the TRW-330 computer is a magnetic drum that rotates at approximately 3540 revolutions per minute. The drum contains from 64 to 1024 tracks of 128 sectors, or words, per track.

Word time for the TRW-330 computer is approximately 133 microseconds. Each drum revolution takes approximately 17 milliseconds.

## DATA AND INSTRUCTION WORDS

Each word in the TRW-330 consists of 28 binary digits, or bits.

The binary information contained in a TRW-330 word may represent numbers, alphabetic codes, control patterns, etc. Such words are called data words.

The binary contents of a word may represent a computer instruction such as add, subtract, jump, etc. These words are called instruction words.

The 28-bit data word consists of a sign bit and 27 magnitude bits.

The 28-bit instruction word contains two fields: a 10-bit command field and a 17 16-bit operand field; <sup>one</sup> two of the bits are not used in an instruction word. The operand field may contain either an operand address (~~address~~) or the operand itself (~~operand~~).

The long word length provides certain inherent advantages: it allows direct addressing of the largest memory the machine can contain; by allowing an operand to be contained within the instruction, memory storage requirements are reduced and the need for accessing such constants is eliminated. This long word also allows rapid manipulation of messages and coded data.

## PARITY CHECKING

Parity is checked on all operations involving memory access.

Each time a word (data or instruction) is stored in memory, a parity bit is generated and stored with the word. Whenever the word is read from memory, another parity bit is generated and compared with the previously stored parity bit. If the parity bits do not agree, a parity error signal is generated.

## DIGITAL INPUT-OUTPUT

The TRW-330 computer can accept on-off signals from external sources, permitting digital inputs from such devices as switches, relays, paper-tape readers, time-of-day clocks, contact closures, etc.

Digital output signals can be applied to external equipment such as electric typewriters, paper-tape punches, relays, solenoids, controllers, etc.

## ANALOG INPUT-OUTPUT

Variable voltages from measuring instruments and transducers can be automatically sampled and converted to digital form by the TRW-330. Up to 1024 of these analog input signals can be converted to their binary equivalents with a full-scale accuracy of 0.1%, and stored on the memory drum automatically.

The results of control calculations, expressed as binary numbers, can be automatically converted into voltages or currents to be applied to transducers or other control devices.

## REGISTERS AND COMMANDS

Several registers, numerous command options, and a number of special commands have been included in the TRW-330 computer to aid programming, increase the effective speed of the machine, and to solve certain problems frequently encountered in industrial control. The standard computer has five registers (B, C, D, I, and X) (in addition to the accumulator A register) that are under the control of the programmer. All of these registers are switchable with the accumulator. Three of these registers (B, C, and D) are addressable, so that their contents can be used as operands. Two of these registers and the accumulator (A, B, and D) are directly storable in the ~~main~~ memory. Some of the registers have special features: one is an index (I) register that can be incremented or decremented by any amount up to  $2^{17}-1$ . The X register functions in a float, or shift and count, command and in scan commands.

A repeat command permits a single word to be recorded in sequential sectors of any track.

Multiply and divide instructions can be performed in quarter-, half-, and three-quarter-length increments, as well as full-length; this makes it possible to match the command length to the word length for these commands, and thus substantially reduce program running time.

An automatic computer stop command is standard.

The ability to mark the current place in the program, branch to a subroutine, execute the subroutine, and subsequently return to the marked place, is standard on the TRW-330.



The block transfer feature is standard on the TRW-330; the block may be any length up to 128 words.

Analog and digital input scan commands and a table search command provide capabilities that are unusual in a drum computer. The analog scan, specially designed for industrial control, allows the program to compare 128 converted analog inputs against upper and lower limits in 34 milliseconds. Digital inputs can be scanned to detect a change from a previously stored image at the rate of one line every ten microseconds.

The table search command permits words recorded on the sectors of one track (comparison track) to be compared with the contents of corresponding sectors of a specified reference track. The search can be made for equality between the comparison word and the reference word, for inequality, for less than, and for greater than. The search is masked by a word loaded into one of the working registers; thus any single bit position, or any combination of bit positions, or entire words may be compared.

During execution of the table search command, the computer sequentially compares each comparison word (results of calculations, inputs, etc.) with its corresponding reference word. When the condition sought for is found, the computer identifies the word, and its location, that satisfies the condition.

For systems entailing heavy logging or tape punching duties, a 512-character output buffer is available to drive logging typewriters, Flexowriters, and/or paper tape punches.

The contents of all computer registers used by the programmer can be displayed on the computer control panel during program execution. Under program control, the contents of any register or memory cell may be typed out on the Flexowriter, or displayed on the operator's console display in modified form.

## INTERRUPT

An interrupt feature of the TRW-330 allows the computer program to be interrupted by a switch closure occurring in circuits external to the computer. Upon receipt of an interrupt signal, the computer automatically stores the address of the next instruction as a re-entry address, and then transfers to the interrupt program. After determining the source and nature of the interrupt and taking responsive action, the computer returns to the master control program and continues at that point where it was interrupted. As many as 112 priority interrupts are available.

## PROGRAMMING SOFTWARE AND MAINTENANCE CHECKING

A library of subroutines and interpretive routines is available to extend the capabilities of the TRW-330 computer to scientific and general-purpose applications.

Generally speaking, anything that helps the programmer also assists the maintenance man. Numerous features built into the TRW-330 for the benefit of the programmer will aid speedy localization of failures. For instance, the block transfer command and the table comparison command (one mode of the scan command), coupled with the parity check, make it possible to quickly localize a memory fault. A toggle switch allows the maintenance engineer to cause the machine to stop at any point, rather than merely record a parity error.

The flexible command structure and memory organization makes it easy to keep certain maintenance programs, such as the utility package, permanently stored in the machine.

Features that reduce human fatigue and assist in checking programs include: (a) the ability to remain seated while stepping through a program; (b) easily read neon bulb displays; (c) only one button need be depressed to step through an instruction; (d) the stop-on-jump switch makes it possible to stop at pre-determined points in the program.

## TYPICAL TRW-330 INSTALLATION

A process control installation by TRW Computers Company consists typically of the TRW-330 digital control computer, its analog input-output subsystem, and one or more optional subsystems depending upon the requirements of the specific installation. These subsystems may include expanded interrupts, priority interrupts, selective analog updating, programmed computer operations checks, digital output buffering to logging typewriters, and paper tape chroma-tograph peak integrators, etc.

## SECTION 3

### MEMORY ORGANIZATION

#### GENERAL

The TRW-330 can address directly as many as 1024 tracks and any one of 128 sectors of each track.

Tracks and sectors are numbered in octal notation. The first track on the memory drum is numbered 000. The last track on the memory drum is numbered 177 for a 128 track drum, 377 for a 256 track drum, 777 for a 512 track drum, and 1777 for a 1024 track drum. Sectors are numbered 000 through 177.

In the following paragraphs, the track numbers reserved for special purposes are listed. In a specific installation, all of these track reservations may not be required. In those cases, the remaining special-purpose tracks may be used for general storage.

#### GENERAL STORAGE

General storage is divided into tracks which are writable under program control, and tracks which are non-writable. Non-writable tracks can be written into by manually throwing a switch during program loading. In general, the control programs are entered into the non-writable tracks to preclude any possibility of these programs becoming inadvertently destroyed during normal operation. Writable tracks provide storage for intermediate solution of programmed computations. The ratio of writable to non-writable tracks will vary from one installation to another, depending upon special requirements. Normally, writable and non-writable tracks are arranged in groups of ~~8~~ 16.

*Addressable*

#### ARITHMETIC REGISTERS

Track numbers 075, 076, and 077 are used to address the B, C, and D arithmetic registers, respectively. Therefore no tracks on the drum correspond to these track addresses. If these track addresses are used, the corresponding arithmetic registers will be addressed.

## LOADER-VERIFIER

Tracks 000 and 001 contain a permanent Loader-<sup>✓</sup>Verifier routine. The programmer cannot write into this track. The Loader-Verifier is used for entering programs into other tracks, for verifying their accuracy, for entering scaled decimal information into the computer to obviate operator conversions, for entering routines at points designated by the computer control panel breakpoint switches, and for other utility purposes.

The use of these tracks is described in Section 13.

## FAST-ACCESS TRACKS

Track addresses 060, 061, 062, and 063 are reserved for temporary storage of fast-access data. Data may be read from or written into these tracks under program control. This information can be accessed in one-fourth the time that data can be accessed on other tracks.

This set of fast-access tracks is actually a single track, of 128 words, with four heads mounted 90 degrees apart. Thus every word on the track can be accessed from any of the four heads, and thus from any of the four track addresses.

Installations requiring 256 words of fast-access data will also have track addresses 054, 055, 056, and 057 reserved for this purpose.

Since each fast-access track uses four track addresses for 128 words, each set reduces the total addressable general storage by three tracks, or 384 words.

## DIGITAL OUTPUT TRACK

Track 072 is reserved for digital output buffering. The use of this track is described in Section 8.

## ANALOG INPUT TRACKS

Tracks 024 and 025 are reserved for analog input data. Tracks 064 and 065 are reserved for analog input control. The use of these tracks is described in Section 9.

## ANALOG OUTPUT TRACK

Track 074 is reserved for analog output buffering. The use of this track is described in Section 10.

## INTERRUPT SYSTEM TRACKS

Tracks 037 and 073 are reserved for entry into and exit from priority interrupt subroutines. Track 037 contains the response routine entry address for each interrupt used in the system. When the computer responds to an interrupt, the address for re-entry into the main program is stored in track 073.

The sectors on these two tracks used for interrupts is equal to the number of interrupt lines designed into the specific system. The remaining sectors on both these tracks may be used for general storage.

The use of the interrupt tracks is described in Section 11.

## SECTION 4

### ARITHMETIC AND CONTROL UNIT

#### GENERAL

The TRW-330 has nine arithmetic and control registers. Six of the registers are available to the programmer; three registers are used for control purposes and are not directly accessible to the programmer.

Three of the program accessible registers, (A, B, and D), are full word length, each containing 28 bits. Two of the registers, (C and I), contain 16 bits each, and one register, (X), contains 8 bits.

Two of the control registers, (N and Y), are 16 bits in length, and one control register, (E), is 8 bits in length.

Associated with the control unit also are three static registers, two indicator flip-flops, and two to eight interrupt registers.

#### ARITHMETIC REGISTERS

##### A REGISTER

The A register, 28 bits long, is the principal arithmetic register. The contents of A can be stored into or loaded from memory. A holds the augend, sum, dividend, quotient, multiplicand, and product of arithmetic operations. It can be shifted left or right, or its contents exchanged with other registers. The contents of A can be examined for zero, less than zero, for odd, or for overflow. Data can be merged into or extracted from A.

##### B REGISTER

The B register, with 28 binary digits, acts as a secondary arithmetic register. It holds the least significant half of the double length product in multiplications, and the remainder in divisions and square roots. The principal function of the B register is to provide temporary storage for intermediate program results. B can be loaded from or stored into memory, exchanged with A, and its contents can be shifted right or left in conjunction with the A register.

The B register is addressable. Its track address is 075.

## C REGISTER

The C register contains 16 binary digits. It can be used as temporary storage. The C register is used in multiply and divide commands, which destroy any previous data in this register. It is also used in jump and search commands. The contents of A and C may be exchanged.

The C register is addressable. Its track address is 076.

## D REGISTER

The D register is a 28-bit register used principally for temporary storage during calculation. D can be loaded from memory, or its contents exchanged with the contents of A.

The D register is addressable. Its track address is 077.

## I REGISTER

The I, or index register, holds 16 binary digits. Its principal purpose is to modify the operand address during the execution of indexed instructions. The I register can be loaded from memory or switched with A. Its contents can be decremented or incremented by any magnitude.

## X REGISTER

The X register is an 8-bit register. It can be loaded from memory or its contents exchanged with the 8 least significant bits of A. The X register is used in shift, scan, and store A repeat commands.

## CONTROL REGISTERS

### N REGISTER

The 16-bit N register is the principal control register of the TRW-330. It is not available to the programmer. In the RESUME-STEP mode of operation, the N register contains the address of the next instruction.

## Y REGISTER

The 16-bit Y register is used for intermediate storage of the operand address, and in the RESUME-STEP mode of operation contains the non-indexed operand address in non-indexed instructions, or the modified operand address in indexed instructions, except in multiply and divide commands. It is not available to the programmer.

## E REGISTER

The 8-bit E register controls the time required to perform commands which take more than one word time to execute.

## STATIC REGISTERS

The three static control registers are those for track address, for command, and for computer state. These registers are not available to the programmer.

## INDICATOR FLIP-FLOPS

The two indicator flip-flops associated with the control register are those for overflow and for parity error.

## INTERRUPT REGISTERS

For those installations of the TRW-330 that include a priority interrupt system, registers for priority determination (masking) and for holding interrupts are included in the arithmetic and control unit. The masking registers are M registers; the holding registers are Q registers. The interrupt registers may be 8-bit, or 16-bit, or 24-bit, or 28-bit registers, as necessary. The minimum priority interrupt system may include only an 8-bit Q register and an 8-bit M register; the maximum interrupt system, to handle 112 interrupt lines, may include four 28-bit Q registers and four 28-bit M registers.

The interrupt registers are described in more detail in Section 11.



## SECTION 5

### WORD STRUCTURE AND MACHINE OPERATION


#### GENERAL

The binary contents of a TRW-330 word may represent numbers, alphabetic codes, control patterns, etc.; these are called data words.

The binary contents of a word may represent a computer instruction such as add, subtract, jump, etc.; these words are called instruction words.

#### DATA WORDS

A data word consists of 28 binary digits, or bits. The first 27 bits represent the magnitude of the number contained in the word. The 28th bit represents the sign of the magnitude. A binary zero in the sign position indicates that the magnitude is positive. A binary one in the sign position indicates that the magnitude is negative.




The relationship between the binary and octal number systems makes it convenient to group the binary contents of a data word into groups of three, starting at the least significant <sup>bit</sup> end of the word. In this manner it is possible to express the number octally. The binary and octal equivalents from zero through seven are tabulated as follows.

BINARY	OCTAL
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

From this tabulation the binary contents of the word illustrated above can be converted to the octal equivalent, 0600000003.

Negative quantities are expressed in 2's complement in the TRW-330 computer. To change the sign of any magnitude (positive to negative, or negative to positive), it is necessary merely to change all ones to zeros and all zeros to ones, (including the sign bit), and add one to the result. Thus, the magnitude of the binary number in the above example can be expressed as a negative binary number as:




The octal equivalent of this number is 1177777775.

The two numbers, 0600000003 and 1177777775, have equal magnitudes although their signs are opposite. Each is expressed as the complement of the other.

### INSTRUCTION WORDS

An instruction word is made up of 28 binary digits divided into two general fields; the operation code (command) field, and the operand address field.



meaningless  
 Spare  
 5 - 2  
 Only for >64K memory

The operation code is contained in the ten high-order bits of the instruction word. The operand address is contained in the 16 low-order bits of the instruction word. The operand address consists of two subfields; the sector address and the track address. Bit position 18 is a spare bit and has no significance in the instruction word. Bit position 17 is used in TRW-330 computers having a memory capacity greater than 64 thousand words to expand the track addresses above 777<sub>8</sub>.

It is convenient to indicate the contents of an instruction word in octal notation. The operation code, the operand track address, and the operand sector address should be converted from binary to octal separately according to their fields. The following example illustrates the binary contents of an instruction word and its octal equivalent.

BINARY	0	000	111	010	00	000	100	101	1	100	001	
	└──────────────────┘					└──────────┘			└──────────┘			
	OP CODE					OPT			OPS			
						└──────────────────────────┘						
	OPA											
OCTAL	0	0	7	2		0	4	5	1	4	1	

In some instructions the contents of the operand address field can be the operand itself rather than the address location of the operand. In this case the octal representation of the operand address is not divided into the sector and track groups as in the example, above, but all 16 bits of the operand address field are converted directly. The following example illustrates the binary and octal equivalent of this type of instruction.


BINARY	0	100	111	010	00	0	001	001	011	100	001
OCTAL	0	4	7	2	-	0	1	1	3	4	1

The octal number 011341, in this case, is the actual operand rather than the address of the operand. The largest octal number which can be contained in the operand address field is 177777. This is equivalent to the decimal number 65,535. Operands which are included in the instruction word are treated as positive numbers by the computer.

## OPERATION CODES

The TRW-330 computer reads instructions from memory and executes them in proper sequence. An instruction consists of an operation code and an operand address. The data in the 16 bit operand address field may be the address of the operand, or, in certain cases, it may be the actual operand. In cases where the command does not require an operand, (shifts, switches, and digital commands), the data in the operand field can modify the command.

The operation code is made up of the ten high-order bits of the instruction word. Bits 20 through 24 make up the basic operation code and the remaining bits act as command modifiers, or tag bits.



## INDEX TAG

Bit 19 is the index tag bit which modifies the operand address of those commands requiring operands or the transfer address of jump commands. The basic operation code together with the index tag bit make up the two least significant octal digits of the operation code. For example, the basic add command is XX70. To index this command it is necessary only to add one to the basic command ( $XX70 + 1 = XX71$ ). All even numbered operation codes are un-indexed. All odd numbered operation codes are indexed.

The true operand address of indexed instructions is the address located in the operand address field less the magnitude present in the index register: OPA-I. Since the index register contains 16 bits, it is capable of modifying either the track address, the sector address, or both. For example, if the apparent address is 042-036, and the contents of I correspond to 001-002, the true operand address of an indexed instruction would be 041-034. Note, however, how the contents of the index register would appear in binary.

	Binary	Octal
Apparent operand address	0001000100011110	042-036
Less contents of I	0000000010000010	001-002
True address of operand	0001000010011100	041-034

Because all 16 bits of I are subtracted from the apparent operand address of an indexed instruction, any number in the sector field of the index register can cause the apparent operand track address to be modified. For example:


	Binary	Octal
Apparent operand address	01000100011010	042-032
Less contents of I	00000001110000	000-160
True address of operand	01000010101010	041-052

### NORMAL OR DELAYED TAG

Tag bit 28 determines the address of the next instruction in relation to either the current instruction or the operand address of the current instruction. A zero in tag bit 28 designates that the instruction operates in the normal mode and that the next instruction address is a function of the current instruction location. A one in tag bit 28 designates that the instruction operates in the delayed mode and that the next instruction address is a function of the operand address. Instructions with the most significant octal digit of the operation code a zero (0XXX), are referred to as normal instructions. Instructions with the most significant octal digit of the operation code a one (1XXX), are referred to as delayed instructions.

### NORMAL MODE OPERATION


The next instruction address (NIA) of a normal mode instruction is always two greater than the current instruction sector (NIA = CIS + 2). If the operand address (OPA) is one greater than the current instruction address, maximum optimization is achieved. The following figure illustrates how normal mode instructions operate. The time required to read and execute any normal mode instruction where the OPA is one greater than CIA, is two word times, or 266 microseconds.



001 = CIA  
 002 = OPA for CIA  
 003 = NIA

The CIA is 001; therefore, the NIA is 003. If the OPA is located in 002, then at the end of word 002, the computer is ready to read the next instruction in 003.

The following figure illustrates the condition where OPA is not one greater than CIA.




After reading the CIA in 001, the computer must wait until sector 004 (OPA) comes under the read head before executing the instruction. Sector 003 (NIA) has already passed under the head and the computer must wait for almost one drum revolution before it will be able to read the next instruction. The interim between the time the instruction in 001 is read and the time the instruction in 003 is read is one drum revolution plus two word times.

In this case, use of a delayed mode instruction would save operating time.

DELAYED MODE OPERATION

The next instruction address (NIA) of a delayed mode instruction is always one greater than the operand address (NIA = OPA + 1). Thus, the use of a delayed instruction in the last example given under Normal Mode Operation would prevent the computer from waiting for almost one drum revolution before reading the next instruction. The following figure illustrates the manner in which a delayed instruction locates the next instruction address.



The next instruction is immediately available to the computer as soon as the current instruction has been executed. Note that whenever the interval between CIA and NIA in either the normal or delayed mode of operation includes the regression of sector 177 to sector 000, the track address of NIA does not change. NIT is always equal to CIT except when the programmer purposely includes a jump instruction.

## OPERAND MODE OPERATION

Instructions which require operands may be modified by tag bit 27. A one bit in bit position 27 uses the data in the operand address field as the operand itself rather than the address of the operand. For example, the instruction "Add, operand mode" appears as

BIN	0	100	110	000	XX	0	000	000	000	000	011
OCT	0	4	6	0		0	0	0	0	0	3

This instruction adds 000003 to the contents of the A register. It does not add the contents of track 000 sector 003.

*Upper Full Mode*  
Five instructions which can be executed in the ~~operand mode~~ *upper full mode* (Load A, Load B, Load D, Merge, and Extract) ~~can be tagged~~ *can be tagged* with bit 26 of the operation code. This permits the 14 least-significant bits of the instruction word to operate on the 14 most-significant bits of the affected registers.

~~The third most significant octal digit of the operation code of operand instructions must be a 4, 5, 6, or 7.~~

The largest integer that may be used as an operand is 65,035<sub>10</sub>, or 177777<sub>8</sub>.

*an upper full mode*  
Operand instructions cannot be indexed, nor is parity checked.

## EXECUTION CODE TAG

Tag bits 25 and 26 are used as modifiers in multiply, divide, scan, shift, store A repeat, and digital commands, and are referred to as execution code bits. Refer to these commands for their specific applications.

## ADDRESSING B, C, AND D REGISTERS

Any command which directly addresses a memory location may also address the B, C, and D registers. The track addresses 075, 076, and 077 are reserved for this purpose. Thus it is possible to use the contents of these three registers as operands. Track addresses 075, 076, and 077 address the B, C, and D registers respectively.

A few examples of the use of these registers are presented below indicating the contents of the pertinent registers before and after the instruction is carried out.

OP CODE	TTT-SSS	BEFORE	AFTER
LOAD A	075-XXX	A = 0770777777 B = 0013000000	A = 0013000000 B = 0013000000
LOAD B	076-072	B = 0770007777 C = 100032	B = 0000100032 C = 100032
ADD	076-XXX	A = 0770707777 C = 100100	A = 0771010077 C = 100100
LOAD X	076-XXX	X = 177 C = 100100	X = 100 C = 100100
REDUCE I	077-XXX	I = 100077 D = 0333000007	I = 100070 D = 0333000007
STORE A	076-XXX	A = 0333366666 C = 005701	A = 0333366666 C = 166666
MERGE	076-XXX	A = 1776000000 C = 000123	A = 1776000123 C = 000123

Note that when loading full length registers from shorter length registers, the remaining bits of the register being loaded are cleared.

The use of a delayed mode instruction, when addressing the B, C, or D register, permits the programmer to arbitrarily determine the location of the next instruction. The location of the next instruction is one greater than the operand sector address. For example, in the Load B instruction above, the next instruction sector address will be 073, (072 + 001 = 073).



## SECTION 6

### COMPUTER CONTROL AND MAINTENANCE PANEL

#### GENERAL

Operating controls and neon indicator lamps are mounted on the TRW-330 computer control panel. These controls and indicators are used primarily by the programmer for entering and debugging programs, and by the maintenance engineer for periodic maintenance tests.

TRW-330 computer control switches are used as an aid to the programmer in loading programs into the computer, and for checking programs for errors.

#### RUN-STOP SWITCH

The RUN-STOP switch is located at the bottom of the computer control panel. During normal computer operation this switch must be in the "RUN" position. When the switch is thrown to the "STOP" position, the computer completes the present instruction and stops its operation before locating the next instruction. When the computer is stopped, the programmer may inspect the contents of the registers and of the control flip-flops. The operation of the RUN-STOP switch is linked with the RESUME-STEP button operation.

#### RESUME-STEP BUTTON

The RESUME-STEP button is used whenever the computer has stopped. Depressing the RESUME-STEP switch causes the computer to locate and perform the next instruction.

#### JUN RUN-STOP SWITCH

During normal computer operation, the JUN RUN-STOP switch must be in the JUN RUN position. When the switch is thrown to the "STOP" position, the computer stops whenever it encounters an unconditional jump instruction. Pushing the RESUME-STEP button will then permit the computer to continue its program until the next unconditional jump is encountered. The programmer will find the use of this switch a convenience in debugging large areas of control programs.

## BREAKPOINT SWITCHES

The 18 toggle switches located in the center of the computer control panel are breakpoint switches. Each switch represents a binary one or zero. A switch in the "up" position represents a binary one. A switch in the "down" position represents a binary zero. Thus, any number from zero to  $2^{18}-1$  may be represented by the breakpoint switches.

The switches are grouped into threes to allow the switches to be set or read in octal notation conveniently. They are also grouped into track and sector fields when addresses are to be formed by the breakpoint switches.

The contents of the breakpoint switches can be entered into the 18 least significant bits of the A register with a digital-input instruction having a track address of 001.

## START SWITCH

When the START button is depressed, the computer is immediately forced to take its next instruction from track 000, sector 000. This location is called the "origin". The permanently recorded jump instruction contained in the origin takes the computer into a short routine to inspect the contents of the breakpoint switches. The configuration of the breakpoint switches then determines the ultimate destination of the computer, whether it is to the load or verify routines, to one of the several utility routines, to the executive program, etc.

## INTERRUPT BUTTON

The INTERRUPT button is an alternative interrupt source for test and maintenance purposes, or for program checkout.

## INDICATORS

TRW-330 indicators are neon lamps located in the control panel and indicate the binary contents of the registers, or the on or off conditions of control flip-flops.

## FLIP-FLOPS REGISTERS SWITCH

The FLIP-FLOPS REGISTERS switch is used to select the source of the information to be displayed by the 28 neon indicators at the top of the computer control panel.

When the switch is in the REGISTERS position, the binary contents of the Y, N, A, B, C, D, I, or X registers may be determined by throwing the REGISTERS switch to the corresponding register position. Binary ones are indicated by the corresponding neon lamp being on. Binary zeros are indicated by the corresponding neon lamp being off.

When the switch is in the FLIP-FLOPS position, each neon indicator corresponds to the state of the flip-flop with which it is associated. Not all indicators are of interest to the programmer, however. The STATE flip-flop indicators (FS1, FS2, and FS3) will be set to State 1 when the computer is stopped. State 1 is indicated by FS3 and FS2 neons off, and FS1 neon on.

The TRACK ADDRESS neons, FT1 through FT10, represent the Track Address of the next instruction when the computer is stopped in State 1. The sector address of the next instruction can be read in the first seven neon indicators marked Sector Address.

The operation code is indicated by the nine neon lamps marked Operation Code. In the STOP condition of State 1, the operation code will be that of the previous instruction.

The FOF neon lamp indicates whether or not an overflow has occurred in the A register, and FP2 neon lamp indicates a parity error has occurred.

The MASTER neon indicator is off during normal computer operation. It is on only when loading programs into those tracks which are otherwise protected.

The WRITE indicators 1, 2, 3, and 4, when lighted, indicate those track groups which are being protected.

## SECTION 7

### PROGRAMMING PARTICULARS

#### GENERAL

The general procedure when writing a program for a digital computer such as the TRW-330 is to consider the program as consisting of three parts: the statement of the problem, the flowgram, and the program listing.

The statement of the problem should detail briefly the problem to be solved or the function to be performed.

The flowgram is a simple outline illustrating the functional steps the computer will follow in solving the problem. The flowgram may be general or detailed, but should provide enough of a transition between the statement of the problem and the actual listing of instructions to make clear the relationship of the one to the other.

A listing of the instructions in detail is made from the flowgram. The listing must be written in a format which is acceptable to the computer, and is usually written in a sequential manner, one instruction following the next in the same way the computer will perform the instructions.

The sample flow conversion program that follows demonstrates the procedure in writing a program as outlined above.

#### SAMPLE FLOW CONVERSION PROGRAM

##### STATEMENT OF PROBLEM

Solve flow calculation  $F = P + R \sqrt{E \frac{S}{T}}$

where:  $E = 100-1000$  at  $2^{-27}$

$S = 2-10$  at  $2^{-4}$

$T = \Delta 00-700$  at  $2^{-12}$

$R = 1000$  at  $2^{-15}$

$P = -100$  at  $2^{-18}$

##### FLOWGRAM

LA-N            S → Req.  
MI-N            SE

$$\begin{array}{l}
 \text{D27N} \quad \frac{SE}{T} \\
 \text{SQ} \quad \sqrt{\frac{SE}{T}} \\
 \text{M27N} \quad R \sqrt{\frac{SE}{T}} \\
 \text{ADN} \quad P + R \sqrt{\frac{SE}{T}}
 \end{array}$$

LISTING

LOCATION	OP CODE	OPERAND	REMARKS
030-000	LA-N 0070	030-001	S at $2^{-4} \rightarrow (A)$
030-002	M14-N 0102	020-003	(S)(E) at $2^{-12} = SE$ at $2^{-18} \rightarrow (A)$
030-023	D27-N 0312	030-024	(A)/T at $2^{-12} = (\frac{SE}{T})$ at $2^{-18}$
030-062	SA-N 0076	077-000	$\rightarrow (D)$ at $2^6$
030-064	SQ-N 0006	077-000	$\sqrt{D} \rightarrow (A)$ at $2^{-3}$
030-104	M27-N 0302	030-105	(R at $2^{-15}$ ) [(A)] $\rightarrow (A)$ at $2^{-18}$
030-142	AD-N 0060	030-143	P at $2^{-18} + R \sqrt{\frac{SE}{T}}$ at $2^{-18}$
030-144	SA-N 0076	030-145	$\rightarrow F$ at $2^{-18}$
030-001	D + 2.0 - 04		S at $2^{-4} = 2.0$
030-024	D + 400.0 - 12		T at $2^{-12} = 400.0$
030-105	D + 1000 - 15		R at $2^{-15} = 1000.0$
030-143	D - 100.0 - 18		P at $2^{-18} = -100.0$

TRW-330 MACHINE LANGUAGE LOADER/VERIFIER

INTRODUCTION

The TRW-330 Machine Language Loader/Verifier is a permanently stored routine designed to perform the following functions:

LOAD a LISTABLE TRW-330 tape containing instructions and constants arranged in the format illustrated.

LOAD a BINARY tape containing 1 to 511 tracks of information.

VERIFY the information punched in either a Listable or Binary tape with the information stored on the drum. When two words do not agree, the memory word and its address are printed. Verifying does not stop when errors are detected.

Generate a CHECK SUM for either the Listable or Binary tape as it is loaded and compare this sum check against ones punched at the end of the Listable tape program or at end of each track on a Binary tape. Loading stops if the two check figures disagree.

NOTE: Whenever loading STOPS, whether it is to indicate check sum failure or simply a normal stop loading, the generated check sum is transferred into the A-Register before the STOP occurs.

The UNIVERSAL BREAKPOINT feature of the Loader/Verifier provides the programmer with easy access to any track and sector on the drum simply by setting the console toggle switches and pressing START.

#### TAPE FORMATS

Listed below are the tape formats acceptable to the Loader/Verifier.

#### Instruction Formats

(a) Normal or Delayed Mode

ATTTT -SSSA<sup>T</sup>XXXXA<sup>T</sup>TTTT -SSS<sup>C</sup>/<sub>B</sub><sup>R</sup>

(1)            (2)            (3)

Example:

A0005-004 0070 0041-037            Acceptable

A5-004 0070 41-037            Preferred

Note: Leading zeros in track address can be suppressed.

(b) Operand Mode = Octal Operand

ATTTT -SSSA<sup>T</sup>XXXXA<sup>T</sup>NNNNNN<sup>C</sup>/<sub>B</sub><sup>R</sup>

(1)            (2)            (4)

Example:

A132-176 0424 205777<sup>C</sup>/<sub>B</sub><sup>R</sup>

(c) Operand Mode: Decimal Operand

ATTTT-SSS<sup>T</sup>XXXX<sup>T</sup>DIIIII.F<sup>C</sup>-YY<sup>R</sup>  
(1) (2) (5) (6)

Examples:

A177-124 0470 D.95-16

A3-000 0424 D389.75-25

A41-136 0420 D65535-27

(d) Upper Fill Mode

ATTTT-SSS<sup>T</sup>XXXX<sup>T</sup>ONNNNN<sup>C</sup>/<sub>B</sub><sup>R</sup> Octal Operand  
(1) (2) (7)

ATTTT-SSS<sup>T</sup>XXXX<sup>T</sup>DIIIII.F<sup>C</sup>-YY<sup>R</sup> Decimal Operand  
(1) (2) (8)

Octal Constants

(a) Positive Number

ATTTT-SSS<sup>T</sup>ONNNNNNNNN<sup>C</sup>/<sub>B</sub><sup>R</sup>  
(1)

Example:

(+147)<sub>8</sub> Scaled  $2^{-27}$  = 000000147

A50-37 000147

Note: Up to four leading zeros can be suppressed. Octal constants must contain at least 6 digits.

(b) Negative Number

ATTTT-SSS<sup>T</sup>ONNNNNNNNN<sup>C</sup>/<sub>B</sub><sup>R</sup>  
(1)

Example:  $(-147)_8$

A50-37 -0000000147

Note: This format permits listing a negative number as a minus positive number. The loader converts it to the 2's complement and stores the number.

(c) Negative Number 2's Complement Form

ATTTT -SSSA<sup>T</sup><sub>B</sub>1NNNNNNNNN<sup>C</sup>/<sub>R</sub>  
(1)

Example:

A50-37 1762000727

Decimal Constants

(a) Integers

ATTTT -SSSA<sup>T</sup><sub>B</sub>D<sub>+</sub>NNNNNNNNN. -YY<sup>C</sup>/<sub>R</sub>  
(1) (9) (10)

Example:

A13-124 D+57983. -27

A53-000 D+0. -00

(b) Fractions

ATTTT -SSSA<sup>T</sup><sub>B</sub>D<sub>+</sub>. FFFFFFFF<sub>+</sub>YY<sup>C</sup>/<sub>R</sub>  
(1) (11) (12)

(c) Mixed Numbers

ATTTT -SSSA<sup>T</sup><sub>B</sub>D<sub>+</sub>IIIIII. FFFF-YY<sup>C</sup>/<sub>R</sub>  
(1) (13) (10)



(d) Flex Constant

ATTTT-SSSA<sup>T</sup>FX<sub>1</sub>X<sub>2</sub>X<sub>3</sub>X<sub>4</sub><sup>C</sup>/R  
(1) (14) (15)

Example:

A7-007 F132A Mixed Alphanumeric

A65-177 FATSC All Alphabetic

A32-000 F1234 All Numeric

SYMBOLS USED

- |      |                                  |                                                                      |
|------|----------------------------------|----------------------------------------------------------------------|
| (1)  | ATTTT-SSS                        | = (Location Address) <sub>8</sub>                                    |
| (2)  | XXXX                             | = (Operation Code) <sub>8</sub>                                      |
| (3)  | TTTT-SSS                         | = (Operand Address) <sub>8</sub>                                     |
| (4)  | NNNNNN                           | = (Operand) <sub>8</sub>                                             |
|      | Max. NNNNNN                      | = (377777) <sub>8</sub>                                              |
| (5)  | DIIII. F                         | = (Operand) <sub>10</sub>                                            |
|      | Max. IIII. F                     | = (65535) <sub>10</sub>                                              |
| (6)  | -YY                              | = (Operand Scale Factor) <sub>10</sub>                               |
| (7)  | Max. ONNNNN                      | = (037777) <sub>8</sub>                                              |
| (8)  | Max. IIII. F                     | = (16383) <sub>10</sub>                                              |
| (9)  | D <sub>+</sub> NNNNNNNNN.        | = Decimal Integer<br>Maximum Integer + (268, 435, 455) <sub>10</sub> |
| (10) | -YY                              | = (Scale Factor) <sub>10</sub><br>YY Range: 00 to 27                 |
| (11) | D <sub>+</sub> .FFFFFFF          | = Decimal Fraction                                                   |
|      | NOTE: Minimum Fraction .00000001 |                                                                      |
| (12) | <u>+</u> YY                      | = (Scale Factor) <sub>10</sub>                                       |

- (13) Positive Scale Factors are valid. However, the shift left occurs after number is converted. Therefore, the fraction 0.00000001 still represents the smallest fractional number which can be loaded.
- (14) D<sub>+</sub>IIIII. FFFF = Signed Mixed Decimal Number
- (15) F = Flex Constant Flag
- (16) X<sub>1</sub>X<sub>2</sub>X<sub>3</sub>X<sub>4</sub> = Any four flex codes

### LOADING THE TAPE

Either Listable or Binary punched tape information can be loaded into the TRW-330 computer by carrying out the four following steps:

- (1) Insert the punched tape into the Flexowriter reader.
- (2) Turn the Flexowriter power on.
- (3) Set the toggle switches on the control panel to 000000.
- (4) Push the START button.

### VERIFYING THE TAPE

After the tape has been loaded, the information entered into memory can be verified by repeating the steps used when loading the tape except that the toggle switches must be set to 000001. If the information in a word in memory does not compare with the information of the corresponding word on the punched tape, the address of the memory word and its contents are printed.

### USING THE UNIVERSAL BREAKPOINT

The operator can force the computer to transfer to any sector of any track by setting the toggle switches to the desired address less  $10_8$ , and then pushing the START button. For example, to transfer to Track 101 Sector 040, set the toggles to 101-030 and push the START button. The computer will take its next instruction from 101-040. The subtraction of  $10_8$  must be carried out modulo  $>177_8$ . Thus, to transfer to 120-000, the toggles must be set to 117-170.

## TRW-330 UTILITY PACKAGE

The Utility Package is a set of general utility routines designed to aid the TRW-330 user in program checkout. The basic package consists of eight programs which can be selected and controlled from the TRW-330 Operator's Control Panel by settings of the 18 toggle switches. Each of the Utility Routines is described briefly below. For a detailed write-up on the Utility Package refer to TRW-330 Program Library routine number 0002.

- (1) READ TOGGLE ADDRESS: transfers the contents of the memory address specified by the settings of the toggle switches, T<sub>17</sub>-T<sub>1</sub>, to the D register. The memory address appears in the A register.
- (2) STORE TOGGLE WORD: allows the operator to enter and store one instruction or constant in any selected memory location through toggle switch settings.
- (3) BINARY DUMP: punches a tape in binary format of information from 1 to 511 consecutively addressed tracks. The tape so produced is acceptable to the TRW-330 Loader/Verifier.
- (4) CHECK SUM: calculates and prints the octal sum of the contents of each of the tracks specified by the toggle switch settings. Each checksum is preceded by its corresponding track number.
- (5) MEMORY WRITE: stores a toggle selected constant into any block of consecutively addressed sectors.
- (6) OCTAL DUMP: prints the contents of the toggle selected memory locations as ten digit octal numbers.
- (7) INSTRUCTION DUMP: prints in instruction format the contents of any consecutive group of memory track locations from a partial track up to 511 complete tracks.
- (8) DECIMAL DUMP: prints as decimal numbers the contents of any consecutive group of memory locations from a single word up to 511 complete tracks. Each word is output as a signed mixed number scaled according to the positive or negative scale factor assigned. Print out of leading zeros is suppressed.

## SUMMARY OF BASIC UTILITY ROUTINE ENTRIES

The operator can enter any of the above routines by making the appropriate toggle setting, then pressing START. In all cases the computer will HALT and the operator then will make several additional toggle switch settings to

define the various program parameters. The following table summarizes all the toggle settings necessary to use the Basic Utility Routines. The individual programs automatically select the necessary Flex punch/print conditions.

Toggle Setting Routine Settings	(Entry Setting) <sub>8</sub> T <sub>18</sub> - T <sub>1</sub>	(Scale Factor) <sub>8</sub> T <sub>7</sub> - T <sub>1</sub>	(1st Address) <sub>8</sub> T <sub>18</sub> - T <sub>1</sub>	(Last Address) <sub>8</sub> T <sub>18</sub> - T <sub>1</sub>	Instr/Constant	
					T <sub>10</sub> - T <sub>1</sub>	T <sub>18</sub> - T <sub>1</sub>
Read Toggle Address	000005	---	TTTT-SSS	---	---	---
Store Toggle Word	000007	---	TTTT-SSS	---	Op code, or 4 MSD	OPA, or 6 LSD
Binary Dump	000377	---	TTTT-000	TTTT-000	---	---
Check Sum	000200	---	TTTT-000	TTTT-000	---	---
Memory Write	000201	---	TTTT-SSS	TTTT-SSS	Op code, or 4 MSD	OPA, or 6 MSD
Octal Dump	000400	---	TTTT-SSS	TTTT-SSS	---	---
Instruction Dump	000401	---	TTTT-SSS	TTTT-SSS	---	---
Decimal Dump	000600	+ XX	TTTT-SSS	TTTT-SSS	---	---

NOTE: To use this table, make each toggle setting indicated in the order listed. Columns showing dashes are to be ignored.

Example:

To print out the contents, in decimal format, of the 10<sup>9</sup> consecutive words located from 125-000 to 125-011, each word scaled 2<sup>-9</sup>, the following steps are required:

- (1) Set toggles to 000600
- (2) Push START button
- (3) Set toggles to 000111 (2<sup>-9</sup>)
- (4) Push RESUME button
- (5) Set toggles to 125-000
- (6) Push RESUME button
- (7) Set toggles to 125-011
- (8) Push RESUME button

Note that bits 7-1 read, in binary, 1001001. Bit 7 designates "negative"; bits 6-1 designate the decimal number "9".

FAST ACCESS TRACK CORRESPONDENCE CHART

TRACKS

060	061	062	063
061	062	063	060
062	063	060	061
063	060	061	062
000	040	100	140
001	041	101	141
002	042	102	142
003	043	103	143
004	044	104	144
005	045	105	145
006	046	106	146
007	047	107	147
010	050	110	150
011	051	111	151
012	052	112	152
013	053	113	153
014	054	114	154
015	055	115	155
016	056	116	156
017	057	117	157
020	060	120	160
021	061	121	161
022	062	122	162
023	063	123	163
024	064	124	164
025	065	125	165
026	066	126	166
027	067	127	167
030	070	130	170
031	071	131	171
032	072	132	172
033	073	133	173
034	074	134	174
035	075	135	175
036	076	136	176
037	077	137	177

SECTORS

*Card is better*

## Table of Powers of 2

$2^n$	$n$	$2^{-n}$
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125











## Octal-Decimal Fraction Conversion Table

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000	.000000	.100	.125000	.200	.250000	.300	.375000
.001	.001953	.101	.126953	.201	.251953	.301	.376953
.002	.003906	.102	.128906	.202	.253906	.302	.378906
.003	.005859	.103	.130859	.203	.255859	.303	.380859
.004	.007812	.104	.132812	.204	.257812	.304	.382812
.005	.009765	.105	.134765	.205	.259765	.305	.384765
.006	.011718	.106	.136718	.206	.261718	.306	.386718
.007	.013671	.107	.138671	.207	.263671	.307	.388671
.010	.015625	.110	.140625	.210	.265625	.310	.390625
.011	.017578	.111	.142578	.211	.267578	.311	.392578
.012	.019531	.112	.144531	.212	.269531	.312	.394531
.013	.021484	.113	.146484	.213	.271484	.313	.396484
.014	.023437	.114	.148437	.214	.273437	.314	.398437
.015	.025390	.115	.150390	.215	.275390	.315	.400390
.016	.027343	.116	.152343	.216	.277343	.316	.402343
.017	.029296	.117	.154296	.217	.279296	.317	.404296
.020	.031250	.120	.156250	.220	.281250	.320	.406250
.021	.033203	.121	.158203	.221	.283203	.321	.408203
.022	.035156	.122	.160156	.222	.285156	.322	.410156
.023	.037109	.123	.162109	.223	.287109	.323	.412109
.024	.039062	.124	.164062	.224	.289062	.324	.414062
.025	.041015	.125	.166015	.225	.291015	.325	.416015
.026	.042968	.126	.167968	.226	.292968	.326	.417968
.027	.044921	.127	.169921	.227	.294921	.327	.419921
.030	.046875	.130	.171875	.230	.296875	.330	.421875
.031	.048828	.131	.173828	.231	.298828	.331	.423828
.032	.050781	.132	.175781	.232	.300781	.332	.425781
.033	.052734	.133	.177734	.233	.302734	.333	.427734
.034	.054687	.134	.179687	.234	.304687	.334	.429687
.035	.056640	.135	.181640	.235	.306640	.335	.431640
.036	.058593	.136	.183593	.236	.308593	.336	.433593
.037	.060546	.137	.185546	.237	.310546	.337	.435546
.040	.062500	.140	.187500	.240	.312500	.340	.437500
.041	.064453	.141	.189453	.241	.314453	.341	.439453
.042	.066406	.142	.191406	.242	.316406	.342	.441406
.043	.068359	.143	.193359	.243	.318359	.343	.443359
.044	.070312	.144	.195312	.244	.320312	.344	.445312
.045	.072265	.145	.197265	.245	.322265	.345	.447265
.046	.074218	.146	.199218	.246	.324218	.346	.449218
.047	.076171	.147	.201171	.247	.326171	.347	.451171
.050	.078125	.150	.203125	.250	.328125	.350	.453125
.051	.080078	.151	.205078	.251	.330078	.351	.455078
.052	.082031	.152	.207031	.252	.332031	.352	.457031
.053	.083984	.153	.208984	.253	.333984	.353	.458984
.054	.085937	.154	.210937	.254	.335937	.354	.460937
.055	.087890	.155	.212890	.255	.337890	.355	.462890
.056	.089843	.156	.214843	.256	.339843	.356	.464843
.057	.091796	.157	.216796	.257	.341796	.357	.466796
.060	.093750	.160	.218750	.260	.343750	.360	.468750
.061	.095703	.161	.220703	.261	.345703	.361	.470703
.062	.097656	.162	.222656	.262	.347656	.362	.472656
.063	.099609	.163	.224609	.263	.349609	.363	.474609
.064	.101562	.164	.226562	.264	.351562	.364	.476562
.065	.103515	.165	.228515	.265	.353515	.365	.478515
.066	.105468	.166	.230468	.266	.355468	.366	.480468
.067	.107421	.167	.232421	.267	.357421	.367	.482421
.070	.109375	.170	.234375	.270	.359375	.370	.484375
.071	.111328	.171	.236328	.271	.361328	.371	.486328
.072	.113281	.172	.238281	.272	.363281	.372	.488281
.073	.115234	.173	.240234	.273	.365234	.373	.490234
.074	.117187	.174	.242187	.274	.367187	.374	.492187
.075	.119140	.175	.244140	.275	.369140	.375	.494140
.076	.121093	.176	.246093	.276	.371093	.376	.496093
.077	.123046	.177	.248046	.277	.373046	.377	.498046

# Octal-Decimal Fraction Conversion Table

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000000	.000000	.000100	.000244	.000200	.000488	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
.000010	.000030	.000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000014	.000045	.000114	.000289	.000214	.000534	.000314	.000778
.000015	.000049	.000115	.000293	.000215	.000537	.000315	.000782
.000016	.000053	.000116	.000297	.000216	.000541	.000316	.000785
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000021	.000064	.000121	.000308	.000221	.000553	.000321	.000797
.000022	.000068	.000122	.000312	.000222	.000556	.000322	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	.000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000816
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000820
.000030	.000091	.000130	.000335	.000230	.000579	.000330	.000823
.000031	.000095	.000131	.000339	.000231	.000583	.000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.000136	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
.000040	.000122	.000140	.000366	.000240	.000610	.000340	.000854
.000041	.000125	.000141	.000370	.000241	.000614	.000341	.000858
.000042	.000129	.000142	.000373	.000242	.000617	.000342	.000862
.000043	.000133	.000143	.000377	.000243	.000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
.000050	.000152	.000150	.000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	.000400	.000251	.000644	.000351	.000888
.000052	.000160	.000152	.000404	.000252	.000648	.000352	.000892
.000053	.000164	.000153	.000408	.000253	.000652	.000353	.000896
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000415	.000255	.000659	.000355	.000904
.000056	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000667	.000357	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
.000063	.000194	.000163	.000438	.000263	.000682	.000363	.000926
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
.000066	.000205	.000166	.000450	.000266	.000694	.000366	.000938
.000067	.000209	.000167	.000453	.000267	.000698	.000367	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
.000074	.000228	.000174	.000473	.000274	.000717	.000374	.000961
.000075	.000232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	.000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	.000484	.000277	.000728	.000377	.000972

## Octal-Decimal Fraction Conversion Table

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000400	.000976	.000500	.001220	.000600	.001464	.000700	.001708
.000401	.000980	.000501	.001224	.000601	.001468	.000701	.001712
.000402	.000984	.000502	.001228	.000602	.001472	.000702	.001716
.000403	.000988	.000503	.001232	.000603	.001476	.000703	.001720
.000404	.000991	.000504	.001235	.000604	.001480	.000704	.001724
.000405	.000995	.000505	.001239	.000605	.001483	.000705	.001728
.000406	.000999	.000506	.001243	.000606	.001487	.000706	.001731
.000407	.001003	.000507	.001247	.000607	.001491	.000707	.001735
.000410	.001007	.000510	.001251	.000610	.001495	.000710	.001739
.000411	.001010	.000511	.001255	.000611	.001499	.000711	.001743
.000412	.001014	.000512	.001258	.000612	.001502	.000712	.001747
.000413	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414	.001022	.000514	.001266	.000614	.001510	.000714	.001754
.000415	.001026	.000515	.001270	.000615	.001514	.000715	.001758
.000416	.001029	.000516	.001274	.000616	.001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617	.001522	.000717	.001766
.000420	.001037	.000520	.001281	.000620	.001525	.000720	.001770
.000421	.001041	.000521	.001285	.000621	.001529	.000721	.001773
.000422	.001045	.000522	.001289	.000622	.001533	.000722	.001777
.000423	.001049	.000523	.001293	.000623	.001537	.000723	.001781
.000424	.001052	.000524	.001296	.000624	.001541	.000724	.001785
.000425	.001056	.000525	.001300	.000625	.001544	.000725	.001789
.000426	.001060	.000526	.001304	.000626	.001548	.000726	.001792
.000427	.001064	.000527	.001308	.000627	.001552	.000727	.001796
.000430	.001068	.000530	.001312	.000630	.001556	.000730	.001800
.000431	.001071	.000531	.001316	.000631	.001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632	.001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001811
.000434	.001083	.000534	.001327	.000634	.001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635	.001575	.000735	.001819
.000436	.001091	.000536	.001335	.000636	.001579	.000736	.001823
.000437	.001094	.000537	.001338	.000637	.001583	.000737	.001827
.000440	.001098	.000540	.001342	.000640	.001586	.000740	.001831
.000441	.001102	.000541	.001346	.000641	.001590	.000741	.001834
.000442	.001106	.000542	.001350	.000642	.001594	.000742	.001838
.000443	.001110	.000543	.001354	.000643	.001598	.000743	.001842
.000444	.001113	.000544	.001358	.000644	.001602	.000744	.001846
.000445	.001117	.000545	.001361	.000645	.001605	.000745	.001850
.000446	.001121	.000546	.001365	.000646	.001609	.000746	.001853
.000447	.001125	.000547	.001369	.000647	.001613	.000747	.001857
.000450	.001129	.000550	.001373	.000650	.001617	.000750	.001861
.000451	.001132	.000551	.001377	.000651	.001621	.000751	.001865
.000452	.001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653	.001628	.000753	.001873
.000454	.001144	.000554	.001388	.000654	.001632	.000754	.001876
.000455	.001148	.000555	.001392	.000655	.001636	.000755	.001880
.000456	.001152	.000556	.001396	.000656	.001640	.000756	.001884
.000457	.001155	.000557	.001399	.000657	.001644	.000757	.001888
.000460	.001159	.000560	.001403	.000660	.001647	.000760	.001892
.000461	.001163	.000561	.001407	.000661	.001651	.000761	.001895
.000462	.001167	.000562	.001411	.000662	.001655	.000762	.001899
.000463	.001171	.000563	.001415	.000663	.001659	.000763	.001903
.000464	.001174	.000564	.001419	.000664	.001663	.000764	.001907
.000465	.001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466	.001182	.000566	.001426	.000666	.001670	.000766	.001914
.000467	.001186	.000567	.001430	.000667	.001674	.000767	.001918
.000470	.001190	.000570	.001434	.000670	.001678	.000770	.001922
.000471	.001194	.000571	.001438	.000671	.001682	.000771	.001926
.000472	.001197	.000572	.001441	.000672	.001686	.000772	.001930
.000473	.001201	.000573	.001445	.000673	.001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674	.001693	.000774	.001937
.000475	.001209	.000575	.001453	.000675	.001697	.000775	.001941
.000476	.001213	.000576	.001457	.000676	.001701	.000776	.001945
.000477	.001216	.000577	.001461	.000677	.001705	.000777	.001949

SECTION 8

COMMANDS

LOAD A								EXECUTION TIME—	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Load (OPA) into A.	NORMAL	LA -N LA	00 70	OPA	CIT - CIS + 2	No	B, C, D	(OPA) → A			
	DELAYED	LA -D	10 70	OPA	CIT - OPS + 1				A (OPA)	177777777	000001234 N.C.
Load (OPA-(I)) into A.	NORMAL INDEXED	LA -NI LA -I	00 71	OPA	CIT - CIS + 2	No	B, C, D	(OPA-(I)) → A			
	DELAYED INDEXED	LA -DI	10 71	OPA	CIT - OPS + 1				A (OPA-I)	177777777	000001234 N.C.
Load OPRND <sub>16-1</sub> into A <sub>16-1</sub> '	OPERAND	LA -O	04 70	OPRND	CIT - CIS + 2	No	-	OPRND <sub>16-1</sub> → A <sub>16-1</sub> O → A <sub>S, 27-17</sub>			
									A OPRND	177777777 123456	0000123456 N.C.
Load OPRND <sub>14-1</sub> into A <sub>S, 27-15</sub> '	UPPER FILL	LA -U	06 70	OPRND	CIT - CIS + 2	No	-	OPRND <sub>14-1</sub> → A <sub>S, 27-15</sub> A <sub>14-1</sub> → A <sub>14-1</sub>			
									A OPRND	1077006452 01740	0076006452 N.C.

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) If C register addressed: (C) → A<sub>16-1</sub>; O → A<sub>S, 27-17</sub>

LOAD B								EXECUTION TIME—	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Load (OPA) into B.	NORMAL	LB -N LB	00 32	OPA	CIT - CIS + 2	No	C, D	(OPA) → B			
	DELAYED	LB -D	10 32	OPA	CIT - OPS + 1				B (OPA)	177777777	000001234 N.C.
Load (OPA-(I)) into B.	NORMAL INDEXED	LB -NI LB -I	00 33	OPA	CIT - CIS + 2	No	C, D	(OPA-(I)) → B			
	DELAYED INDEXED	LB -DI	10 33	OPA	CIT - OPS + 1				B (OPA-I)	177777777	000001234 N.C.
Load OPRND <sub>16-1</sub> into B <sub>16-1</sub> '	OPERAND	LB -O	04 32	OPRND	CIT - CIS + 2	No	-	OPRND <sub>16-1</sub> → B <sub>16-1</sub> O → B <sub>S, 27-17</sub>			
									B OPRND	177777777 123456	0000123456 N.C.
Load OPRND <sub>14-1</sub> into B <sub>S, 27-15</sub> '	UPPER FILL	LB -U	06 32	OPRND	CIT - CIS + 2	No	-	OPRND <sub>14-1</sub> → B <sub>S, 27-15</sub> B <sub>14-1</sub> → B <sub>14-1</sub>			
									B OPRND	177777777 12342	051613777 N.C.

NOTES: (1) Registers: A, C, D, I, and X unchanged. (2) If C register addressed: (C) → B<sub>16-1</sub>; O → B<sub>S, 27-17</sub>

LOAD C								EXECUTION TIME—	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Load (OPA) <sub>16-1</sub> into C.	NORMAL	LC -N LC	0034	OPA	CIT - CIS + 2	N <sub>0</sub>	B, D	(OPA) <sub>16-1</sub> → C			
	DELAYED	LC -D	1034	OPA	CIT - OPS + 1				C (OPA)	377777 012345	012345 N.C.
Load (OPA-(I)) <sub>16-1</sub> into C.	NORMAL INDEXED	LC -NI LC -I	0035	OPA	CIT - CIS + 2	N <sub>0</sub>	B, D	(OPA-(I)) <sub>16-1</sub> → C			
	DELAYED INDEXED	LC -DI	1035	OPA	CIT - OPS + 1				C (OPA-I)	377777 012345	012345 N.C.
Load OPRND <sub>16-1</sub> into C.	OPERAND	LC -O	0434	OPRND	CIT - CIS + 2	N <sub>0</sub>	-	OPRND <sub>16-1</sub> → C			
									C OPRND	377777 123456	123456 N.C.

NOTES: (1) Registers: A, B, D, I, and X unchanged.

LOAD D								EXECUTION TIME—	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Load (OPA) into D.	NORMAL	LD -N LD	0024	OPA	CIT - CIS + 2	N <sub>0</sub>	B, C	(OPA) → D			
	DELAYED	LD -D	1024	OPA	CIT - OPS + 1				D (OPA)	1777777777 0000001234	0000001234 N.C.
Load (OPA-(I)) into D.	NORMAL INDEXED	LD -NI LD -I	0025	OPA	CIT - CIS + 2	N <sub>0</sub>	B, C	(OPA-(I)) → D			
	DELAYED INDEXED	LD -DI	1025	OPA	CIT - OPS + 1				D (OPA-I)	1777777777 0000001234	0000001234 N.C.
Load OPRND <sub>16-1</sub> into D <sub>16-1</sub> *	OPERAND	LD -O	0424	OPRND	CIT - CIS + 2	N <sub>0</sub>	-	OPRND <sub>16-1</sub> → D <sub>16-1</sub>			
								0 → D <sub>5,27-17</sub>	D OPRND	1066042571 123456	0000123456 N.C.
Load OPRND <sub>14-1</sub> into D <sub>S, 27-15</sub> *	UPPER FILL	LD -U	0624	OPRND	CIT - CIS + 2	N <sub>0</sub>	-	OPRND <sub>14-1</sub> → D <sub>S, 27-15</sub>			
								D <sub>14-1</sub> → D <sub>14-1</sub>	D OPRND	1777777777 12342	0516137777 N.C.

NOTES: (1) Registers: A, B, C, I, and X unchanged. (2) If C register addressed: (C) → D<sub>16-1</sub>; 0 → D<sub>S, 27-17</sub>



LOAD INDEX							EXECUTION TIME—	2	266		
							WORD TIMES	REGISTER STATUS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REG.	BEFORE	AFTER
			OP CODE	OPERAND							
Load (OPA) <sub>16-1</sub> into I.	NORMAL	LI -N LI	0036	OPA	CIT - CIS+ 2	No	B,C,D	(OPA) <sub>16-1</sub> → I			
	DELAYED	LI -D	1036	OPA	CIT - OPS+ 1				I (OPA)	17777	000005
Load (OPA-(I)) <sub>16-1</sub> into I.	NORMAL INDEXED	LI -NI LI -I	0037	OPA	CIT - CIS+ 2	No	B,C,D	(OPA-(I)) <sub>16-1</sub> → I			
	DELAYED INDEXED	LI -DI	1037	OPA	CIT - OPS+ 1				I (OPA-(I))	17777	000005
Load OPRND <sub>16-1</sub> into I.	OPERAND	LI -O	0436	OPRND	CIT - CIS+ 2	No	-	OPRND <sub>16-1</sub> → I			
									I OPRND	17777	000005

NOTES: (1) Registers: A, B, C, D, and X unchanged.

LOAD X							EXECUTION TIME—	2	266		
							WORD TIMES	REGISTER STATUS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REG.	BEFORE	AFTER
			OP CODE	OPERAND							
Load (OPA) <sub>8-1</sub> into X.	NORMAL	LX -N LX	0022	OPA	CIT - CIS+ 2	No	B,C,D	(OPA) <sub>8-1</sub> → X			
	DELAYED	LX -D	1022	OPA	CIT - OPS+ 1				X (OPA)	377	234
Load (OPA-(I)) <sub>8-1</sub> into X.	NORMAL INDEXED	LX -NI LX -I	0023	OPA	CIT - CIS+ 2	No	B,C,D	(OPA-I) <sub>8-1</sub> → X			
	DELAYED INDEXED	LX -DI	1023	OPA	CIT - OPS+ 1				X (OPA-(I))	377	234
Load OPRND <sub>8-1</sub> into X.	OPERAND	LX -O	0422	OPRND	CIT - CIS+ 2	No	-	OPRND <sub>8-1</sub> → X			
									X OPRND	377	256
										123456	

NOTES: (1) Registers: A, B, C, D, and I unchanged. (2) If C register addressed: (C)<sub>8-1</sub> → I.

STORE A							EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Store (A) in OPA.	NORMAL	SA -N SA	0076	OPA	CIT - CIS + 2	No	B, C, D	(A) → OPA			
	DELAYED	SA -D	1076	OPA	CIT - OPS + 1				A (OPA)	0000004050 0000001234	N.C. 0000004050
Store (A) in OPA-(I).	NORMAL INDEXED	SA -NI SA -I	0077	OPA	CIT - CIS + 2	No	B, C, D	(A) → OPA-(I)			
	DELAYED INDEXED	SA -DI	1077	OPA	CIT - OPS + 1				A (OPA-I)	0000004050 0000123456	N.C. 0000004050

- NOTES: (1) Registers: A, I, and X unchanged; B, C, and D unchanged, unless addressed.  
(2) If C register addressed: (A)<sub>16-1</sub> → C.

STORE A REPEAT							EXECUTION TIME--	2 + (X) WORD TIMES	266 + 133(X) MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Store (A) in OPA and in all consecutive sectors up to OPA+(X).	NORMAL	SAR -N SAR	0176	OPA	CIT - CIS + (X) + 2	No	B, C, D	(A) → OPA, OPA + 1 OPA + (X) (X) → X	A	0000000000	N.C.
	DELAYED	SAR -D	1176	OPA	CIT - OPS + (X) + 1				X	177	N.C.
Store (A) in OPA-(I) and in all consecutive sectors up to OPA-(I)+(X).	NORMAL INDEXED	SAR -NI SAR -I	0177	OPA	CIT - CIS + (X) + 2	No	B, C, D	(A) → OPA-(I), OPA-(I) + 1 OPA-(I) + (X) (X) → X	(OPA+177) (OPA)	1456701234 1234567012	0000000000 0000000000
	DELAYED INDEXED	SAR -DI	1177	OPA	CIT - OPS + (X) + 1				A	0000000000	N.C.
									X	012	N.C.
									(OPA-(I)+12) (OPA-I)	0000001234 1777777777	0000000000 0000000000

- NOTES: (1) Registers: A, B, C, D, I, and X unchanged; although B, C, and D registers are addressable, this command would not be used to address them.

STORE B							EXECUTION TIME—	2 WORD TIMES	266 MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Store (B) in OPA.	NORMAL	SB -N SB	0066	OPA	CIT - CIS + 2	No	C, D	(B) → OPA			
	DELAYED	SB -D	1066	OPA	CIT - OPS + 1				B (OPA)	0000004050	N.C.
Store (B) in OPA- <del>(1)</del> .	NORMAL INDEXED	SB -NI SB -I	0067	OPA	CIT - CIS + 2	No	C, D	(B) → OPA- <del>(1)</del>			
	DELAYED INDEXED	SB -DI	1067	OPA	CIT - OPS + 1				B (OPA- <del>(1)</del> )	0000004050	N.C.
									0000001234	0000004050	
									0000001234	0000004050	

- NOTES: (1) Registers: A, B, I, and X unchanged; C and D unchanged, unless addressed.  
(2) If C register addressed: (B)<sub>16-1</sub> → C.

STORE D							EXECUTION TIME—	2 WORD TIMES	266 MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Store (D) in OPA.	NORMAL	SD -N SD	0072	OPA	CIT - CIS + 2	No	B, C	(D) → OPA			
	DELAYED	SD -D	1072	OPA	CIT - OPS + 1				D (OPA)	0000004050	N.C.
Store (D) in OPA- <del>(1)</del> .	NORMAL INDEXED	SD -NI SD -I	0073	OPA	CIT - CIS + 2	No	B, C	(D) → OPA- <del>(1)</del>			
	DELAYED INDEXED	SD -DI	1073	OPA	CIT - OPS + 1				D (OPA- <del>(1)</del> )	0004050000	N.C.
									0000001234	0004050000	

- NOTES: (1) Registers: A, D, I, and X unchanged; B and C unchanged, unless addressed.  
(2) If C register addressed: (D)<sub>16-1</sub> → C.

EXCHANGE AB								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Exchange (A) with (B).	NORMAL	EAB -N EAB	0042	035-NNN	CIT-CIS+2	No	-	(A) → B (B) → A	A	0000001234	1777777777
									B	1777777777	0000001234
	DELAYED	EAB -D	1042	035-OPS	CIT-OPS+1				(OPA)	-	-

NOTES: (1) Registers: C, D, I, and X unchanged.

EXCHANGE AC								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Exchange (A) <sub>16-1</sub> with (C).	NORMAL	EAC -N EAC	0042	031-NNN	CIT-CIS+	No	-	(A) <sub>16-1</sub> → C (C) → A <sub>16-1</sub> 0 → A <sub>3,27-17</sub>	A	1777000177	0000123456
									C	123456	000177
	DELAYED	EAC -D	1042	031-OPS	CIT-OPS+				(OPA)	-	-

NOTES: (1) Registers: B, D, I, and X unchanged.

EXCHANGE AD								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Exchange (A) with (D).	NORMAL	EAD -N EAD	0042	030-NNN	CIT-CIS+2	No	-	(A) → D (D) → A	A	0000001234	1777777777
									D	1777777777	0000001234
	DELAYED	EAD -D	1042	030-OPS	CIT-OPS+1				(OPA)	-	-

NOTES: (1) Registers: B, C, I, and X unchanged.

EXCHANGE AI								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Exchange (A) <sub>16-1</sub> with (I).	NORMAL	EAI -N EAI	0042	025-NNN	CIT - CIS+ 2	No	-	(A) <sub>16-1</sub> → I  (I) → A <sub>16-1</sub> 0 → A <sub>5, 27-17</sub>	A	1777000177	0900123456
									I	123456	000177
	DELAYED	EAI -D	1042	025-OPS	CIT - OPS+ 1				(OPA)	-	-

NOTES: (1) Registers B, C, D, and X unchanged.

REPLACE A WITH I								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (I) into A <sub>16-1</sub> .	NORMAL	RAI -N RAI	0142	025-NNN	CIT - CIS+ 2	No	-	(I) → A <sub>16-1</sub>  0 → A <sub>5, 27-17</sub> (I) → I	A	1777777777	0000 000277
									I	000277	N.C.
	DELAYED	RAI -D	1142	025-OPS	CIT - OPS+ 1				(OPA)	-	-

NOTES: (1) Registers: B, C, D, I, and X unchanged.

REPLACE I WITH A								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (A) <sub>16-1</sub> into I.	NORMAL	RIA -N RIA	0242	025-NNN	CIT - CIS+ 2	No	-	(A) <sub>16-1</sub> → I  (A) → A	A	0000000350	N.C.
									I	123456	000350
	DELAYED	RIA -D	1242	025-OPS	CIT - OPS+ 1				(OPA)	-	-

NOTES: (1) Registers: A, B, C, D, and X unchanged.

EXCHANGE AX								EXECUTION TIME--	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
/ Exchange (A) <sub>8-1</sub> with (X).	NORMAL	EAX -N EAX	0042	024-NNN	CIT - CIS + 2	No	-	(A) <sub>8-1</sub> → X (X) → A <sub>8-1</sub> 0 → A <sub>5,27-9</sub>	A	0000007220	0000000377
									X	377	220
	DELAYED	EAX -D	1042	024-OPS	CIT - OPS + 1				(OPA)	-	-

NOTES: (1) Registers: B, C, D, and I unchanged.

EXCHANGE AX LOW BITS								EXECUTION TIME--	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (A) <sub>8-1</sub> to X, and (X) <sub>7-1</sub> to A <sub>7-1</sub> .	NORMAL	EAXL -N EAXL	0442	024-NNN	CIT - CIS + 2	No	-	(X) <sub>7-1</sub> → A <sub>7-1</sub> (A) <sub>5,27-8</sub> → A <sub>5,27-8</sub> (A) <sub>8-1</sub> → X	A	0212006660	0212006620
									X	020	260
	DELAYED	EAXL -D	1442	024-PPP	CIT - OPS + 1				(OPA)	-	-

REPLACE A WITH X								EXECUTION TIME--	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (X) into A <sub>8-1</sub> .	NORMAL	RACX -N RACX	0142	024-NNN	CIT - CIS + 2	No	-	(X) → A <sub>8-1</sub> 0 → A <sub>5,27-9</sub> (X) → X	A	1777777777	0000000120
									X	120	N.C.
	DELAYED	RACX -D	1142	024-OPS	CIT - OPS + 1				(OPA)	-	-

NOTES: (1) Registers: B, C, D, I, and X unchanged.

REPLACE A WITH X LOW BITS								EXECUTION TIME--	2	266	
								WORD TIMES	REGISTER STATUS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REG.	BEFORE	AFTER
			OP CODE	OPERAND							
Transfer (X) <sub>7-1</sub> into A <sub>7-1</sub> .	NORMAL	RAX -N RAX	0542	024-NNN	CIT-CIS+2	No	-	(X) <sub>7-1</sub> → A <sub>7-1</sub>	A	1000555055	1000555177
	DELAYED	RAX -D	1542	024-OPS	CIT-OPS+1			(A) <sub>3,27-8</sub> → A <sub>3,27-8</sub> (X) → X	X	177	N.C.
									(OPA)	-	-

NOTES: (1) Registers: B, C, D, I, and X unchanged.

REPLACE X WITH A								EXECUTION TIME--	2	266	
								WORD TIMES	REGISTER STATUS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REG.	BEFORE	AFTER
			OP CODE	OPERAND							
Transfer (A) <sub>8-1</sub> into X.	NORMAL	RXA -N R1A	0242	024-NNN	CIT-CIS+2	No	-	(A) <sub>8-1</sub> → X	A	000000277	N.C.
	DELAYED	RXA -D	1242	024-OPS	CIT-OPS+1			(A) → A	X	120	277
									(OPA)	-	-

NOTES: (1) Registers: A, B, C, D, and I unchanged.

EXCHANGE AM								EXECUTION TIME--	2	266	
								WORD TIMES	REGISTER STATUS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REG.	BEFORE	AFTER
			OP CODE	OPERAND							
Exchange (A) with (M).	NORMAL	EAM -N EAM	0042	020-NNN	CIT-CIS+2	No	-	(A) → M	A	1673726045	1776024473
	DELAYED	EAM -D	1042	020-OPS	CIT-OPS+1			(M) → A	M	1776024473	1673726045
									(OPA)	-	-

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) M register may be 8, 16, or 28 bits long. If M is less than 28 bits, only corresponding bits are exchanged; upper bits of A recirculate. (3) Up to four M registers may be used (up to 112 priority interrupt lines):

M Register Bits	Register Designations	Operand Track Addresses
1-28	M1	020
29-56	M2	060
57-84	M3	120
85-112	M4	160

MASKED EXCHANGE AM								EXECUTION TIME--	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Exchange corresponding bits between A and M for which there is a "1" in the corresponding bit position in the B register.	NORMAL	EABM-N EABM	0442	020-MNN	CIT-CIS+2	No	-	SEE NOTES	A	177777777	177577777
	DELAYED	EABM-D	1442	020-OPS	CIT-OPS+1				B	0002000000	N.C.
									M (OPA)	1755776777	1757776777

NOTES: (1) See "Exchange AM". (2) B register used as a mask: 1-bits in B register permit corresponding bit positions in A to be written into corresponding bit positions in M, and vice versa; 0-bits in B register mask corresponding bit positions in A and M registers from being written into, and those bit positions in A and M are unchanged.

REPLACE A WITH M								EXECUTION TIME--	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (M) into A.	NORMAL	RAM-N RAM	0142	020-MNN	CIT-CIS+2	No	-	(M) → A (M) → M	A	000004050	177767677
	DELAYED	RAM-D	1142	020-OPS	CIT-OPS+1				M	177767677	N.C.
									(OPA)	-	-

NOTES: (1) See "Exchange AM".

REPLACE M WITH A								EXECUTION TIME--	2	266	
								WORD TIMES	MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (A) into M.	NORMAL	RAM-N RAM	0242	020-MNN	CIT-CIS+2	No	-	(A) → M (A) → A	A	177777777	N.C.
	DELAYED	RAM-D	1242	020-OPS	CIT-OPS+1				M	0677776777	1777777777
									(OPA)	-	-

NOTES: (1) See "Exchange AM".



MASKED REPLACE M WITH A								EXECUTION TIME--	2	266	
								WORD TIMES		MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Replace corresponding bits in M from A, for which there is a "1" in the corresponding bit position in the B register.	NORMAL	RMA8 -N	0642	020-NNN	CIT-CIS+2	No	-	SEE NOTES	A	177777777	N.C.
		RMA8							B	0002000000	N.C.
	DELAYED	RMA8 -D	1642	020-OPS	CIT-OPS+1				M	175776777	175776777
			(OPA)								

NOTES: (1) See "Exchange AM". (2) B register used as a mask: 1-bits in B register permit corresponding bit positions in A to be written into corresponding bit positions in M; 0-bits in B register mask corresponding bit positions in M register from being written into, and those bit positions in M are unchanged. (A and B are unchanged.)

EXCHANGE AQ								EXECUTION TIME--	2	266	
								WORD TIMES		MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Exchange (A) with (Q).	NORMAL	EAC -N	0042	021-NNN	CIT-CIS+2	No	-	(A) → Q (Q) → A	A	000000000	000001001
		EAC							Q	000001001	000000000
	DELAYED	EAC -D	1042	021-OPS	CIT-OPS+1				(OPA)	-	-

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) Q register may be 8, 16, or 28 bits long. If Q is less than 28 bits, only corresponding bits are exchanged; upper bits of A recirculate. (3) Up to four Q registers may be used (up to 112 priority interrupt lines):

Q Register Bits	Register Designations	Operand Track Addresses
1-28	Q1	021
29-56	Q2	061
57-84	Q3	121
85-112	Q4	161

REPLACE A WITH Q								EXECUTION TIME--	2	266	
								WORD TIMES		MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (Q) into A.	NORMAL	RAC -N	0142	021-NNN	CIT-CIS+2	No	-	(Q) → A (A) → Q	A	000012375	00002000
		RAC							Q	000000000	N.C.
	DELAYED	RAC -D	1142	021-OPS	CIT-OPS+1				(OPA)		

NOTES: (1) See "Exchange AQ".

REPLACE Q WITH A								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Transfer (A) into Q.	NORMAL	RQA -N RQA	0242	021-NNN	CIT-CIS+ 2	No	-	(A) → Q	A	000000000	N.C.
								(A) → A	Q	000020000	000000000
	DELAYED	RQA -D	1242	021-OPS	CIT-OPS+ 1			(OPA)	-	-	

NOTES: (1) See "Exchange AQ".

CLEAR AB								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Set (A) and (B) to zero.	NORMAL	ZAB -N ZAB	0042	036-ANN	CIT-CIS+2	No	-	0 → A 0 → B	A	17777777	00000000
	DELAYED	ZAB -D	1042	036-OPS	CIT-OPS+1				B	13333333	00000000
									(OPA)	-	-

NOTES: (1) Registers: C, D, I, and X unchanged.

COMPLEMENT A								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Replace (A) with its 2's complement.	NORMAL	CMP -N CMP	0042	026-ANN	CIT-CIS+2	YES	-	2'S COMPLEMENT OF (A) → A	A	000001234	177776544
	DELAYED	CMP -D	1042	026-OPS	CIT-OPS+1				(OPA)	-	-

NOTES: (1) Registers: B, C, D, I, and X unchanged.

MERGE								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Take logical sum of (A) and (OPA).	NORMAL	MG -N MG	0064	OPA	CIT-CIS+2	No	B, C, D	$(A) \oplus (OPA) \rightarrow A$	A	000001234	000005335
	DELAYED	MG -D	1064	OPA	CIT-OPS+1				(OPA)	000004321	N.C.
Take logical sum of (A) and (OPA-I).	NORMAL INDEXED	MG -NI MG -I	0065	OPA	CIT-CIS+2	No	B, C, D	$(A) \oplus (OPA-I) \rightarrow A$	A	000001234	000005335
	DELAYED INDEXED	MG -DI	1065	OPA	CIT-OPS+1				(OPA-I)	000004321	N.C.
Take logical sum of (A) and OPRND <sub>16-1</sub> *	OPERAND	MG -O	0464	OPRND	CIT-CIS+2	No	-	$(A) \oplus OPRND_{16-1} \rightarrow A_{16-1}$ $(A)_{S,27-17} \rightarrow A_{S,17-17}$	A	1111611234	1111715335
									OPRND	114321	N.C.
Take logical sum of (A) <sub>S, 27-15</sub> and OPRND <sub>14-1</sub> *	UPPER FILL	MG -U	0664	OPRND	CIT-CIS+2	No	-	$(A)_{S,27-15} \oplus OPRND_{14-1} \rightarrow A_{S,27-15}$ $(A)_{14-1} \rightarrow A_{14-1}$	A	101101234	121714234
									OPRND	24321	N.C.

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) If C register addressed:  $(A)_{16-1} \oplus (C) \rightarrow A_{16-1}$ ;  $(A)_{S, 27-17} \rightarrow A_{S, 27-17}$ \*

EXTRACT								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Take logical product of (A) and (OPA).	NORMAL	EX -N EX	0020	OPA	CIT-CIS+2	No	B,C,D	(A) ⊗ (OPA) → A			
	DELAYED	EX -D	1020	OPA	CIT-OPS+1				A (OPA)	000001234 000004321	000000220 N.C.
Take logical product of (A) and (OPA-(I)).	NORMAL INDEXED	EX -NI EX -I	0021	OPA	CIT-CIS+2	No	B,C,D	(A) ⊗ (OPA-(I)) → A			
	DELAYED INDEXED	EX -DI	1021	OPA	CIT-OPS+1				A (OPA-(I))	000001234 000004321	000000220 N.C.
Take logical product of (A) and OPRND <sub>16-1</sub> *	OPERAND	EX -O	0420	OPRND	CIT-CIS+2	No	-	(A) <sub>16-1</sub> ⊗ OPRND <sub>16-1</sub> → A <sub>16-1</sub> 0 → A <sub>S,27-17</sub>			
									A OPRND	1111001234 014321	000000220 N.C.
Take logical product of (A) <sub>S, 27-15</sub> and OPRND <sub>14-1</sub> *	UPPER FILL	EX -U	0620	OPRND	CIT-CIS+2	No	-	(A) <sub>S,27-15</sub> ⊗ OPRND <sub>14-1</sub> → A <sub>S,27-15</sub> (A) <sub>14-1</sub> → A <sub>14-1</sub>			
									A OPRND	177777777 12344	051623177 N.C.

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) If C register addressed: (A)<sub>16-1</sub> ⊗ (C) → A<sub>16-1</sub>; 0 → A<sub>S, 27-17</sub>

REDUCE INDEX								EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Subtract (OPA) <sub>16-1</sub> from (I).	NORMAL	RI -N RI	0026	OPA	CIT-CIS+2	No	B,C,D	(I) - (OPA) <sub>16-1</sub> → I			
	DELAYED	RI -D	1026	OPA	CIT-OPS+1				I (OPA)	00000 00000001	000007 N.C.
Subtract (OPA-(I)) <sub>16-1</sub> from (I).	NORMAL INDEXED	RI -NI RI -I	0027	OPA	CIT-CIS+2	No	B,C,D	(I) - (OPA-(I)) → I			
	DELAYED INDEXED	RI -DI	1027	OPA	CIT-OPS+1				I (OPA-(I))	00000 00000001	000007 N.C.
Subtract OPRND <sub>16-1</sub> from (I).	OPERAND	RI -O	0426	OPRND	CIT-CIS+2	No	-	(I) - OPRND <sub>16-1</sub> → I			
									A OPRND	00000 00001	000007 N.C.

NOTES: (1) Registers: A, B, C, D, and X unchanged.

ADD								EXECUTION TIME--	2	266	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Add (OPA) to (A).	NORMAL	AD -N AD	0060	OPA	CIT-CIS+2	YES	B, C, D	(A) + (OPA) → A			
	DELAYED	AD -D	1060	OPA	CIT-OPS+1				A (OPA)	000000100 000000500	000000600 N.C.
Add (OPA-(I)) to (A).	NORMAL INDEXED	AD -NI AD -I	0061	OPA	CIT-CIS+2	YES	B, C, D	(A) + (OPA-I) → A			
	DELAYED INDEXED	AD -DI	1061	OPA	CIT-OPS+1				A (OPA-I)	0000001234 177777775	000000201 N.C.
Add OPRND <sub>16-1</sub> to (A).	OPERAND	AD -O	0460	OPRND	CIT-CIS+2	YES	-	(A) + OPRND <sub>16-1</sub> → A			
									A OPRND	1777777001 000055	1777777056 N.C.

NOTES: (1) Registers: B, C, D, I, and X unchanged.

SUBTRACT								EXECUTION TIME--	2	266	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Subtract (OPA) from (A).	NORMAL	SC -N SC	0030	OPA	CIT-CIS+2	YES	B, C, D	(A) - (OPA) → A			
	DELAYED	SC -D	1030	OPA	CIT-OPS+1				A (OPA)	000000500 000000100	000000400 N.C.
Subtract (OPA-(I)) from (A).	NORMAL INDEXED	SC -NI SC -I	0031	OPA	CIT-CIS+2	YES	B, C, D	(A) - (OPA-I) → A			
	DELAYED INDEXED	SC -DI	1031	OPA	CIT-OPS+1				A (OPA-I)	000000500 1777777600	000000700 N.C.
Subtract OPRND <sub>16-1</sub> from (A) <sub>16-1</sub> .	OPERAND	SC -O		OPRND	CIT-CIS+2	YES	-	(A) - OPRND <sub>16-1</sub> → A			
									A OPRND	1111111111 135333	1777674444 N.C.

NOTES: (1) Registers: B, C, D, I, and X unchanged.

MULTIPLY 27						EXECUTION TIME--	30 WORD TIMES	3990 MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Multiply (A) x (OPA) <sub>S</sub> .	NORMAL	M27 -N 427	0302	OPA	CIT-CIS+36	No	B, C, D	(A) <sub>27-1</sub> x (OPA) <sub>27-1</sub> → A <sub>27-1</sub> B <sub>27-1</sub> (A) <sub>S</sub> x (OPA) <sub>S</sub> → A <sub>S</sub> & B <sub>S</sub> (A) <sub>16-1</sub> → C	A	000001234	000000000
	DELAYED	M27 -D	1302	OPA	CIT-OPS+35				B	-	000120120
Multiply (A) x (OPA-(I)) <sub>S</sub> .	NORMAL INDEXED	M27 -NI 427 -I	0303	OPA	CIT-CIS+36	No	B, C, D	(A) <sub>27-1</sub> x (OPA-(I)) <sub>27-1</sub> → A <sub>27-1</sub> B <sub>27-1</sub> (A) <sub>S</sub> x (OPA-(I)) <sub>S</sub> → A <sub>S</sub> & B <sub>S</sub> (A) <sub>16-1</sub> → C	A	000001234	000000000
	DELAYED INDEXED	M27 -DI	1303	OPA	CIT-OPS+35				B	-	000133250
Multiply (A) x OPRND <sub>16-1</sub> .	OPERAND	M27 -O	0703	OPRND	CIT-CIS+36	No	-	(A) <sub>27-1</sub> x OPRND <sub>16-1</sub> → A <sub>16-1</sub> B <sub>27-1</sub> (A) <sub>S</sub> → A <sub>S</sub> & B <sub>S</sub> (A) <sub>S</sub> → A <sub>27-17</sub> (A) <sub>16-1</sub> → C	A	000001234	000000000
									B	-	000030624
									C	-	001234
									(OPA)	000000754	N.C.
									(OPA-I)	000000106	N.C.
									OPRND	000003	N.C.

NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling: (A) at  $2^R$  x (OPA) at  $2^S = (A) (B)$  at  $2^{R+S}$ .

MULTIPLY 21						EXECUTION TIME--	24 WORD TIMES	3192 MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Multiply (A) x (OPA) <sub>S</sub> , 21-1.	NORMAL	M21 -N 421	0202	OPA	CIT-CIS+30	No	B, C, D	(A) <sub>27-1</sub> x (OPA) <sub>21-1</sub> → A <sub>27-1</sub> B <sub>27-7</sub> (A) <sub>S</sub> x (OPA) <sub>S</sub> → A <sub>S</sub> & B <sub>S</sub> (OPA) <sub>27-22</sub> → B <sub>6-1</sub> (A) <sub>16-1</sub> → C	A	000001234	000000000
	DELAYED	M21 -D	1202	OPA	CIT-OPS+27				B	000000000	012017200
Multiply (A) x (OPA-(I)) <sub>S</sub> , 21-1.	NORMAL INDEXED	M21 -NI 421 -I	0203	OPA	CIT-CIS+30	No	B, C, D	(A) <sub>27-1</sub> x (OPA-(I)) <sub>21-1</sub> → A <sub>27-1</sub> B <sub>27-7</sub> (A) <sub>S</sub> x (OPA-(I)) <sub>S</sub> → A <sub>S</sub> & B <sub>S</sub> (OPA-(I)) <sub>27-22</sub> → B <sub>6-1</sub> (A) <sub>16-1</sub> → C	A	000001234	000000000
	DELAYED INDEXED	M21 -DI	1203	OPA	CIT-OPS+27				B	000012012	001336500
Multiply (A) x OPRND <sub>16-1</sub> .	OPERAND	M21 -O	0602	OPRND	CIT-CIS+30	No	-	(A) <sub>27-1</sub> x OPRND <sub>16-1</sub> → A <sub>16-1</sub> B <sub>27-7</sub> (A) <sub>S</sub> → A <sub>S</sub> & B <sub>S</sub> (A) <sub>S</sub> → A <sub>27-17</sub> (A) <sub>16-1</sub> → C	A	000001234	000000000
									B	000000000	003062400
									C	-	001234
									(OPA-I)	000000106	N.C.
									OPRND	000003	N.C.

NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling: (A) at  $2^R$  x (OPA) at  $2^S = (A) (B)$  at  $2^{R+S+6}$ .

MULTIPLY 14								EXECUTION TIME—	17 WORD TIMES	22 61 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Multiply (A) x (OPA) <sub>S, 14-1</sub>	NORMAL	M14 -N M14	0102	OPA	CIT - CIS + 21	No	B, C, D	(A) <sub>27-1</sub> x (OPA) <sub>14-1</sub> → A <sub>27-1</sub> B <sub>27-14</sub> (A) <sub>5</sub> x (OPA) <sub>5</sub> → A <sub>5</sub> & B <sub>5</sub> (OPA) <sub>27-15</sub> → B <sub>13-1</sub> (A) <sub>16-1</sub> → C	A	0000001234	0000000024
	DELAYED	M14 -D	1102	OPA	CIT - OPS + 20				B	0000000000	0036400000
									C	-	001234
									(OPA)	0000000754	N.C.
									A	0000001234	0000000002
Multiply (A) x (OPA-(I)) <sub>S, 14-1</sub>	NORMAL INDEXED	M14 -NI M14 -I	0103	OPA	CIT - CIS + 21	No	B, C, D	(A) <sub>27-1</sub> x (OPA-(I)) <sub>14-1</sub> → A <sub>27-1</sub> B <sub>27-14</sub> (A) <sub>5</sub> x (OPA-(I)) <sub>5</sub> → A <sub>5</sub> & B <sub>5</sub> (OPA-(I)) <sub>27-15</sub> → B <sub>13-1</sub> (A) <sub>16-1</sub> → C	B	0000000000	0662500000
	DELAYED INDEXED	M14 -DI	1103	OPA	CIT - OPS + 20				C	-	001234
									(OPA-(I))	0000000106	N.C.
									A	0000001234	0000000000
									B	0000000000	0614500000
Multiply (A) x OPRND <sub>14-1</sub>	OPERAND	M14 -O	0502	OPRND	CIT - CIS + 21	No	-	(A) <sub>27-1</sub> x OPRND <sub>14-1</sub> → A <sub>14-1</sub> B <sub>27-14</sub> (A) <sub>5</sub> → A <sub>5</sub> & B <sub>5</sub> (A) <sub>5</sub> → A <sub>27-15</sub> OPRND <sub>14-15</sub> → B <sub>2-1</sub> (A) <sub>16-1</sub> → C	C	-	001234
									OPRND	000023	N.C.

NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling: (A) at  $2^R$  x (OPA) at  $2^S$  = (A) (B)<sub>27-14</sub> at  $2^{R+S+13}$ .

MULTIPLY 7								EXECUTION TIME—	10 WORD TIMES	1330 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Multiply (A) x (OPA) <sub>S, 7-1</sub>	NORMAL	M7 -N M7	0002	OPA	CIT - CIS + 12	No	B, C, D	(A) <sub>27-1</sub> x (OPA) <sub>7-1</sub> → A <sub>27-1</sub> B <sub>27-21</sub> (A) <sub>5</sub> x (OPA) <sub>5</sub> → A <sub>5</sub> & B <sub>5</sub> (OPA) <sub>27-8</sub> → B <sub>20-1</sub> (A) <sub>16-1</sub> → C	A	0000001234	0000001063
	DELAYED	M7 -D	1002	OPA	CIT - OPS + 11				B	0000000000	0500000000
									C	-	001234
									(OPA)	0000000754	N.C.
									A	0000001234	0000000555
Multiply (A) x (OPA-(I)) <sub>S, 7-1</sub>	NORMAL INDEXED	M7 -NI M7 -I	0003	OPA	CIT - CIS + 12	No	B, C, D	(A) <sub>27-1</sub> x (OPA-(I)) <sub>7-1</sub> → A <sub>27-1</sub> B <sub>27-21</sub> (A) <sub>5</sub> x (OPA-(I)) <sub>5</sub> → A <sub>5</sub> & B <sub>5</sub> (OPA-(I)) <sub>27-8</sub> → B <sub>20-1</sub> (A) <sub>16-1</sub> → C	B	0000000000	0240000000
	DELAYED INDEXED	M7 -DI	1003	OPA	CIT - OPS + 11				C	-	001234
									(OPA-(I))	0000000106	N.C.
									A	0000001234	0000000143
									B	0000000000	0120000000
Multiply (A) x OPRND <sub>7-1</sub>	OPERAND	M7 -O	0402	OPRND	CIT - CIS + 12	No	-	(A) <sub>27-1</sub> x OPRND <sub>7-1</sub> → A <sub>7-1</sub> B <sub>27-21</sub> (A) <sub>5</sub> → A <sub>5</sub> & B <sub>5</sub> → A <sub>27-8</sub> OPRND <sub>16-8</sub> → B <sub>7-1</sub> (A) <sub>16-1</sub> → C	C	-	001234
									OPRND	000023	N.C.

NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling: (A) at  $2^R$  x (OPA) at  $2^S$  = (A) (B)<sub>27-21</sub> at  $2^{R+S+20}$ .

DIVIDE 27							EXECUTION TIME—	31 WORD TIMES	4123 MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Divide (A) by (OPA).	NORMAL	D27 -N D27	0312	OPA	CIT-CIS+37	YES	B, C, D	(A)/(OPA) → A REMAINDER → B (OPA) <sub>16-1</sub> → C	A	000000133	0443146314
	DELAYED	D27 -D	1312	OPA	CIT-OPS+36				B	-	0000000200
									C	-	000240
									(OPA)	0000000240	N.C.
									A	0000000144	0000000355
Divide (A) by (OPA-(I)).	NORMAL INDEXED	D27 -NI D27 -I	0313	OPA	CIT-CIS+37	YES	B, C, D	(A)/(OPA-(I)) → A REMAINDER → B (OPA-(I)) <sub>16-1</sub> → C	B	-	0010000000
	DELAYED INDEXED	D27 -DI	1313	OPA	CIT-OPS+36				C	-	000000
									(OPA-(I))	0330000000	N.C.
									A	0000000163	0056000000
									B	-	0000000000
Divide (A) by OPRND <sub>16-1</sub> .	OPERAND	D27 -O	0712	OPRND	CIT-CIS+37	YES	-	(A)/OPRND <sub>16-1</sub> → A REMAINDER → B OPRND <sub>16-1</sub> → C	C	-	002400
									OPRND	002400	N.C.

- NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling: (A) at  $2^R/(OPA)$  at  $2^S = (A)$  at  $2^{R-S}$ ; Remainder = (B) at  $2^S$  (scaled from  $B_{27}$ ). (3) Correctness of quotient depends on ratio between absolute magnitudes of dividend and divisor:
- If  $(A)/(OPA) < 1$ , quotient is correct as generated.
  - Overflow is indicated whenever  $(A)/(OPA) \geq 1$ .
  - If  $1 < (A)/(OPA) < 2$ , quotient as generated is missing its most significant bit. Correct quotient can be reconstructed in this case, however, by shifting right one place (changes scaling) and replacing the missing bit in  $A_{27}$ : a "1" if  $A_S$  is "0"; a "0" if  $A_S$  is "1".
  - If  $(A)/(OPA) \geq 2$ , quotient as generated is meaningless and cannot be reconstructed.

DIVIDE 21							EXECUTION TIME—	25 WORD TIMES	3325 MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Divide (A) by (OPA).	NORMAL	D21 -N D21	0212	OPA	CIT-CIS+31	YES	B, C, D	(A)/(OPA) → A <sub>5,21-1</sub> A <sub>5</sub> → A <sub>27-22</sub> REMAINDER → B (OPA) <sub>16-1</sub> → C	A	0000000133	0004431463
	DELAYED	D21 -D	1212	OPA	CIT-OPS+30				B	-	0000000040
									C	-	000240
									(OPA)	0000000240	N.C.
									A	0000007100	0000000133
Divide (A) by (OPA-(I)).	NORMAL INDEXED	D21 -NI D21 -I	0213	OPA	CIT-CIS+31	YES	B, C, D	(A)/(OPA-(I)) → A <sub>5,21-1</sub> A <sub>5</sub> → A <sub>27-22</sub> REMAINDER → B (OPA-(I)) <sub>16-1</sub> → C	B	-	0100000000
	DELAYED INDEXED	D21 -DI	1213	OPA	CIT-OPS+30				C	-	000000
									(OPA-(I))	0500000000	N.C.
									A	0000000710	0002663143
									B	-	0000001000
Divide (A) by OPRND <sub>16-1</sub> .	OPERAND	D21 -O	0612	OPRND	CIT-CIS+31	YES	-	(A)/OPRND <sub>16-1</sub> → A <sub>5,21-1</sub> A <sub>5</sub> → A <sub>27-22</sub> REMAINDER → B OPRND <sub>16-1</sub> → C	C	-	002400
									OPRND	002400	N.C.

- NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling: (A) at  $2^R/(OPA)$  at  $2^S = (A)$  at  $2^{R-S-6}$ ; Remainder = (B) at  $2^S$  (scaled from  $B_{27}$ ). (3) Correctness of quotient depends on ratio between absolute magnitudes of dividend and divisor:
- If  $(A)/(OPA) < 1$ , quotient is correct as generated.
  - Overflow is indicated whenever  $(A)/(OPA) \geq 1$ .
  - If  $1 < (A)/(OPA) < 2$ , quotient as generated is missing its most significant bit. Correct quotient can be reconstructed in this case, however, by replacing the missing bit in  $A_{22}$ : a "1" if  $A_S$  is "0"; a "0" if  $A_S$  is "1".
  - If  $(A)/(OPA) \geq 2$ , quotient as generated is meaningless and cannot be reconstructed.



DIVIDE 14							EXECUTION TIME--	18 WORD TIMES	2394 MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Divide (A) by (OPA).	NORMAL	D14 -N D14	0112	OPA	CIT - CIS+ 22	YES	B, C, D	(A)/(OPA) → A <sub>5,14-1</sub> A <sub>5</sub> → A <sub>27-15</sub> REMAINDER → B (OPA) <sub>16-1</sub> → C	A	000000133	0000022146
	DELAYED	D14 -D	1112	OPA	CIT - OPS+ 21				(OPA)	000000240	N.C.
Divide (A) by (OPA-(I)).	NORMAL INDEXED	D14 -NI D14 -I	0113	OPA	CIT - CIS+ 22	YES	B, C, D	(A)/(OPA-(I)) → A <sub>5,14-1</sub> A <sub>5</sub> → A <sub>27-15</sub> REMAINDER → B (OPA-(I)) <sub>16-1</sub> → C	A	0000001770	000000052
	DELAYED INDEXED	D14 -DI	1113	OPA	CIT - OPS+ 21				(OPA-(I))	0001400000	N.C.
Divide (A) by OPRND <sub>16-1</sub> .	OPERAND	D14 -O	0512	OPRND	CIT - CIS+ 22	YES	-	(A)/OPRND <sub>16-1</sub> → A <sub>5,14-1</sub> A <sub>5</sub> → A <sub>27-15</sub> REMAINDER → B OPRND <sub>16-1</sub> → C	A	000000133	0000022146
									B	-	000000100
									C	-	000240
									OPRND	000240	N.C.

- NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling: (A) at  $2^R/(OPA)$  at  $2^S = (A)$  at  $2^{R-S-13}$ ; Remainder = (B) at  $2^S$  (scaled from B<sub>27</sub>). (3) Correctness of quotient depends on ratio between absolute magnitudes of dividend and divisor:
- If  $(A)/(OPA) < 1$ , quotient is correct as generated.
  - Overflow is indicated whenever  $(A)/(OPA) \geq 1$ .
  - If  $1 \leq (A)/(OPA) < 2$ , quotient as generated is missing its most significant bit. Correct quotient can be reconstructed in this case, however, by replacing the missing bit in A<sub>15</sub>: a "1" if A<sub>5</sub> is "0"; a "0" if A<sub>5</sub> is "1".
  - If  $(A)/(OPA) \geq 2$ , quotient as generated is meaningless and cannot be reconstructed.

DIVIDE 7							EXECUTION TIME--	11 WORD TIMES	1463 MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Divide (A) by (OPA).	NORMAL	D7 -N D7	0012	OPA	CIT - CIS+ 13	YES	B, C, D	(A)/(OPA) → A <sub>5,7-1</sub> A <sub>5</sub> → A <sub>27-8</sub> REMAINDER → B (OPA) <sub>16-1</sub> → C	A	000000133	000000110
	DELAYED	D7 -D	1012	OPA	CIT - OPS+ 12				(OPA)	000000240	N.C.
Divide (A) by (OPA-(I)).	NORMAL INDEXED	D7 -NI D7 -I	0013	OPA	CIT - CIS+ 13	YES	B, C, D	(A)/(OPA-(I)) → A <sub>5,7-1</sub> A <sub>5</sub> → A <sub>27-8</sub> REMAINDER → B (OPA-(I)) <sub>16-1</sub> → C	A	177777645	177777670
	DELAYED INDEXED	D7 -DI	1013	OPA	CIT - OPS+ 12				(OPA-(I))	000000240	N.C.
	OPERAND	D7 -O	0412	OPRND	CIT - CIS+ 13	YES	-	(A)/OPRND <sub>16-1</sub> → A <sub>5,7-1</sub> A <sub>5</sub> → A <sub>27-8</sub> REMAINDER → B OPRND <sub>16-1</sub> → C	A	000000344	000000026
									B	-	000002000
									C	-	002400
									OPRND	002400	N.C.

- NOTES: (1) Registers: D, I, and X unchanged. (2) Scaling (A) at  $2^R/(OPA)$  at  $2^S = (A)$  at  $2^{R-S-20}$ ; remainder = (B) at  $2^S$  (scaled from B<sub>27</sub>). (3) Correctness of quotient depends on ratio between absolute magnitudes of dividend and divisor:
- If  $(A)/(OPA) < 1$ , quotient is correct as generated.
  - Overflow is indicated whenever  $(A)/(OPA) \geq 1$ .
  - If  $1 \leq (A)/(OPA) < 2$ , quotient as generated is missing its most significant bit. Correct quotient can be reconstructed in this case, however, by replacing the missing bit in A<sub>8</sub>: a "1" if A<sub>5</sub> is "0"; a "0" if A<sub>5</sub> is "1".
  - If  $(A)/(OPA) \geq 2$ , quotient as generated is meaningless and cannot be reconstructed.

SQUARE ROOT						EXECUTION TIME—	16 WORD TIMES	2128 MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Take square root of (OPA) <sub>27-2</sub>	NORMAL	SQRT -N SQRT	0006	OPA	CIT - CIS + 20	No	B, C, D	$\sqrt{(OPA)_{27-2}} \rightarrow A_{27-15} \rightarrow C_{13-1}$ REMAINDER $\rightarrow B_{27-2}$ $0 \rightarrow A_{5,14-1} \rightarrow B_{5,1} \rightarrow C_{16-14}$	A	-	0000740000
	DELAYED	SQRT -D	1006	OPA	CIT - OPS + 17				B	-	0000000000
						C	-		017000		
						(OPA)	0000000341		N.C.		
Take square root of (OPA-(I)) <sub>27-2</sub>	NORMAL INDEXED	SQRT -NI SQRT -I	0007	OPA	CIT - CIS + 20	No	B, C, D	$\sqrt{(OPA-(I))_{27-2}} \rightarrow A_{27-15} \rightarrow C_{13-1}$ REMAINDER $\rightarrow B_{27-2}$ $0 \rightarrow A_{5,14-1} \rightarrow B_{5,1} \rightarrow C_{16-14}$	A	-	0746210000
	DELAYED INDEXED	SQRT -DI	1007	OPA	CIT - OPS + 17				B	-	0000054116
						C	-		017145		
						(OPA-I)	0716000000		N.C.		
Take square root of (OPRND) <sub>16-2</sub>	OPERAND	SQRT -O	0406	OPRND	CIT - CIS + 20	No	-	$\sqrt{OPRND}_{16-2} \rightarrow A_{22-15} \rightarrow C_{8-1}$ REMAINDER $\rightarrow B_{27-2}$ $0 \rightarrow A_{5,27-23,14-1} \rightarrow B_{5,1} \rightarrow C_{16-9}$	A	-	0005500000
									B	-	0000000266
C	-	000132									
(OPRND)	177776	N.C.									

NOTES:

- (1) Registers: D, I, and X unchanged. (2) Scaling: If (OPA) at  $w^{2R}$ , then  $\sqrt{(OPA)} = (A)$  at  $2^R = (C)$  at  $2^{R-14}$  (assuming C, scaled at  $2^{-27}$  Remainder = (B) at  $2^{2R}$ .

SHIFT A LEFT ARITHMETIC								EXECUTION TIME—	SEE NOTE WORD TIMES      MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> left PPP places.	NORMAL	SLA -N SLA	0042	011-PPP	CIT-CIS+35	YES	-	(A) <sub>27-1</sub> ← SHIFT PPP PLACES 0's → A <sub>1</sub>	A	0012300001	0230000100
	DELAYED	SLA -D	1042	011-PPP	CIT-CIS+PPP+1				PPP = 006	O'F ON	

NOTES: (1) Registers: C, D, I, and X unchanged; for "Shift A" instructions, B unchanged. (2) Maximum PPP = 034. (3) In normal mode, execution time = 28 word times, or 3724 microseconds; in delayed mode, execution time = PPP + 1 word times, or 133 (PPP + 1) microseconds. (4) In delayed mode, if PPP = 0, NIA = CIT-CIS + 2; execution time = 2 word times, or 266 microseconds. (5) For left arithmetic shifts, overflow is indicated if any bit shifted out of A<sub>27</sub> ≠ A<sub>5</sub>.

SHIFT A RIGHT ARITHMETIC								EXECUTION TIME—	SEE NOTE WORD TIMES      MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> right PPP places.	NORMAL	SRA -N SRA	0042	010-PPP	CIT-CIS+35	No	-	(A) <sub>27-1</sub> ← SHIFT PPP PLACES A <sub>5</sub> 's → A <sub>27</sub>	A	0123000177	0001230001
	DELAYED	SRA -D	1042	010-PPP	CIT-CIS+PPP+1				PPP = 006		

NOTES: (1) See "Shift A Left Arithmetic".

SHIFT A LEFT LOGICAL								EXECUTION TIME—	SEE NOTE WORD TIMES      MICROSECONDS		
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) left PPP places.	NORMAL	SLL -N SLL	0042	007-PPP	CIT-CIS+35	No	-	(A) ← SHIFT PPP PLACES 0's → A <sub>1</sub>	A	1234500077	0450007700
	DELAYED	SLL -D	1042	007-PPP	CIT-CIS+PPP+1				PPP = 006		

NOTES: (1) See "Shift A Left Arithmetic".

SHIFT A RIGHT LOGICAL							EXECUTION TIME--	SEE NOTE WORD TIMES      MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) right PPP places.	NORMAL	SRL -N SRL	0042	006-PPP	CIT-CIS+35	No	-	(A) SHIFT PPP PLACES 0's ENTER → A <sub>5</sub>	A	1224500077 PPP=006	0012245000
	DELAYED	SRL -D	1042	006-PPP	CIT-CIS+PPP+1						

NOTES: (1) See "Shift A-Left Arithmetic".

SHIFT A LEFT LOGICAL CLOSED							EXECUTION TIME--	SEE NOTE WORD TIMES      MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) left end-around PPP places.	NORMAL	SLLC-N SLLC	0042	005-PPP	CIT-CIS+35	No	-	(A) SHIFT PPP PLACES A <sub>5</sub> 's ENTER → A <sub>1</sub>	A	0123000456 PPP=011	1000456051
	DELAYED	SLLC-D	1042	005-PPP	CIT-CIS+PPP+1						

NOTES: (1) See "Shift A Left Arithmetic".

SHIFT AB LEFT ARITHMETIC							EXECUTION TIME--	SEE NOTE WORD TIMES      MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> and (B) <sub>27-1</sub> left PPP places.	NORMAL	SBA -N SBA	0042	017-PPP	CIT-CIS+35	YES	-	(A) <sub>27-1</sub> (B) <sub>27-1</sub> SHIFT PPP PLACES 0's ENTER → B <sub>1</sub>	A B	0000012345 1234500777 PPP=011	0012345234 1500777000
	DELAYED	SBA -D	1042	017-PPP	CIT-CIS+PPP+1						

NOTES: See "Shift A Left Arithmetic"

SHIFT AB LEFT ARITHMETIC/LOGICAL							EXECUTION TIME—	SEE NOTE	WORD TIMES	MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> and (B) left PPP places.	NORMAL	SBL -N SBL	0042	015-PPP	CIT-CIS+35	YES	-	(A) <sub>27-1</sub> (B) <del>SHIFT</del> PPP PLACES 0's ENTER B <sub>1</sub>	A	000012345	001234516
	DELAYED	SBL -D	1042	015-PPP	CIT-CIS+PPP1				B	1234500001	0500001000
										PPP = 011	

NOTES: (1) See "Shift A Left Arithmetic"

SHIFT AB RIGHT ARITHMETIC/LOGICAL							EXECUTION TIME—	SEE NOTE	WORD TIMES	MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> and (B) right PPP places.	NORMAL	SBR -N SBR	0042	014-PPP	CIT-CIS+35	No	-	(A) <sub>27-1</sub> (B) <del>SHIFT</del> PPP PLACES A <sub>5</sub> 's ENTER A <sub>27</sub>	A	1000001234	1777000001
	DELAYED	SBR -D	1042	014-PPP	CIT-CIS+PPP1				B	0123000777	0470123000
										PPP = 011	

NOTES: (1) See "Shift A Left Arithmetic".

FLOAT SHIFT A LEFT ARITHMETIC							EXECUTION TIME—	28	3724	WORD TIMES	MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> left until A <sub>27</sub> ≠ A <sub>5</sub> and count number of shifts.	NORMAL	SFLA	0442	011-NNA	CIT-CIS+35	No	-	(A) <sub>27-1</sub> <del>SHIFT</del> UNTIL A <sub>27</sub> ≠ A <sub>5</sub> 0's → A <sub>1</sub> (X) - (SHIFTS) → X	A	0002340000	0470001000
									X	011	003

NOTES: (1) Registers: B, C, D, and I unchanged. (2) No shift if: (A)<sub>27-1</sub> = 0; or (A)<sub>27</sub> ≠ (A)<sub>5</sub>.

FLOAT SHIFT A LEFT LOGICAL								EXECUTION TIME--	28 WORD TIMES	3724 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) left until $A_S = 1$ , and count number of shifts.	NORMAL	SFLL	0442	007-NNN	CIT-CIS+35	No	-	(A) $\overset{\text{SHIFT}}{\text{UNTIL}} A_S = 1$ $O_3 \rightarrow A_1$ (X) - (SHIFTS) $\rightarrow$ X	A	0010000000	1000000000
									X	000	372

NOTES: (1) Registers: B, C, D, and I unchanged. (2) No shift if:  $(A)_S = 1$ ; or  $(A) = 0$ .

FLOAT SHIFT A LEFT LOGICAL CLOSED								EXECUTION TIME--	28 WORD TIMES	3724 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) left end-around until $A_S = 1$ and count number of shifts.	NORMAL	SFCL	0442	005-NNN	CIT-CIS+35	No	-	(A) $\overset{\text{SHIFT}}{\text{UNTIL}} A_S = 1$ (A) <sub>S</sub> $\rightarrow$ A <sub>1</sub> (X) - (SHIFTS) $\rightarrow$ X	A	0002340000	1160000000
									X	007	377

NOTES: (1) Registers: B, C, D, and I unchanged. (2) No shift if:  $(A)_S = 1$ ; or  $(A) = 0$ .

FLOAT SHIFT AB LEFT ARITHMETIC								EXECUTION TIME--	28 WORD TIMES	3724 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> and (B) <sub>27-1</sub> left until $A_{27} \neq A_S$ , and count number of shifts.	NORMAL	SFBA	0442	017-NNN	CIT-CIS+35	No	-	(A) <sub>27-1</sub> , (B) <sub>27-1</sub> $\overset{\text{SHIFT}}{\text{UNTIL}} A_{27} \neq A_S$ $O_3 \rightarrow B_1$ (X) - (SHIFTS) $\rightarrow$ X	A	0002340000	0470000174
									B	1760000000	1000000000
									X	015	006

NOTES: (1) Registers: C, D, and I unchanged. (2) No shift if:  $(A)_{27-1} = 0$ ; or  $(A)_{27} \neq (A)_S$ .

FLOAT SHIFT AB LEFT ARITHMETIC/LOGICAL								EXECUTION TIME--	28 WORD TIMES	3724 MICROSECONDS	
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Shift (A) <sub>27-1</sub> and (B) left until $A_{27} \neq A_S$ , and count numbers of shifts	NORMAL	SFBL	0442	015-NNN	CIT-CIS+35	No	-	(A) <sub>27-1</sub> , (B) $\overset{\text{SHIFT}}{\text{UNTIL}} A_{27} \neq A_S$ $O_3 \rightarrow B_1$ (X) - (SHIFTS) $\rightarrow$ X	A	0002340000	0470000176
									B	1760000000	0000000000
									X	015	006

NOTES: (1) Registers: C, D, and I unchanged. (2) No shift if:  $(A)_{27-1} = 0$ ; or  $(A)_{27} \neq (A)_S$ .

JUMP UNCONDITIONALLY						EXECUTION TIME—	OPS-CIS WORD TIMES	133 (OPS-CIS) MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change.		
			OP CODE	OPERAND ADDRESS				
Jump to OPA.	NORMAL	JUN -N JUN	0000	OPA	OPA			
Jump to OPA-(I).	NORMAL INDEXED	JUN -NI JUN -I	0001	OPA	OPA-(I)			
Jump to address shown in C register.	OPERAND	JUN -O	0400	OPA	CTTT-555			

JUMP A ZERO						EXECUTION TIME—	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change.		
			OP CODE	OPERAND ADDRESS				
If (A) = 0, jump to OPA.	NORMAL	JZE -N	0044	OPA	IF (A) ≠ 0, CIT - CIS + 2			
		JZE			IF (A) = 0, OPA			
If (A) = 0, jump to OPA-(I).	NORMAL INDEXED	JZE -NI	0045	OPA	IF (A) ≠ 0, CIT - CIS + 2			
		JZE -I			IF (A) = 0, OPA-(I)			
If (A) = 0, jump to address shown in C register.	OPERAND	JZE -O	0444	OPA	IF (A) ≠ 0, CIT - CIS + 2			
					IF (A) = 0, CTTT-555			

JUMP A NEGATIVE					EXECUTION TIME—	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change.	
			OP CODE	OPERAND ADDRESS			
If (A) < 0, jump to OPA.	NORMAL	JNG -N	0050	OPA	IF (A) ≥ 0, CIT - CIS + 2		
		JNG			IF (A) < 0, OPA		
If (A) < 0, jump to OPA-(I).	NORMAL INDEXED	JNG -NI	0051	OPA	IF (A) ≥ 0, CIT - CIS + 2		
		JNG -I			IF (A) < 0, OPA - (I)		
If (A) < 0, jump to address shown in C register.	OPERAND	JNG -O	0450	OPA	IF (A) ≥ 0, CIT - CIS + 2		
					IF (A) < 0, CITT - SSS		

JUMP A LOW BIT					EXECUTION TIME—	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change.	
			OP CODE	OPERAND ADDRESS			
If (A) <sub>1</sub> = 1, jump to OPA.	NORMAL	JLB -N	1000	OPA	IF (A) <sub>1</sub> = 0, CIT - CIS + 2		
		JLB			IF (A) <sub>1</sub> = 1, OPA		
If (A) <sub>1</sub> = 1, jump to OPA-(I).	NORMAL INDEXED	JLB -NI	1001	OPA	IF (A) <sub>1</sub> = 0, CIT - CIS + 2		
		JLB -I			IF (A) <sub>1</sub> = 1, OPA - (I)		
If (A) <sub>1</sub> = 1, jump to address shown in C register.	OPERAND	JLB -O	1400	OPA	IF (A) <sub>1</sub> = 0, CIT - CIS + 2		
					IF (A) <sub>1</sub> = 1, CITT - SSS		



JUMP INDEX					EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change.	
			OP CODE	OPERAND ADDRESS			
If (I) ≠ 0, jump to OPA.	NORMAL	JIN -N	0014	OPA	IF (I) = 0, CIT - CIS + 2		
		JIN			IF (I) ≠ 0, OPA		
If (I) ≠ 0, jump to OPA-(I).	NORMAL INDEXED	JIN -NI	0015	OPA	IF (I) = 0, CIT - CIS + 2		
		JIN -I			IF (I) ≠ 0, OPA-(I)		
If (I) ≠ 0, jump to address shown in C register.	OPERAND	JIN -O	0414	OPA	IF (I) = 0, CIT - CIS + 2		
					IF (I) ≠ 0, CTT-SSS		

JUMP OVERFLOW					EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change. (2) Overflow indicator turned off on jump.	
			OP CODE	OPERAND ADDRESS			
If overflow indicator is on, jump to OPA.	NORMAL	JOF -N	0054	OPA	IF O'F OFF, CIT - CIS + 2		
		JOF			IF O'F ON, OPA		
If overflow indicator is on, jump to OPA-(I).	NORMAL INDEXED	JOF -NI	0055	OPA	IF O'F OFF, CIT - CIS + 2		
		JOF -I			IF O'F ON, OPA-(I)		
If overflow indicator is on, jump to address shown in C register.	OPERAND	JOF -O	0454	OPA	IF O'F OFF, CIT - CIS + 2		
					IF O'F ON, CTT-SSS		

JUMP PARITY ERROR					EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change. (2) Parity error indicator turned off on jump.	
			OP CODE	OPERAND ADDRESS			
If parity error indicator is on, jump to OPA.	NORMAL	JPE -N	0010	OPA	IF NO P.E., CIT - CIS+2		
		JPE			IF P.E., OPA		
If parity error indicator is on, jump to OPA-(I).	NORMAL INDEXED	JPE -NI	0011	OPA	IF NO P.E., CIT - CIS+2		
		JPE -I			IF P.E., OPA-(I)		
If parity error indicator is on, jump to address shown in C register.	OPERAND	JPE -O	0410	OPA	IF NO P.E., CIT - CIS+2		
					IF P.E., CTT-SSS		

STOP --JUMP RESUME							
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No change.	
			OP CODE	OPERAND ADDRESS			
Stop. When RESUME button is pressed, jump to OPA.	NORMAL	STP -N	0040	OPA	OPA		
		STP					
Stop. When RESUME button is pressed, jump to OPA-(I).	NORMAL INDEXED	STP -NI	0041	OPA	OPA-(I)		
		STP -I					
Stop. When RESUME button is pressed, jump to address shown in C register.	OPERAND	STP -O	0440	OPA	CTT-SSS		

*Jump*

JUMP RECORD ADDRESS 0					EXECUTION TIME--	<del>OPS-CIS</del> WORD TIMES	<del>753(OPS-CIS)</del> MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS		
			OP CODE	OPERAND ADDRESS			
<del>Store re-entry address in "0" sector of fast-access track, and jump to OPA.</del>	NORMAL	JRA0 -N JRA0	0256	OPA	OPA		
<del>Store re-entry address in "0" sector of fast-access track, and jump to OPA-(I).</del>	NORMAL INDEXED	JRA0 -NI JRA0 -I	0257	OPA	OPA-(I)		

NOTES: (1) Registers: No change. (2) Re-entry address -- CIT-CIS + 2 -- is automatically stored in one of the fast-access tracks; track and sector selected is determined automatically by sector in which current instruction appears. Jump can be made into any sector of any track, but for each fast-access track there is an optimum sector for machine running time.

If CIS is	CIT-CIS+2 stored in	Optimum jump sector
177-036	060-040	041
037-076	061-100	101
077-136	062-140	141
137-176	063-000	001

(3) Note that operation code stored with re-entry address is 0000; thus the instruction stored is an unconditional jump.

JUMP RECORD ADDRESS 1					EXECUTION TIME--	<del>OPS-CIS</del> WORD TIMES	<del>753(OPS-CIS)</del> MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS		
			OP CODE	OPERAND ADDRESS			
<del>Store re-entry address in "1" sector of fast-access track, and jump to OPA.</del>	NORMAL	JRA1 -N JRA1	0356	OPA	OPA		
<del>Store re-entry address in "1" sector of fast-access track, and jump to OPA-(I).</del>	NORMAL INDEXED	JRA1 -NI JRA1 -I	0357	OPA	OPA-(I)		

NOTES: (1) Registers: No change. (2) Re-entry address -- CIT-CIS+2 -- is automatically stored in one of the fast access tracks; track and sector selected is determined automatically by sector in which current instruction appears. Jump can be made into any sector of any track, but for each fast-access track there is an optimum sector for machine running time.

If CIS is	CIT-CIS+2 stored in	Optimum jump sector
177-036	060-041	042
037-076	061-101	102
077-136	062-141	142
137-176	063-001	002

(3) Note that operation code stored with re-entry address is 0000; thus the instruction stored is an unconditional jump.

JUMP RECORD ADDRESS C					EXECUTION TIME--	<del>OPS-CIS</del> WORD TIMES	<del>133(OPS-CIS)</del> MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS		
			OP CODE	OPERAND ADDRESS			
Store re-entry address in C register, and jump to OPA.	NORMAL	JRAC -N JRAC	0056	OPA	OPA		
Store re-entry address in C register, and jump to OPA-(I).	NORMAL INDEXED	JRAC -NI JRAC -I	0057	OPA	OPA-(I)		

NOTES: (1) Registers: No change.

(2) Note that operation code for an instruction stored in C register (in which operation code bits are missing) is read as 0000; thus the instruction stored is an unconditional jump.

# BLOCK TRANSFER

OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?
			OP CODE	OPERAND		
Transfer information to specified track.	NORMAL	<del>BT -N</del> BT	0074	OPA	<del>CIT - CIS + 2</del>	No
	DELAYED	BT -D	1074	OPA	<del>CIT - OPS + 1</del>	
Transfer information to specified track.	NORMAL INDEXED	<del>BT -NI</del> BT -I	0075	OPA	<del>CIT - CIS + 2</del>	No
	DELAYED INDEXED	BT -DI	1075	OPA	<del>CIT - OPS + 1</del>	

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) The D register may be addressed by this command. (3) This instruction transfers the contents of sectors of the OPT (operand track of the OPA, or, if indexed, of OPA-(I)) with corresponding sectors plus one of CTTT (the track designated by the track field of the C register). Thus, OPT-OPS (or OPA, or OPA-(I)) is transferred to CTTT-OPS+1, OPT-OPS+2 is transferred to CTTT-OPS+2, and so on. Since transferring is by alternate sectors, two drum revolutions are required for transfer of an entire track. Also, two instructions are required to transfer a group of consecutive sectors less than 128. (4) Block transfer starting address is OPA (or OPA-(I)). The stopping address is on the track designated in the C register, at the sector equal to the sum of OPS and CSSS (addition is carried out modulo 200g). A full track is transferred if CSSS equals zero.

→ see card

LESS

SCAN TABLE <del>GREATER</del> THAN					
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS
			OP CODE	OPERAND ADDRESS	
Scan for masked bits on OPT <sup>equal</sup> greater than reference bits.	NORMAL	SCNG	0162	OPA	UNSUCCESSFUL, CIT-000 SUCCESSFUL, CIT-001

GREATER

SCAN TABLE LESS THAN					
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS
			OP CODE	OPERAND ADDRESS	
Scan for masked bits on OPT <sup>greater</sup> less than reference bits.	NORMAL	SCNL	0262	OPA	UNSUCCESSFUL, CIT-000 SUCCESSFUL, CIT-001

SCAN TABLE EQUAL					
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS
			OP CODE	OPERAND ADDRESS	
Scan for masked bits on OPT equal to reference bits.	NORMAL	SCNE	0062	OPA	UNSUCCESSFUL, CIT-000 SUCCESSFUL, CIT-001


SCAN TABLE NOT EQUAL					
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS
			OP CODE	OPERAND ADDRESS	
Scan for masked bits on OPT not equal to reference bits.	NORMAL	SCNN	0362	OPA	UNSUCCESSFUL, CIT-000 SUCCESSFUL, CIT-001

NOTES: (1) Registers: B, C, D, and I unchanged. (2) The D register may be addressed by this command. (3) These instructions compare the contents of sectors of the OPT (operand track of the OPA) with corresponding sectors plus one of C<sub>TTT</sub> (the track designated by the track field of the C register). Thus, OPT-OPS (or OPA) is compared with C<sub>TTT-OPS+1</sub>, OPT-OPS+2 is compared with C<sub>TTT-OPS+3</sub>, and so on. Since comparison is by alternate sectors, two drum revolutions are required for comparison of an entire track. Also, two instructions are required to compare a group of consecutive sectors less than 128. (4) The contents of the B register are used as a mask. Only those bit positions are compared in which there is a 1-bit in the corresponding bit position in B. All bits will be compared if B contains 1777777777. (5) Scan starting address is OPA. The stopping address, for an "unsuccessful" scan, is on the track designated in the C register, at the sector equal to the sum of OPS and C<sub>SSS</sub> (addition is carried out modulo 200g). A full track is compared if C<sub>SSS</sub> equals zero. (6) Scan starts at starting address and continues until: (a) an "unsuccessful" scan is completed, i.e., the stopping address is reached without finding the condition scanned for; or (b) a "successful" scan is completed, i.e., the condition scanned for is found. (7) At the end of an "unsuccessful" scan, the A register contains the contents of the stopping sector on the track designated in the C register. NIA of an "unsuccessful" scan is CIT-000. (8) At the end of a "successful" scan, the A register contains the contents of the last compared sector on the track designated in the C register; the X register contains the address of the last compared sector. NIA of a "successful" scan is CIT-001.

## SCAN ANALOG

OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS
			OP CODE	OPERAND ADDRESS	
Scan analog inputs for hi-low limits.	NORMAL	SCNA	0462	OPA	UNSUCCESSFUL, CIT-000
					SUCCESSFUL, CIT-001

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) The B or D registers may be addressed by this command. (3) This instruction compares the contents of sectors of the OPT (operand track of the OPA) with corresponding sectors plus one of C<sub>TTT</sub> (the track designated by the track field of the C register). Thus, OPT-OPS (or OPA) is compared with C<sub>TTT</sub>-OPS+1, OPT-OPS+2 is compared with C<sub>TTT</sub>-OPS+3, and so on. Since comparison is by alternate sectors, two drum revolutions are required for comparison of an entire track. Also, two instructions are required to compare a group of consecutive sectors less than 128. (4) When analog signals are converted to digital form and recorded on the drum, the binary data is written twice in the appropriate analog input sector, first in bits 1 through 10, then again in bits 15 through 24. In the corresponding reference sector, the upper and lower limits of this analog input value are written in corresponding bit positions; a 1-bit in bit position 14 or 28 specifies that half of the reference word is the lower limit, while a 0-bit in 14 or 28 specifies that half as the upper limit. In the example shown here, Input Lower Limit Reference, and



Input Upper Limit Reference is an "unsuccessful" scan, which means the input is within limits. (5) Scan starting address is OPA. The stopping address, for an "unsuccessful" scan, is on the track designated in the C register, at the sector equal to the sum of OPS and C<sub>SSS</sub> (addition is carried out modulo 200g). A full track is compared if C<sub>SSS</sub> equals zero. (6) Scan starts at starting address and continues until: (a) an "unsuccessful" scan is completed, i.e., the stopping address is reached without finding an input that has exceeded limits; or (b) a "successful" scan is completed, i.e., an input outside limits has been found. (7) At the end of an "unsuccessful" scan, the A register contains the contents of the stopping sector on the track designated in the C register. NIA of an "unsuccessful" scan is CIT-000. (8) At the end of a "successful" scan, the A register contains the contents of the last compared sector on the track designated in the C register; A<sub>28</sub> specifies whether "successful" comparison was made on lower or upper half of word, with a 1-bit in A<sub>28</sub> indicating upper half. NIA of a "successful" scan is CIT-001.

## SCAN DIGITAL INPUT

OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS
			OP CODE	OPERAND ADDRESS	
Scan digital input group bits for inequality with reference bits.	NORMAL	SCND	1062	OPA	UNSUCCESSFUL, CIT-000
					SUCCESSFUL, CIT-001

NOTES: (1) Registers: C, D, and I unchanged. (2) The D register may be addressed by this command. (3) This instruction compares the contents of digital input groups (up to 28 input lines per group) with reference sectors of C<sub>TTT</sub> (the track designated by the track field of the C register). Digital input groups are taken successively, starting with that group having the same group number as OPT (operand track address of the OPA); the sectors of C<sub>TTT</sub> are alternate sectors starting with OPS+1 (where OPS is the sector address of the OPA). Thus, digital input group OPT is compared with C<sub>TTT</sub>-OPS+1, digital input group OPT+1 is compared with C<sub>TTT</sub>-OPS+3, and so on. (4) Scan starting address is digital input group OPT. The stopping address, for an "unsuccessful" scan, is on the track designated in the C register, at the sector equal to the sum of OPS and C<sub>SSS</sub> (addition is carried out modulo 200g). (5) Scan starts at starting address and continues until: (a) an "unsuccessful" scan is completed, i.e., an inequality is found. (6) At the end of an "unsuccessful" scan, the A register contains the contents of the stopping sector on the track designated in the C register. NIA of an "unsuccessful" scan is CIT-000. (7) At the end of a "successful" scan, the A register contains the contents of the last compared sector on the track designated in the C register; the X register contains the address of the last compared sector; the B register contains 1-bits in those bit positions where the compared digital inputs and the bits in the comparing sector are not equal. NIA of a "successful" scan is CIT-001.

INHIBIT INTERRUPT ON						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Turn on interrupt-inhibit flip-flop.	NORMAL	I ON	0100	OPA	OPA	No	-	Set "Interrupt Inhibit" flip-flop on--preventing interrupts--and jump to OPA.			
									(OPA)	N.	C.

INHIBIT INTERRUPT OFF						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Turn off interrupt-inhibit flip-flop.	NORMAL	I OF	0200	OPA	OPA	No	-	Set "Interrupt-Inhibit" flip-flop off--enabling interrupts--and jump to OPA.			
									(OPA)	N.	C.

SET ANALOG SEQUENCE						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Reset sequence counter.	NORMAL	SAS -N SAS	0042	032-NNN	CIT-CIS+2			NOTES: (1) Registers: No Change. (2) This command resets sequence counter to sector NNN which directs the analog input system to interrupt its reading sequence and begin reading analog inputs according to control track locations 064-NNN, 064-NNN+2, etc. (where track 064 is the analog input control track).			
	DELAYED	SAS -D	1042	032-NNN	CIT-OPS+1						

ACTIVATE CONTROL SIGNAL						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS			
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	CAN O'F?	ADDRESSABLE REG'S.	EFFECT OF OPERATION	REGISTER STATUS		
			OP CODE	OPERAND					REG.	BEFORE	AFTER
Emit a 130-microsecond pulse.	NORMAL	ACS -N ACS	0042	022-NNN	CIT-CIS+2			NOTES: (1) Registers: No Change.			
	DELAYED	ACS -D	1042	022-OPS	CIT-OPS+1						

DIGITAL INPUT: FLEXOWRITER						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) Each tape frame contains six bits, or channels, of information. Channels containing punches are read as 1-bits. No-punch is read as a 0-bit. (3) Tape frame reads into A <sub>6-1</sub> . In Normal and Delayed, 0's read into unused bits of A; in Operand, unused bits of A recirculate. (4) Flex punch and print must be off during DIF command.		
			OP CODE	OPERAND				
Read in one tape frame from Flexowriter.	NORMAL	DIF -N DIF	0052	000-NNN	CIT-CIS+2			
	DELAYED	DIF -D	1052	000-OPS	CIT-OPS+1			
	OPERAND	DIF -O	0452	000-NNN	CIT-CIS+2			

DIGITAL INPUT: TOGGLE SWITCHES						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: B, D, I, and X unchanged. (2) Toggles in the "up" position are read as 1-bits. (3) Toggle switches T18-T1 read into A <sub>18-1</sub> . In Normal and Delayed, 0's read into unused bits of A; in Operand, unused bits of A recirculate.		
			OP CODE	OPERAND				
Read in toggle switch settings from computer control panel.	NORMAL	DIT -N DIT	0052	001-NNN	CIT-CIS+2			
	DELAYED	DIT -D	1052	001-OPS	CIT-OPS+1			
	OPERAND	DIT -O	0452	001-NNN	CIT-CIS+2			

DIGITAL INPUT: TELETYPE READER						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) 5-bit teletype reader character reads into A <sub>5-1</sub> . In Normal and Delayed, 0's read into unused bits of A; in Operand, unused bits of A recirculate.		
			OP CODE	OPERAND				
Read in one character from teletype reader.	NORMAL	DIX -N DIX	0052	002-NNN	CIT-CIS+2			
	DELAYED	DIX -D	1052	002-OPS	CIT-OPS+1			
	OPERAND	DIX -O	0452	002-NNN	CIT-CIS+2			

DIGITAL INPUT: HIGH-SPEED TAPE READER						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) Each tape frame contains six bits, or channels, of information. Channels containing punches are read as 1-bits. No-punch is read as a 0-bit. (3) 6-bit tape frame reads into A <sub>6-1</sub> . In Normal and Delayed, 0's read into unused bits of A; in Operand, unused bits of A recirculate.		
			OP CODE	OPERAND				
Read in one tape frame from high-speed tape reader.	NORMAL	DIR -N DIR	0052	003-NNN	CIT-CIS+2			
	DELAYED	DIR -D	1052	003-OPS	CIT-OPS+1			
	OPERAND	DIR -O	0452	003-NNN	CIT-CIS+2			



DIGITAL INPUT: CONSOLE SWITCHES					EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS		
			OP CODE	OPERAND			
Read in console switch positions.	NORMAL	DIS -N DIS	0052	004-NNN	CIT-CIS+ 2		
	DELAYED	DIS -D	1052	004-OPS	CIT-OPS+ 1		
	OPERAND	DIS -0	0452	004-NNN	CIT-CIS+ 2		

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) These switches are the seven one-bit selector switches, S1-S7, and the two octal function select switches, S11 and S12, used to reference the function matrix. (3) Switch S12 reads into A<sub>13-11</sub>, S11 into A<sub>10-8</sub>, and S7-S1 into A<sub>7-1</sub>. In Normal and Delayed, 0's enter A<sub>S</sub>, 27-14; in Operand, (A)<sub>S</sub>, 27-14 recirculates.

28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
																					S12	S11	S7-S1					

DIGITAL INPUT: DIGITRAN SWITCHES					EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS		
			OP CODE	OPERAND			
Read in BCD information from six digitran switches.	NORMAL	DID -N DIO	0052	006-NNN	CIT-CIS+ 2		
	DELAYED	DID -D	1052	006-OPS	CIT-OPS+ 1		
	OPERAND	DID -0	0452	006-NNN	CIT-CIS+ 2		

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) BCD information from digitran switches S26-S21 is read into A<sub>24-1</sub>. In Normal and Delayed, 0's enter the unused bits of A; in Operand mode, the unused bits of A recirculate.

28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
																					S26	S25	S24	S23	S22	S21		

DIGITAL INPUT: DIGITRAN SWITCHES					EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS		
			OP CODE	OPERAND			
Read in split BCD information from digitran switches.	NORMAL	<i>DID -N</i> <i>DID</i>	<i>0052</i>	<i>005-NNN</i>	<i>CIT - CIS + 2</i>		
	DELAYED	<i>DID -D</i>	<i>1052</i>	<i>005-OPS</i>	<i>CIT - OPS + 1</i>		
	OPERAND	<i>DID -O</i>	<i>0452</i>	<i>005-NNN</i>	<i>CIT - CIS + 2</i>		

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) Switches S36-S31 are BCD switches. In reading into the A register, however, the X8 bit of each switch is read in separately from the X4, X2, and X1 bits. The latter three bits are read into A as octal numbers. (3) The X8 bits of S36-S31 read into A<sub>24-16</sub>; the X4-X2-X1 bits are read in octally as follows: S36 into A<sub>18-16</sub>, S35 into A<sub>15-13</sub>, S34 into A<sub>12-10</sub>, S33 into A<sub>9-7</sub>, S32 into A<sub>6-4</sub>, and S31 into A<sub>3-1</sub>. In Normal and Delayed, 0's enter the unused bits of A; in Operand, the unused bits of A recirculate.

28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
x8 bits of																S36		S35		S34		S33		S32		S31	
S36-S31																											

DIGITAL INPUT: DIGITAL CLOCK					EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS		
			OP CODE	OPERAND			
Read in BCD information from digital clock.	NORMAL	<i>DIC -N</i> <i>DIC</i>	<i>0052</i>	<i>007-NNN</i>	<i>CIT - CIS + 2</i>		
	DELAYED	<i>DIC -D</i>	<i>1052</i>	<i>007-OPS</i>	<i>CIT - OPS + 1</i>		
	OPERAND	<i>DIC -O</i>	<i>0452</i>	<i>007-NNN</i>	<i>CIT - CIS + 2</i>		

NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) Clock records in Navy time notation: 0000-2359. It can read in hours/minutes or hours/minutes/seconds. (3) BCD information from clock is read into A<sub>13-1</sub> (hours/minutes clock) or into A<sub>20-1</sub> (hours/minutes/seconds clock). In Normal and Delayed, 0's enter unused bits of A; in Operand, unused bits of A recirculate.

													Hours		Minutes												
													x10	x1	x10	x1											
28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
													x10	x1	x10	x1	x10	x1									
													Hours		Minutes		Seconds										

DIGITAL INPUT: GROUP INPUTS						EXECUTION TIME--	2 WORD TIMES	2.67 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: B, C, D, I, and X unchanged. (2) Operand track addresses from 010 up designate specific groups of 28 digital input lines. The numbers and functions of these inputs are determined by the particular installation. (3) The 28-bit group reads into the A register.		
			OP CODE	OPERAND				
Read in selected digital input group.	NORMAL	DIN -N DIN	0052	010-ANN	CIT-CIS+ 2			
	DELAYED	DIN -D	1052	010-OPS	CIT-OPS+ 1			

DIGITAL OUTPUT: FLEXOWRITER						EXECUTION TIME--	2 WORD TIMES	2.66 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No Change. (2) Output to Flex printer or punch from (A) <sub>6-1</sub> . (3) An automatic 110-millisecond delay occurs between successive OUF commands.		
			OP CODE	OPERAND				
Output one frame to Flexowriter.	NORMAL	OUF -N OUF	0046	000-ANN	CIT-CIS+ 2			
	DELAYED	OUF -D	1046	000-OPS	CIT-OPS+ 1			

DIGITAL OUTPUT: OUTPUT BUFFER						EXECUTION TIME--	2 WORD TIMES	2.66 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No Change. (2) This command directs the digital output buffer to begin reading out from consecutive sectors beginning at sector OPS. (3) The output device itself must previously have been selected by an OUSN command; if not, the buffer will attempt an output. (4) After the OUB command has been given, the computer is free to continue executing its program. (5) Characters in the buffer track are contained in bits 24 through 1. (6) Output buffer information is decoded as either four 6-bit characters or six 4-bit characters, depending on the output device selected. (Flexowriter and IBM logging typewriter are 6-bit character devices.) (7) Words are unpacked and read out from high-order bits first. (8) A full or partial track can be read out; the end-of-message is flagged for the output buffer by setting a 1-bit in the sign position of the final message word. (9) More than one of the same type of output device may be read to simultaneously.		
			OP CODE	OPERAND				
Start digital output buffer.	NORMAL	OUB -N OUB	0046	001-OPS	CIT-CIS+ 2			
	DELAYED	OUB -D	1046	001-OPS	CIT-OPS+ 1			

DIGITAL OUTPUT: SINGLE-BIT OUTPUTS ON						EXECUTION TIME--	2 WORD TIMES	2.66 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No Change. (2) Simultaneously, each 1-bit in A turns on selected device(s): A <sub>1</sub> , Flex motor; A <sub>2</sub> , Flex punch; A <sub>3</sub> , Flex printer; A <sub>4</sub> , Select Flex for OUB; etc.		
			OP CODE	OPERAND				
Turn on designated devices.	NORMAL	OUSN -N OUSN	0046	002-ANN	CIT-CIS+ 2			
	DELAYED	OUSN -D	1246	002-OPS	CIT-OPS+ 1			

DIGITAL OUTPUT: SINGLE-BIT OUTPUTS OFF						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No Change. (2) Simultaneously, each 1-bit in A turns off designated device(s): A <sub>1</sub> , Flex motor; A <sub>2</sub> , Flex punch; A <sub>3</sub> , Flex print; A <sub>4</sub> , Select Flex for OUB; etc.		
			OP CODE	OPERAND				
Turn off designated devices.	NORMAL	OUSF -N OUSF	0046	002-NNN	CIT - CIS+ 2			
	DELAYED	OUSF -D	1046	002-OPS	CIT - OPS+ 1			

DIGITAL OUTPUT: HIGH-SPEED TAPE PUNCH						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No Change. (2) 6-channel frame directed to high-speed punch from (A) <sub>6-1</sub> .		
			OP CODE	OPERAND				
Output one frame to high-speed punch.	NORMAL	OUP -N OUP	0046	003-NNN	CIT - CIS+ 2			
	DELAYED	OUP -D	1046	003-OPS	CIT - OPS+ 1			

DIGITAL OUTPUT: MULTIBIT OUTPUT						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No Change. (2) This command, OUM track 4, directs output to the visual display on the operator's console. (3) BCD information from A <sub>20-1</sub> directed to display: A <sub>20-17</sub> to character D5; A <sub>16-13</sub> to D4; A <sub>12-9</sub> to D3; A <sub>8-5</sub> to D2; and A <sub>4-1</sub> to D1. (4) Additional OUM tracks are available as options; when other tracks are used, 1-bits from the A register turn devices on and 0-bits turn devices off.		
			OP CODE	OPERAND				
Output BCD characters to display.	NORMAL	OUM -N OUM	0046	004-NNN	CIT - CIS+ 2			
	DELAYED	OUM -D	1046	004-OPS	CIT - OPS+ 1			

DIGITAL OUTPUT: LOGGING TYPEWRITER						EXECUTION TIME--	2 WORD TIMES	266 MICROSECONDS
OPERATION	MODE	SYMBOLIC OPERATION CODE	INSTRUCTION		NEXT INSTRUCTION ADDRESS	NOTES: (1) Registers: No Change. (2) A <sub>6-1</sub> is decoded and printed on logging typewriter.		
			OP CODE	OPERAND				
Output one character to logging typewriter.	NORMAL	OUL -N OUL	0046	005-NNN	CIT - CIS+ 2			
	DELAYED	OUL -D	1046	005-OPS	CIT - OPS+ 1			

## CONVENTIONS, ABBREVIATIONS, AND SYMBOLS

A	Working Register A, or Accumulator	$A_{7-1}$	Bits 7-1 of A register
B	Working Register B	$A_S$	Sign bit of A register, or $A_{28}$
C	Working Register C	$B_{S, 14-1}$	Sign bit ( $B_{28}$ ) and bits 14-1 of B register
D	Working Register D		
I	Working Register I, or Index	NIA	Next Instruction Address
X	Working Register X	CIT	Current Instruction Track
M	Interrupt Register M (M1, M2, M3, and M4)	CIS	Current Instruction Sector
Q	Interrupt Register Q (Q1, Q2, Q3, and Q4)	CIA	Current Instruction Address, equals CIT-CIS
-N	Normal Mode	OPT	Operand Track
-NI	Normal Mode, Indexed	OPS	Operand Sector
-D	Delayed Mode	OPA	Operand Address, equals OPT-OPS
-DI	Delayed Mode, Indexed	$C_{TTT}$	Track Field of C Register, equals $C_{16-8}$
-O	Operand Mode	$C_{SSS}$	Sector Field of C Register, equals $C_{7-1}$
-U	Upper Fill, version of Operand Mode	PPP	Number of Places Shifted
SYMB	Symbolic	OPRND	Number contained in bits 16-1 (or 14-1) of an instruction
NNN	Numbers not effective in instruction, except in Set Analog Sequence		

NOTE that the track address for the next instruction can be changed only by Jump Instructions, or by Inhibit Interrupt On or Off Instructions.

NOTE that operation codes, operand addresses, and next instruction addresses are given in octal notation.

EXAMPLES: If NIA equals CIT-CIS+2, computer will find its next instruction in the current instruction track, at the sector numbered two greater than the current sector; thus, if CIA (CIT-CIS) equals 042-016, NIA equals 042-020. If NIA equals CIT-OPS+1, and CIT equals 063 and OPS equals 177, then NIA equals 063-000 (note that track address is not incremented; sectors are added modulo  $200_8$ ).