

MB8117805A-60/-70

CMOS 2M X 8BIT HYPER PAGE MODE DYNAMIC RAM

CMOS 2,097,152x 8BIT Hyper Page Mode Dynamic RAM

The Fujitsu MB8117805A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB8117805A features a "hyper page" mode of operation whereby high-speed random access of up to 1024 x 8-bits of data within the same row can be selected. The MB8117805A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117805A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8117805A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117805A are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES


Parameter		MB8117805A-60	MB8117805A-70
RAS Access Time		60ns max.	70ns max.
Random Cycle Time		104ns min.	124ns min.
Address Access Time		30ns max.	35ns max.
CAS Access Time		15ns max.	17ns max.
Hyper Page Mode Cycle Time		25ns min.	30ns min.
Low Power Dissipation	Operating current	715mW max.	660mW max.
	Standby current	11mW max. (TTL level) / 5.5mW max. (CMOS level)	

- 2,097,152 words × 8 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 2,048 refresh cycles every 32.8ms
- Self refresh function
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to V _{SS}	V _{IN} , V _{OUT}	−0.5 to +7.0	V
Voltage of V _{CC} supply relative to V _{SS}	V _{CC}	−0.5 to +7.0	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	I _{OUT}	−50 to +50	mA
Operating Temperature	T _{OP}	0 to 70	°C
Storage Temperature	T _{STG}	−55 to +125	°C

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Plastic SOJ Package
(LCC-28P-M07)



Plastic TSOP Packages
(FPT-28P-M14)

Package and Ordering Information

- 28-pin plastic (400mil) SOJ, order as MB8117805A-XXPJ
- 28-pin plastic (400mil) TSOP-II with normal bend leads, order as MB8117805A-XXPFTN


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

Fig. 1 – MB8117805A DYNAMIC RAM – BLOCK DIAGRAM




CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Max	Unit
Input Capacitance, A0 to A10	C_{IN1}	5	pF
Input Capacitance, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, WE, $\overline{\text{OE}}$	C_{IN2}	5	pF
Input/Output Capacitance, DQ1 to DQ16	C_{DQ}	7	pF


PIN ASSIGNMENTS AND DESCRIPTIONS

28-Pin SOJ
(TOP VIEW)



Designator	Function
A0 to A10	Address inputs row : A0 to A10 column : A0 to A8 refresh : A0 to A10
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Write enable
$\overline{\text{OE}}$	Output enable
DQ1 to DQ8	Data Input/Output
V _{CC}	+5.0 volt power supply
V _{SS}	Circuit ground

28-Pin TSOP
(TOP VIEW)



– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp.
Supply Voltage	1	V _{CC}	4.5	5.0	5.5	V	0°C to +70°C
		V _{SS}	0	0	0		
Input High Voltage, all inputs	1	V _{IH}	2.4	—	6.5	V	
Input High Voltage, all inputs/outputs*	1	V _{IL}	−0.3	—	0.8	V	

* : Undershoots of up to −2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-one input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A0 to A10) are available, the column and row inputs are separately strobed by $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ as shown in Figure 1. First, eleven row address bits are input on pins A0–through–A10 and latched with the row address strobe ($\overline{\text{RAS}}$) then, ten column address bits are input and latched with the column address strobe ($\overline{\text{CAS}}$). Both row and column addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_{T} is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{\text{WE}}$. When $\overline{\text{WE}}$ is active Low, a write cycle is initiated; when $\overline{\text{WE}}$ is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways : an early write cycle, an $\overline{\text{OE}}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by $\overline{\text{CAS}}$ and the setup/hold times are referenced to $\overline{\text{CAS}}$ because $\overline{\text{WE}}$ goes Low before $\overline{\text{CAS}}$. In a delayed write or a read-modify-write cycle, $\overline{\text{WE}}$ goes Low after $\overline{\text{CAS}}$; thus, input data is strobed by $\overline{\text{WE}}$ and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of $\overline{\text{RAS}}$ when t_{RCD} (max) is satisfied.
- t_{CAC} : from the falling edge of $\overline{\text{CAS}}$ when t_{RCD} is greater than t_{RCD} (max).
- t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max), and t_{RCD} (max.) is satisfied.
- t_{OEA} : from the falling edge of $\overline{\text{OE}}$ when $\overline{\text{OE}}$ is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .
- t_{OEZ} : from $\overline{\text{OE}}$ inactive.
- t_{OFF} : from $\overline{\text{CAS}}$ inactive while $\overline{\text{RAS}}$ inactive.
- t_{OFR} : from $\overline{\text{RAS}}$ inactive while $\overline{\text{CAS}}$ inactive.
- t_{WEZ} : from $\overline{\text{WE}}$ active while $\overline{\text{CAS}}$ inactive.

The data remains valid after either $\overline{\text{OE}}$ is inactive, or both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive, or $\overline{\text{CAS}}$ is reactivated. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, $\overline{\text{RAS}}$ is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 1,024x8-bits can be accessed and, when multiple MB8117805As are used, $\overline{\text{CAS}}$ is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when $\overline{\text{CAS}}$ is inactive until $\overline{\text{CAS}}$ is reactivated.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Value			Unit
				Min	Typ	Max	
Output high voltage	1	V_{OH}	$I_{OH} = -5.0\text{mA}$	2.4	—	—	V
Output low voltage	1	V_{OL}	$I_{OL} = +4.2\text{mA}$	—	—	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0\text{V} \leq V_{IN} \leq V_{CC}$; $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$; $V_{SS} = 0\text{V}$; All other pins not under test = 0V	-10	—	10	μA
Output leakage current		$I_{DO(L)}$	$0\text{V} \leq V_{OUT} \leq V_{CC}$; Data out disabled	-10	—	10	
Operating current (Average power supply current)	MB8117805A-60	I_{CC1}	RAS & CAS cycling; $t_{RC} = \text{min}$	—	—	130	mA
	MB8117805A-70					120	
Standby current (Power supply current)	TTL level	I_{CC2}	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	—	—	2.0	mA
	CMOS level		$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC}-0.2\text{V}$			1.0	
Refresh current #1 (Average power supply current)	MB8117805A-60	I_{CC3}	$\overline{\text{CAS}} = V_{IH}$, $\overline{\text{RAS}}$ cycling; $t_{RC} = \text{min}$	—	—	130	mA
	MB8117805A-70					120	
Hyper Page Mode Current	MB8117805A-60	I_{CC4}	$\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ cycling; $t_{HPC} = \text{min}$	—	—	130	mA
	MB8117805A-70					120	
Refresh current #2 (Average power supply current)	MB8117805A-60	I_{CC5}	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before-RAS; $t_{RC} = \text{min}$	—	—	120	mA
	MB8117805A-70					110	
Refresh current #3 (Average power supply current)	MB8117805A-60	I_{CC9}	RAS = VIL, $\overline{\text{CAS}} = V_{IL}$ Self refresh ; $t_{RASS} = \text{min}$.	—	—	1000	μA
	MB8117805A-70						

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

No.	Parameter	Notes	Symbol	MB8117805A-60		MB8117805A-70		Unit
				Min	Max	Min	Max	
1	Time Between Refresh		t_{REF}	—	32.8	—	32.8	ms
2	Random Read/Write Cycle Time		t_{RC}	104	—	124	—	ns
3	Read-Modify-Write Cycle Time		t_{RWC}	138	—	162	—	ns
4	Access Time from \overline{RAS}	6,9	t_{RAC}	—	60	—	70	ns
5	Access Time from \overline{CAS}	7,9	t_{CAC}	—	15	—	17	ns
6	Column Address Access Time	8,9	t_{AA}	—	30	—	35	ns
7	Output Hold Time		t_{OH}	3	—	3	—	ns
8	Output Hold Time from \overline{CAS}		t_{OHC}	5	—	5	—	ns
9	Output Buffer Turn On Delay Time		t_{ON}	0	—	0	—	ns
10	Output Buffer Turn Off Delay Time	10	t_{OFF}	—	15	—	17	ns
11	Output Buffer Turn Off Delay Time from \overline{RAS}	10	t_{OFR}	—	15	—	17	ns
12	Output Buffer Turn Off Delay Time from \overline{WE}	10	t_{WEZ}	—	15	—	17	ns
13	Transition Time		t_T	1	50	1	50	ns
14	\overline{RAS} Precharge Time		t_{RP}	40	—	50	—	ns
15	\overline{RAS} Pulse Width		t_{RAS}	60	100000	70	100000	ns
16	\overline{RAS} Hold Time		t_{RSH}	15	—	17	—	ns
17	\overline{CAS} to \overline{RAS} Precharge Time	21	t_{CRP}	5	—	5	—	ns
18	\overline{RAS} to \overline{CAS} Delay Time	11,12,22	t_{RCD}	14	45	14	53	ns
19	\overline{CAS} Pulse Width		t_{CAS}	10	—	13	—	ns
20	\overline{CAS} Hold Time		t_{CSH}	40	—	50	—	ns
21	\overline{CAS} Precharge Time (Normal)	19	t_{CPN}	10	—	10	—	ns
22	Row Address Set Up Time		t_{ASR}	0	—	0	—	ns
23	Row Address Hold Time		t_{RAH}	10	—	10	—	ns
24	Column Address Set Up Time		t_{ASC}	0	—	0	—	ns
25	Column Address Hold Time		t_{CAH}	10	—	10	—	ns
26	Column Address Hold Time from \overline{RAS}		t_{AR}	24	—	24	—	ns
27	\overline{RAS} to Column Address Delay Time	13	t_{RAD}	12	30	12	35	ns
28	Column Address to \overline{RAS} Lead Time		t_{RAL}	30	—	35	—	ns
29	Column Address to \overline{CAS} Lead Time		t_{CAL}	23	—	28	—	ns
30	Read Command Set Up Time		t_{RCS}	5	—	5	—	ns
31	Read Command Hold Time Referenced to \overline{RAS}	14	t_{RRH}	0	—	0	—	ns
32	Read Command Hold Time Referenced to \overline{CAS}	14	t_{RCH}	0	—	0	—	ns

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

No.	Parameter	Notes	Symbol	MB8117805A-60		MB8117805A-70		Unit
				Min	Max	Min	Max	
33	Write Command Set Up Time	15	t_{WCS}	0	—	0	—	ns
34	Write Command Hold Time		t_{WCH}	10	—	10	—	ns
35	Write Hold Time from RAS		t_{WCR}	24	—	24	—	ns
36	\overline{WE} Pulse Width		t_{WP}	10	—	10	—	ns
37	Write Command to \overline{RAS} Lead Time		t_{RWL}	15	—	17	—	ns
38	Write Command to \overline{CAS} Lead Time		t_{CWL}	10	—	13	—	ns
39	DIN Set Up Time		t_{DS}	0	—	0	—	ns
40	DIN Hold Time		t_{DH}	10	—	10	—	ns
41	Data Hold Time from RAS		t_{DHR}	24	—	24	—	ns
42	RAS to \overline{WE} Delay Time	20	t_{RWD}	77	—	89	—	ns
43	\overline{CAS} to \overline{WE} Delay Time	20	t_{CWD}	32	—	36	—	ns
44	Column Address to \overline{WE} Delay Time	20	t_{AWD}	47	—	54	—	ns
45	RAS Precharge Time to \overline{CAS} Active Time (Refresh cycles)		t_{RPC}	5	—	5	—	ns
46	\overline{CAS} Set Up Time for \overline{CAS} -before-RAS Refresh		t_{CSR}	0	—	0	—	ns
47	\overline{CAS} Hold Time for \overline{CAS} -before-RAS Refresh		t_{CHR}	10	—	12	—	ns
48	Access Time from \overline{OE}	9	t_{OEA}	—	15	—	17	ns
49	Output Buffer Turn Off Delay from \overline{OE}	10	t_{OEZ}	—	15	—	17	ns
50	\overline{OE} to \overline{RAS} Lead Time for Valid Data		t_{OEL}	10	—	10	—	ns
51	\overline{OE} to \overline{CAS} Lead Time		t_{COL}	5	—	5	—	ns
52	\overline{OE} Hold Time Referenced to \overline{WE}	16	t_{OEH}	5	—	5	—	ns
53	\overline{OE} to Data In Delay Time		t_{OED}	15	—	17	—	ns
54	RAS to Data In Delay Time		t_{RDD}	15	—	17	—	ns
55	\overline{CAS} to Data In Delay Time		t_{CDD}	15	—	17	—	ns
56	DIN to \overline{CAS} Delay Time	17	t_{DZC}	0	—	0	—	ns
57	DIN to \overline{OE} Delay Time	17	t_{DZO}	0	—	0	—	ns
58	\overline{OE} Precharge Time		t_{OEP}	8	—	8	—	ns
59	\overline{OE} Hold Time Referenced to \overline{CAS}		t_{OECH}	10	—	10	—	ns
60	\overline{WE} Precharge Time		t_{WPZ}	8	—	8	—	ns
61	\overline{WE} to Data In Delay Time		t_{WED}	15	—	17	—	ns
62	Hyper Page Mode RAS Pulse Width		t_{RASP}	—	100000	—	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		t_{HPC}	25	—	30	—	ns

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

No.	Parameter	Notes	Symbol	MB8117805A-60		MB8117805A-70		Unit
				Min	Max	Min	Max	
64	Hyper Page Mode Read-Modify-Write Cycle Time		t_{HPRWC}	69	—	79	—	ns
65	Access Time from \overline{CAS} Precharge	9,18	t_{CPA}	—	35	—	40	ns
66	Hyper Page Mode \overline{CAS} Precharge Time		t_{CP}	10	—	10	—	ns
67	Hyper Page Mode \overline{RAS} Hold Time from \overline{CAS} Precharge		t_{RHCP}	35	—	40	—	ns
68	Hyper Page Mode \overline{CAS} Precharge to \overline{WE} Delay Time		t_{CPWD}	52	—	59	—	ns

Notes:

- Referenced to V_{SS} .
- I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3V$.
 I_{CC1} , I_{CC3} , I_{CC4} and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
 I_{CC2} is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3V$.
- An initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μs is required after power-up followed by any eight \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- AC characteristics assume $t_T = 2ns$.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig.2 and 3.
- If $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
- If $t_{RAD} \geq t_{RAD}(\max)$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
- Measured with a load equivalent to two TTL loads and 100pF.
- t_{OFR} , t_{WEZ} , t_{OFF} and t_{OEZ} are specified that output buffer change to high impedance state.
- Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- $t_{RCD}(\min) = t_{RAH}(\min) + 2t_T + t_{ASC}(\min)$.
- Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS}(\min)$ the data output pin will remain High-Z state through entire cycle.
- Assumes that $t_{WCS} < t_{WCS}(\min)$.
- Either t_{DZC} or t_{DZO} must be satisfied.
- t_{CPA} is access time from the selection of a new column address (that is caused by changing both \overline{CAS} from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than $t_{CPA}(\max)$.
- Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If $t_{WCS} > t_{WCS}(\min)$, the cycle is an early write cycle and D_{OUT} pin will maintain high impedance state through out the entire cycle. If $t_{CWD} > t_{CWD}(\min)$, $t_{RWD} > t_{RWD}(\min)$, and $t_{AWD} > t_{AWD}(\min)$, the cycle is a read-modify-write cycle and data from the selected cell will appear at the D_{OUT} pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the D_{OUT} pin, and write operation can be executed by satisfying t_{RWL} , t_{CWL} , and t_{RAL} specifications.
- The last \overline{CAS} rising edge.
- The first \overline{CAS} falling edge.

Fig. 2 – t_{RAC} vs. t_{RCD}




Fig. 3 – t_{RAC} vs. t_{RAD}





Fig. 4 – t_{CPA} vs. t_{CP}



FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address		Input Data		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	–	–	–	High-Z	–	
Read Cycle	L	L	H	L	Valid	Valid	–	Valid	Yes*	$t_{RCS} \geq t_{RCS}(\text{min})$
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes*	$t_{WCS} \geq t_{WCS}(\text{min})$
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
$\overline{\text{RAS}}$ -only Refresh Cycle	L	H	X	X	Valid	–	–	High-Z	Yes	
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle	L	L	X	X	–	–	–	High-Z	Yes	$t_{CSR} \geq t_{CSR}(\text{min})$
Hidden Refresh Cycle	H→L	L	H→X	L	–	–	–	Valid	Yes	Previous data is kept.


X; "H" or "L"

*; It is impossible in Hyper Page Mode.

Edition 2.1

MB8117805A-60
MB8117805A-70

Fig. 5 – READ CYCLE




DESCRIPTION

To implement a read operation, a valid address is latched by the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ address strobes and with $\overline{\text{WE}}$ set to a High level and $\overline{\text{OE}}$ set to a low level, the output is valid once the memory access time has elapsed. DQ8–DQ16 pins is valid when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are High or until $\overline{\text{OE}}$ goes High. The access time is determined by $\text{RAS}(t_{\text{RAC}})$, $\overline{\text{CAS}}(t_{\text{CAC}})$, $\overline{\text{OE}}(t_{\text{OEA}})$ or column addresses (t_{AA}) under the following conditions:

- If $t_{\text{RCD}} > t_{\text{RCD}}(\text{max})$, access time = t_{CAC} .
 If $t_{\text{RAD}} > t_{\text{RAD}}(\text{max})$, access time = t_{AA} .
 If $\overline{\text{OE}}$ is brought Low after t_{RAC} , t_{CAC} , or t_{AA} (whichever occurs later), access time = t_{OEA} .

However, if either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes High, the output returns to a high-impedance state after t_{OH} is satisfied.

Fig. 6 – EARLY WRITE CYCLE



DESCRIPTION


A write cycle is similar to a read cycle except \overline{WE} is set to a Low state and \overline{OE} is an "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, delayed write, or read-modify-write. During all write cycles, timing parameters t_{RWL} , t_{CWL} , t_{RAL} and t_{CAL} must be satisfied. In the early write cycle shown above t_{WCS} satisfied, data on the DQ pins are latched with the falling edge of \overline{CAS} and written into memory.

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70


Fig. 7 – DELAYED WRITE CYCLE (OE CONTROLLED)



DESCRIPTION

In the delayed write cycle, t_{WCS} is not satisfied; thus, the data on the DQ pins is latched with the falling edge of \overline{WE} and written into memory. The Output Enable (\overline{OE}) signal must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_T + t_{DS}$).

Fig. 8 – READ-MODIFY-WRITE-CYCLE




DESCRIPTION

The read-modify-write cycle is executed by changing \overline{WE} from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, \overline{OE} must be changed from Low to High after the memory access time.



Edition 2.1

MB8117805A-60
MB8117805A-70

Fig. 9 – HYPER PAGE MODE READ CYCLE




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.

 "H" or "L"
 Valid Data


DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining $\overline{\text{RAS}}$ at a Low level and $\overline{\text{WE}}$ at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest in occurring.

Fig. 10 – HYPER PAGE MODE READ CYCLE (\overline{OE} = "H" or "L")



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.




DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest in occurring.

Edition 2.1

MB8117805A-60
MB8117805A-70

Fig. 11 – HYPER PAGE MODE READ CYCLE (\overline{WE} = "H" or "L")



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.


☐ "H" or "L"

 Valid Data

DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining $\overline{\text{RAS}}$ at a Low level and $\overline{\text{WE}}$ at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest in occurring.

Fig. 12 – HYPER PAGE MODE EARLY WRITE CYCLE



DESCRIPTION


The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of WE and \overline{OE} are reversed. Data appearing on the DQ pins is latched on the falling edge of \overline{CAS} and the data is written into the memory. During the hyper page mode early write cycle, including the delayed (\overline{OE}) write and read-modify-write cycles, t_{CWL} must be satisfied.

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

Fig. 13 – HYPER PAGE MODE DELAYED WRITE CYCLE






□ "H" or "L"
■ Invalid Data

DESCRIPTION

The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of \overline{WE} and \overline{OE} . Input data on the DQ pins are latched on the falling edge of \overline{WE} and written into memory. In the hyper page mode delayed write cycle, \overline{OE} must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_T + t_{DS}$).

Fig. 14 – HYPER PAGE MODE READ/WRITE MIXED CYCLE



 "H" or "L"
 Valid Data

DESCRIPTION



The hyper page mode performs read/write operations repetitively during one $\overline{\text{RAS}}$ cycle. At this time, t_{HPC} (min.) is invalid.

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70


Fig. 15 – HYPER PAGE MODE READ MODIFY WRITE CYCLE



DESCRIPTION

During the hyper page mode of operation, the read-modify-write cycle can be executed by switching \overline{WE} from High to Low after input data appears at the DQ pins during a normal cycle.

Fig. 16 – RAS-ONLY REFRESH ($\overline{WE} = \overline{OE} = \text{"H" or "L"}$)




DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, \overline{CAS} -before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping \overline{RAS} Low and \overline{CAS} High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.

Fig. 17 – \overline{CAS} -BEFORE- \overline{RAS} REFRESH (ADDRESSES = $\overline{WE} = \overline{OE} = \text{"H" or "L"}$)



DESCRIPTION


\overline{CAS} -before- \overline{RAS} refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If \overline{CAS} is held Low for the specified setup time (t_{CSR}) before \overline{RAS} goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next \overline{CAS} -before- \overline{RAS} refresh operation.

– PRELIMINARY –

Edition 2.1


MB8117805A-60
MB8117805A-70

Fig. 18 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of \overline{CAS} and cycling \overline{RAS} . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have \overline{CAS} -before- \overline{RAS} refresh capability.



A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A10 are defined by the on-chip refresh counter.

Column Addresses: Bits A0 through A7 are defined by latching levels on A0–A7 at the second falling edge of $\overline{\text{CAS}}$.

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test procedure is as follows:

- 1) Initialize the internal refresh address counter by using 8 $\overline{\text{RAS}}$ only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2,048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test (read-modify-write cycles). Repeat this procedure 2,048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2,048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8117805A-60		MB8117805A-70		Unit
			Min	Max	Min	Max	
69	Access Time from $\overline{\text{CAS}}$	t_{FCAC}	—	50	—	55	ns
70	Column Address Hold Time	t_{FAH}	35	—	35	—	ns
71	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{FCWD}	70	—	77	—	ns
72	$\overline{\text{CAS}}$ Pulse width	t_{FCAS}	90	—	99	—	ns
73	$\overline{\text{RAS}}$ Hold Time	t_{FRSH}	90	—	99	—	ns


Note: Assumes that $\overline{\text{CAS}}\text{-before-}\overline{\text{RAS}}$ refresh counter test cycle only.

– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

Fig. 17 – SELF REFRESH CYCLE ($A0-A10 = \overline{WE} = \overline{OE} = "H" \text{ or } "L"$)



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8117805A-60		MB8117805A-70		Unit
			Min	Max	Min	Max	
74	RAS pulse Width	t_{RASS}	100	—	100	—	μs
75	RAS precharge Time	t_{RPS}	104	—	124	—	ns
76	CAS Hold Time	t_{CHS}	-50	—	-50	—	ns

Note . Assumes self refresh cycle only.

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator. If \overline{CAS} goes to "L" before \overline{RAS} goes to "L" (CBR) and the condition of \overline{CAS} "L" and \overline{RAS} "L" is kept for term of t_{RASS} (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during $\overline{RAS}=L$ and " $\overline{CAS}=L$ ".


Exit from self refresh cycle is performed by toggling \overline{RAS} and \overline{CAS} to "H" with specified t_{CHS} min.. In this time, \overline{RAS} must be kept "H" with specified t_{RPS} min..

Using self refresh mode, data can be retained without external \overline{CAS} signal during system is in standby.

Restriction for Self Refresh operation ;

For self refresh operation, the notice below must be considered.


- 1) In the case that distributed CBR refresh are operated between read/write cycles
Self refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within t_{REF} max..
- 2) In the case that burst CBR refresh or distributed/burst /RAS only refresh are operated between read/write cycles
2,048 times of burst CBR refresh or 2,048 times of burst /RAS only refresh must be executed before and after Self refresh cycles.



* read/write operation can be performed non refresh time within t_{NS} or t_{SN}

PACKAGE DIMENSIONS

(Suffix: -PJ)




– PRELIMINARY –

Edition 2.1

MB8117805A-60
MB8117805A-70

PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



– ***PRELIMINARY*** –
Edition 2.1

MB8117805A-60
MB8117805A-70

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The products described in this document are not intended for use in equipment requiring high reliability, such as marine relays and medical life-support systems. For such applications, contact your Fujitsu sales representative.

If the products and technologies described in this document are controlled by the Foreign Exchange and Foreign Trade Control Act established in Japan, their export is subject to prior approval based on the said act.